--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml xxtea_encrypt.twx xxtea_encrypt.ncd -o
xxtea_encrypt.twr xxtea_encrypt.pcf -ucf xxtea_encrypt.ucf

Design file:              xxtea_encrypt.ncd
Physical constraint file: xxtea_encrypt.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 411912 paths analyzed, 1933 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.999ns.
--------------------------------------------------------------------------------

Paths for end point feistel/pl_reg0_126 (SLICE_X20Y19.CIN), 13127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_126 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.BMUX    Tcinb                 0.277   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X20Y17.B3      net (fanout=1)        1.049   feistel/mx_0/a<21>
    SLICE_X20Y17.COUT    Topcyb                0.448   feistel/pl_reg0<119>
                                                       feistel/mx_0/Madd_sigma_lut<21>
                                                       feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.COUT    Tbyp                  0.091   feistel/pl_reg0<123>
                                                       feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CLK     Tcinck                0.319   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_126
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.637ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_126 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.BMUX    Tcinb                 0.277   feistel/mx_0/Madd_a_cy<27>
                                                       feistel/mx_0/Madd_a_cy<27>
    SLICE_X20Y18.B3      net (fanout=1)        1.049   feistel/mx_0/a<25>
    SLICE_X20Y18.COUT    Topcyb                0.448   feistel/pl_reg0<123>
                                                       feistel/mx_0/Madd_sigma_lut<25>
                                                       feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CLK     Tcinck                0.319   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_126
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.637ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_126 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.BMUX    Tcinb                 0.277   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X20Y16.B3      net (fanout=1)        1.049   feistel/mx_0/a<17>
    SLICE_X20Y16.COUT    Topcyb                0.448   feistel/pl_reg0<115>
                                                       feistel/mx_0/Madd_sigma_lut<17>
                                                       feistel/mx_0/Madd_sigma_cy<19>
    SLICE_X20Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<19>
    SLICE_X20Y17.COUT    Tbyp                  0.091   feistel/pl_reg0<119>
                                                       feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.COUT    Tbyp                  0.091   feistel/pl_reg0<123>
                                                       feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CLK     Tcinck                0.319   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_126
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.637ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point feistel/pl_reg0_127 (SLICE_X20Y19.CIN), 13127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_127 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.BMUX    Tcinb                 0.277   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X20Y17.B3      net (fanout=1)        1.049   feistel/mx_0/a<21>
    SLICE_X20Y17.COUT    Topcyb                0.448   feistel/pl_reg0<119>
                                                       feistel/mx_0/Madd_sigma_lut<21>
                                                       feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.COUT    Tbyp                  0.091   feistel/pl_reg0<123>
                                                       feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CLK     Tcinck                0.319   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_127
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.637ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_127 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.BMUX    Tcinb                 0.277   feistel/mx_0/Madd_a_cy<27>
                                                       feistel/mx_0/Madd_a_cy<27>
    SLICE_X20Y18.B3      net (fanout=1)        1.049   feistel/mx_0/a<25>
    SLICE_X20Y18.COUT    Topcyb                0.448   feistel/pl_reg0<123>
                                                       feistel/mx_0/Madd_sigma_lut<25>
                                                       feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CLK     Tcinck                0.319   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_127
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.637ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_127 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.BMUX    Tcinb                 0.277   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X20Y16.B3      net (fanout=1)        1.049   feistel/mx_0/a<17>
    SLICE_X20Y16.COUT    Topcyb                0.448   feistel/pl_reg0<115>
                                                       feistel/mx_0/Madd_sigma_lut<17>
                                                       feistel/mx_0/Madd_sigma_cy<19>
    SLICE_X20Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<19>
    SLICE_X20Y17.COUT    Tbyp                  0.091   feistel/pl_reg0<119>
                                                       feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<23>
    SLICE_X20Y18.COUT    Tbyp                  0.091   feistel/pl_reg0<123>
                                                       feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_sigma_cy<27>
    SLICE_X20Y19.CLK     Tcinck                0.319   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_127
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.637ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point feistel/pl_reg0_127 (SLICE_X20Y19.B3), 503 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_1 (FF)
  Destination:          feistel/pl_reg0_127 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.962ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_1 to feistel/pl_reg0_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_1
    SLICE_X15Y11.A1      net (fanout=8)        0.830   round_count/round_s<1>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<27>
                                                       feistel/mx_0/Madd_a_cy<27>
    SLICE_X12Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<27>
    SLICE_X12Y18.BMUX    Tcinb                 0.277   feistel/mx_0/a<31>
                                                       feistel/mx_0/Madd_a_xor<31>
    SLICE_X20Y19.B3      net (fanout=1)        1.049   feistel/mx_0/a<29>
    SLICE_X20Y19.CLK     Tas                   0.674   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_lut<29>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_127
    -------------------------------------------------  ---------------------------
    Total                                      5.962ns (2.635ns logic, 3.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_3 (FF)
  Destination:          feistel/pl_reg0_127 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_3 to feistel/pl_reg0_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.CQ      Tcko                  0.430   round_count/round_s<3>
                                                       round_count/round_s_3
    SLICE_X14Y12.A2      net (fanout=7)        0.767   round_count/round_s<3>
    SLICE_X14Y12.A       Tilo                  0.254   feistel/pl_reg0<91>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_5
    SLICE_X13Y16.B6      net (fanout=23)       1.344   GND_3_o_round_s[4]_equal_4_o<4>14
    SLICE_X13Y16.B       Tilo                  0.259   feistel/pl_reg3<55>
                                                       feistel/mx_0/Mxor_a1_22_xo<0>1
    SLICE_X12Y16.CX      net (fanout=1)        0.643   feistel/mx_0/a1<22>
    SLICE_X12Y16.COUT    Tcxcy                 0.134   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<27>
                                                       feistel/mx_0/Madd_a_cy<27>
    SLICE_X12Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<27>
    SLICE_X12Y18.BMUX    Tcinb                 0.277   feistel/mx_0/a<31>
                                                       feistel/mx_0/Madd_a_xor<31>
    SLICE_X20Y19.B3      net (fanout=1)        1.049   feistel/mx_0/a<29>
    SLICE_X20Y19.CLK     Tas                   0.674   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_lut<29>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_127
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (2.119ns logic, 3.809ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               round_count/round_s_4 (FF)
  Destination:          feistel/pl_reg0_127 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: round_count/round_s_4 to feistel/pl_reg0_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.CMUX    Tshcko                0.518   round_count/round_s<3>
                                                       round_count/round_s_4
    SLICE_X15Y11.A5      net (fanout=7)        0.681   round_count/round_s<4>
    SLICE_X15Y11.A       Tilo                  0.259   sums_comp/sum_3s<7>
                                                       GND_3_o_round_s[4]_equal_4_o<4>1_1
    SLICE_X13Y11.D4      net (fanout=19)       0.561   GND_3_o_round_s[4]_equal_4_o<4>1
    SLICE_X13Y11.D       Tilo                  0.259   feistel/pl_reg1<3>
                                                       feistel/mx_0/Mxor_a1_4_xo<0>1
    SLICE_X12Y12.AX      net (fanout=1)        0.869   feistel/mx_0/a1<4>
    SLICE_X12Y12.COUT    Taxcy                 0.281   feistel/mx_0/Madd_a_cy<7>
                                                       feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<7>
    SLICE_X12Y13.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<11>
                                                       feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<11>
    SLICE_X12Y14.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<15>
                                                       feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<15>
    SLICE_X12Y15.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<19>
                                                       feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<19>
    SLICE_X12Y16.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<23>
                                                       feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<23>
    SLICE_X12Y17.COUT    Tbyp                  0.091   feistel/mx_0/Madd_a_cy<27>
                                                       feistel/mx_0/Madd_a_cy<27>
    SLICE_X12Y18.CIN     net (fanout=1)        0.003   feistel/mx_0/Madd_a_cy<27>
    SLICE_X12Y18.BMUX    Tcinb                 0.277   feistel/mx_0/a<31>
                                                       feistel/mx_0/Madd_a_xor<31>
    SLICE_X20Y19.B3      net (fanout=1)        1.049   feistel/mx_0/a<29>
    SLICE_X20Y19.CLK     Tas                   0.674   feistel/pl_reg0<127>
                                                       feistel/mx_0/Madd_sigma_lut<29>
                                                       feistel/mx_0/Madd_sigma_xor<31>
                                                       feistel/pl_reg0_127
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (2.723ns logic, 3.178ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 6 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point feistel/pl_reg1_28 (SLICE_X16Y21.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               feistel/pl_reg0_28 (FF)
  Destination:          feistel/pl_reg1_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 6.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: feistel/pl_reg0_28 to feistel/pl_reg1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AMUX    Tshcko                0.244   feistel/pl_reg0<34>
                                                       feistel/pl_reg0_28
    SLICE_X16Y21.CX      net (fanout=1)        0.086   feistel/pl_reg0<28>
    SLICE_X16Y21.CLK     Tckdi       (-Th)    -0.048   feistel/pl_reg1<29>
                                                       feistel/pl_reg1_28
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.292ns logic, 0.086ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point sums_comp/sum_2s_6 (SLICE_X12Y10.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sums_comp/sum_1s_6 (FF)
  Destination:          sums_comp/sum_2s_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 6.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sums_comp/sum_1s_6 to sums_comp/sum_2s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.200   sums_comp/sum_1s<7>
                                                       sums_comp/sum_1s_6
    SLICE_X12Y10.C5      net (fanout=2)        0.066   sums_comp/sum_1s<6>
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.121   sums_comp/sum_1s<7>
                                                       sums_comp/sum_1s<6>_rt
                                                       sums_comp/sum_2s_6
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point sums_comp/sum_2s_30 (SLICE_X13Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sums_comp/sum_1s_30 (FF)
  Destination:          sums_comp/sum_2s_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 6.000ns
  Destination Clock:    clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sums_comp/sum_1s_30 to sums_comp/sum_2s_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.198   sums_comp/sum_1s<31>
                                                       sums_comp/sum_1s_30
    SLICE_X13Y18.C5      net (fanout=2)        0.058   sums_comp/sum_1s<30>
    SLICE_X13Y18.CLK     Tah         (-Th)    -0.155   sums_comp/sum_1s<31>
                                                       sums_comp/sum_1s<30>_rt
                                                       sums_comp/sum_2s_30
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.353ns logic, 0.058ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.601ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: feistel/pl_reg3<68>/CLK
  Logical resource: feistel/Mshreg_pl_reg3_67/CLK
  Location pin: SLICE_X10Y10.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.601ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: feistel/pl_reg3<68>/CLK
  Logical resource: feistel/Mshreg_pl_reg3_71/CLK
  Location pin: SLICE_X10Y10.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.601ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: feistel/pl_reg3<68>/CLK
  Logical resource: feistel/Mshreg_pl_reg3_66/CLK
  Location pin: SLICE_X10Y10.CLK
  Clock network: clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 411912 paths, 0 nets, and 2682 connections

Design statistics:
   Minimum period:   5.999ns{1}   (Maximum frequency: 166.694MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 12 13:42:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



