	component varint_in_size is
		port (
			data  : in  std_logic := 'X'; -- datain
			wrreq : in  std_logic := 'X'; -- wrreq
			rdreq : in  std_logic := 'X'; -- rdreq
			clock : in  std_logic := 'X'; -- clk
			sclr  : in  std_logic := 'X'; -- sclr
			q     : out std_logic         -- dataout
		);
	end component varint_in_size;

