
Gesture PAJ7620U2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c40  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  08007de0  08007de0  00017de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080e8  080080e8  00020228  2**0
                  CONTENTS
  4 .ARM          00000000  080080e8  080080e8  00020228  2**0
                  CONTENTS
  5 .preinit_array 00000000  080080e8  080080e8  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080e8  080080e8  000180e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080ec  080080ec  000180ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  080080f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000620  20000228  08008318  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000848  08008318  00020848  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c8c  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002837  00000000  00000000  00032ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  00035720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c68  00000000  00000000  00036480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000227c7  00000000  00000000  000370e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010f5b  00000000  00000000  000598af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbaa0  00000000  00000000  0006a80a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001362aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040b4  00000000  00000000  00136300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000228 	.word	0x20000228
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007dc8 	.word	0x08007dc8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000022c 	.word	0x2000022c
 80001dc:	08007dc8 	.word	0x08007dc8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000294:	f000 fcbc 	bl	8000c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000298:	f000 f814 	bl	80002c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800029c:	f000 f9a0 	bl	80005e0 <MX_GPIO_Init>
  MX_RTC_Init();
 80002a0:	f000 f8c2 	bl	8000428 <MX_RTC_Init>
  MX_USB_PCD_Init();
 80002a4:	f000 f976 	bl	8000594 <MX_USB_PCD_Init>
  MX_I2C1_Init();
 80002a8:	f000 f87e 	bl	80003a8 <MX_I2C1_Init>
  MX_UART4_Init();
 80002ac:	f000 f8e2 	bl	8000474 <MX_UART4_Init>
  MX_USART2_UART_Init();
 80002b0:	f000 f910 	bl	80004d4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80002b4:	f000 f93e 	bl	8000534 <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  initializeRegisters();
 80002b8:	f006 f830 	bl	800631c <initializeRegisters>
	  GESTURE_Actions();
 80002bc:	f006 f878 	bl	80063b0 <GESTURE_Actions>
	  initializeRegisters();
 80002c0:	e7fa      	b.n	80002b8 <main+0x28>
	...

080002c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b0a6      	sub	sp, #152	; 0x98
 80002c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002ce:	2228      	movs	r2, #40	; 0x28
 80002d0:	2100      	movs	r1, #0
 80002d2:	4618      	mov	r0, r3
 80002d4:	f006 fbd2 	bl	8006a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
 80002e0:	605a      	str	r2, [r3, #4]
 80002e2:	609a      	str	r2, [r3, #8]
 80002e4:	60da      	str	r2, [r3, #12]
 80002e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2258      	movs	r2, #88	; 0x58
 80002ec:	2100      	movs	r1, #0
 80002ee:	4618      	mov	r0, r3
 80002f0:	f006 fbc4 	bl	8006a7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80002f4:	230b      	movs	r3, #11
 80002f6:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80002f8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80002fc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002fe:	2301      	movs	r3, #1
 8000300:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000302:	2310      	movs	r3, #16
 8000304:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000308:	2301      	movs	r3, #1
 800030a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800030e:	2302      	movs	r3, #2
 8000310:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000318:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800031c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000320:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000324:	2300      	movs	r3, #0
 8000326:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800032e:	4618      	mov	r0, r3
 8000330:	f002 fd76 	bl	8002e20 <HAL_RCC_OscConfig>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800033a:	f000 f9f3 	bl	8000724 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033e:	230f      	movs	r3, #15
 8000340:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000342:	2302      	movs	r3, #2
 8000344:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800034a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800034e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000354:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000358:	2102      	movs	r1, #2
 800035a:	4618      	mov	r0, r3
 800035c:	f003 fc76 	bl	8003c4c <HAL_RCC_ClockConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000366:	f000 f9dd 	bl	8000724 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 800036a:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <SystemClock_Config+0xe0>)
 800036c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800036e:	2300      	movs	r3, #0
 8000370:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000376:	2300      	movs	r3, #0
 8000378:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800037a:	2300      	movs	r3, #0
 800037c:	623b      	str	r3, [r7, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800037e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000382:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000384:	2300      	movs	r3, #0
 8000386:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000388:	1d3b      	adds	r3, r7, #4
 800038a:	4618      	mov	r0, r3
 800038c:	f003 fe94 	bl	80040b8 <HAL_RCCEx_PeriphCLKConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000396:	f000 f9c5 	bl	8000724 <Error_Handler>
  }
}
 800039a:	bf00      	nop
 800039c:	3798      	adds	r7, #152	; 0x98
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	0003002e 	.word	0x0003002e

080003a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003ac:	4b1b      	ldr	r3, [pc, #108]	; (800041c <MX_I2C1_Init+0x74>)
 80003ae:	4a1c      	ldr	r2, [pc, #112]	; (8000420 <MX_I2C1_Init+0x78>)
 80003b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80003b2:	4b1a      	ldr	r3, [pc, #104]	; (800041c <MX_I2C1_Init+0x74>)
 80003b4:	4a1b      	ldr	r2, [pc, #108]	; (8000424 <MX_I2C1_Init+0x7c>)
 80003b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003b8:	4b18      	ldr	r3, [pc, #96]	; (800041c <MX_I2C1_Init+0x74>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003be:	4b17      	ldr	r3, [pc, #92]	; (800041c <MX_I2C1_Init+0x74>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003c4:	4b15      	ldr	r3, [pc, #84]	; (800041c <MX_I2C1_Init+0x74>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003ca:	4b14      	ldr	r3, [pc, #80]	; (800041c <MX_I2C1_Init+0x74>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003d0:	4b12      	ldr	r3, [pc, #72]	; (800041c <MX_I2C1_Init+0x74>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003d6:	4b11      	ldr	r3, [pc, #68]	; (800041c <MX_I2C1_Init+0x74>)
 80003d8:	2200      	movs	r2, #0
 80003da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	; (800041c <MX_I2C1_Init+0x74>)
 80003de:	2200      	movs	r2, #0
 80003e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003e2:	480e      	ldr	r0, [pc, #56]	; (800041c <MX_I2C1_Init+0x74>)
 80003e4:	f000 ff52 	bl	800128c <HAL_I2C_Init>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d001      	beq.n	80003f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003ee:	f000 f999 	bl	8000724 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003f2:	2100      	movs	r1, #0
 80003f4:	4809      	ldr	r0, [pc, #36]	; (800041c <MX_I2C1_Init+0x74>)
 80003f6:	f001 fba3 	bl	8001b40 <HAL_I2CEx_ConfigAnalogFilter>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d001      	beq.n	8000404 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000400:	f000 f990 	bl	8000724 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000404:	2100      	movs	r1, #0
 8000406:	4805      	ldr	r0, [pc, #20]	; (800041c <MX_I2C1_Init+0x74>)
 8000408:	f001 fbe5 	bl	8001bd6 <HAL_I2CEx_ConfigDigitalFilter>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000412:	f000 f987 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	200002d4 	.word	0x200002d4
 8000420:	40005400 	.word	0x40005400
 8000424:	2000090e 	.word	0x2000090e

08000428 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <MX_RTC_Init+0x44>)
 800042e:	4a10      	ldr	r2, [pc, #64]	; (8000470 <MX_RTC_Init+0x48>)
 8000430:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000432:	4b0e      	ldr	r3, [pc, #56]	; (800046c <MX_RTC_Init+0x44>)
 8000434:	2200      	movs	r2, #0
 8000436:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000438:	4b0c      	ldr	r3, [pc, #48]	; (800046c <MX_RTC_Init+0x44>)
 800043a:	227f      	movs	r2, #127	; 0x7f
 800043c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <MX_RTC_Init+0x44>)
 8000440:	22ff      	movs	r2, #255	; 0xff
 8000442:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000444:	4b09      	ldr	r3, [pc, #36]	; (800046c <MX_RTC_Init+0x44>)
 8000446:	2200      	movs	r2, #0
 8000448:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <MX_RTC_Init+0x44>)
 800044c:	2200      	movs	r2, #0
 800044e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <MX_RTC_Init+0x44>)
 8000452:	2200      	movs	r2, #0
 8000454:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000456:	4805      	ldr	r0, [pc, #20]	; (800046c <MX_RTC_Init+0x44>)
 8000458:	f004 f84c 	bl	80044f4 <HAL_RTC_Init>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000462:	f000 f95f 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000466:	bf00      	nop
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	200003a4 	.word	0x200003a4
 8000470:	40002800 	.word	0x40002800

08000474 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000478:	4b14      	ldr	r3, [pc, #80]	; (80004cc <MX_UART4_Init+0x58>)
 800047a:	4a15      	ldr	r2, [pc, #84]	; (80004d0 <MX_UART4_Init+0x5c>)
 800047c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800047e:	4b13      	ldr	r3, [pc, #76]	; (80004cc <MX_UART4_Init+0x58>)
 8000480:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000484:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000486:	4b11      	ldr	r3, [pc, #68]	; (80004cc <MX_UART4_Init+0x58>)
 8000488:	2200      	movs	r2, #0
 800048a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800048c:	4b0f      	ldr	r3, [pc, #60]	; (80004cc <MX_UART4_Init+0x58>)
 800048e:	2200      	movs	r2, #0
 8000490:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000492:	4b0e      	ldr	r3, [pc, #56]	; (80004cc <MX_UART4_Init+0x58>)
 8000494:	2200      	movs	r2, #0
 8000496:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000498:	4b0c      	ldr	r3, [pc, #48]	; (80004cc <MX_UART4_Init+0x58>)
 800049a:	220c      	movs	r2, #12
 800049c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800049e:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <MX_UART4_Init+0x58>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80004a4:	4b09      	ldr	r3, [pc, #36]	; (80004cc <MX_UART4_Init+0x58>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004aa:	4b08      	ldr	r3, [pc, #32]	; (80004cc <MX_UART4_Init+0x58>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <MX_UART4_Init+0x58>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80004b6:	4805      	ldr	r0, [pc, #20]	; (80004cc <MX_UART4_Init+0x58>)
 80004b8:	f004 f901 	bl	80046be <HAL_UART_Init>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80004c2:	f000 f92f 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000410 	.word	0x20000410
 80004d0:	40004c00 	.word	0x40004c00

080004d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004d8:	4b14      	ldr	r3, [pc, #80]	; (800052c <MX_USART2_UART_Init+0x58>)
 80004da:	4a15      	ldr	r2, [pc, #84]	; (8000530 <MX_USART2_UART_Init+0x5c>)
 80004dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004de:	4b13      	ldr	r3, [pc, #76]	; (800052c <MX_USART2_UART_Init+0x58>)
 80004e0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80004e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004e6:	4b11      	ldr	r3, [pc, #68]	; (800052c <MX_USART2_UART_Init+0x58>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004ec:	4b0f      	ldr	r3, [pc, #60]	; (800052c <MX_USART2_UART_Init+0x58>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004f2:	4b0e      	ldr	r3, [pc, #56]	; (800052c <MX_USART2_UART_Init+0x58>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004f8:	4b0c      	ldr	r3, [pc, #48]	; (800052c <MX_USART2_UART_Init+0x58>)
 80004fa:	220c      	movs	r2, #12
 80004fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <MX_USART2_UART_Init+0x58>)
 8000500:	2200      	movs	r2, #0
 8000502:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000504:	4b09      	ldr	r3, [pc, #36]	; (800052c <MX_USART2_UART_Init+0x58>)
 8000506:	2200      	movs	r2, #0
 8000508:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800050a:	4b08      	ldr	r3, [pc, #32]	; (800052c <MX_USART2_UART_Init+0x58>)
 800050c:	2200      	movs	r2, #0
 800050e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000510:	4b06      	ldr	r3, [pc, #24]	; (800052c <MX_USART2_UART_Init+0x58>)
 8000512:	2200      	movs	r2, #0
 8000514:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000516:	4805      	ldr	r0, [pc, #20]	; (800052c <MX_USART2_UART_Init+0x58>)
 8000518:	f004 f8d1 	bl	80046be <HAL_UART_Init>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000522:	f000 f8ff 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000494 	.word	0x20000494
 8000530:	40004400 	.word	0x40004400

08000534 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000538:	4b14      	ldr	r3, [pc, #80]	; (800058c <MX_USART3_UART_Init+0x58>)
 800053a:	4a15      	ldr	r2, [pc, #84]	; (8000590 <MX_USART3_UART_Init+0x5c>)
 800053c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800053e:	4b13      	ldr	r3, [pc, #76]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000540:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000544:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000546:	4b11      	ldr	r3, [pc, #68]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800054c:	4b0f      	ldr	r3, [pc, #60]	; (800058c <MX_USART3_UART_Init+0x58>)
 800054e:	2200      	movs	r2, #0
 8000550:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000552:	4b0e      	ldr	r3, [pc, #56]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000554:	2200      	movs	r2, #0
 8000556:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <MX_USART3_UART_Init+0x58>)
 800055a:	220c      	movs	r2, #12
 800055c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800055e:	4b0b      	ldr	r3, [pc, #44]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000560:	2200      	movs	r2, #0
 8000562:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000566:	2200      	movs	r2, #0
 8000568:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800056a:	4b08      	ldr	r3, [pc, #32]	; (800058c <MX_USART3_UART_Init+0x58>)
 800056c:	2200      	movs	r2, #0
 800056e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000572:	2200      	movs	r2, #0
 8000574:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000576:	4805      	ldr	r0, [pc, #20]	; (800058c <MX_USART3_UART_Init+0x58>)
 8000578:	f004 f8a1 	bl	80046be <HAL_UART_Init>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000582:	f000 f8cf 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20000250 	.word	0x20000250
 8000590:	40004800 	.word	0x40004800

08000594 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000598:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 800059a:	4a10      	ldr	r2, [pc, #64]	; (80005dc <MX_USB_PCD_Init+0x48>)
 800059c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800059e:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005a0:	2208      	movs	r2, #8
 80005a2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005a6:	2202      	movs	r2, #2
 80005a8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80005aa:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005ac:	2202      	movs	r2, #2
 80005ae:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005be:	2200      	movs	r2, #0
 80005c0:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80005c2:	4805      	ldr	r0, [pc, #20]	; (80005d8 <MX_USB_PCD_Init+0x44>)
 80005c4:	f001 fb53 	bl	8001c6e <HAL_PCD_Init>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80005ce:	f000 f8a9 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000518 	.word	0x20000518
 80005dc:	40005c00 	.word	0x40005c00

080005e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08c      	sub	sp, #48	; 0x30
 80005e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 031c 	add.w	r3, r7, #28
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	4b46      	ldr	r3, [pc, #280]	; (8000710 <MX_GPIO_Init+0x130>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	4a45      	ldr	r2, [pc, #276]	; (8000710 <MX_GPIO_Init+0x130>)
 80005fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000600:	6153      	str	r3, [r2, #20]
 8000602:	4b43      	ldr	r3, [pc, #268]	; (8000710 <MX_GPIO_Init+0x130>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800060a:	61bb      	str	r3, [r7, #24]
 800060c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800060e:	4b40      	ldr	r3, [pc, #256]	; (8000710 <MX_GPIO_Init+0x130>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	4a3f      	ldr	r2, [pc, #252]	; (8000710 <MX_GPIO_Init+0x130>)
 8000614:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000618:	6153      	str	r3, [r2, #20]
 800061a:	4b3d      	ldr	r3, [pc, #244]	; (8000710 <MX_GPIO_Init+0x130>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b3a      	ldr	r3, [pc, #232]	; (8000710 <MX_GPIO_Init+0x130>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	4a39      	ldr	r2, [pc, #228]	; (8000710 <MX_GPIO_Init+0x130>)
 800062c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000630:	6153      	str	r3, [r2, #20]
 8000632:	4b37      	ldr	r3, [pc, #220]	; (8000710 <MX_GPIO_Init+0x130>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800063a:	613b      	str	r3, [r7, #16]
 800063c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063e:	4b34      	ldr	r3, [pc, #208]	; (8000710 <MX_GPIO_Init+0x130>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	4a33      	ldr	r2, [pc, #204]	; (8000710 <MX_GPIO_Init+0x130>)
 8000644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000648:	6153      	str	r3, [r2, #20]
 800064a:	4b31      	ldr	r3, [pc, #196]	; (8000710 <MX_GPIO_Init+0x130>)
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000656:	4b2e      	ldr	r3, [pc, #184]	; (8000710 <MX_GPIO_Init+0x130>)
 8000658:	695b      	ldr	r3, [r3, #20]
 800065a:	4a2d      	ldr	r2, [pc, #180]	; (8000710 <MX_GPIO_Init+0x130>)
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000660:	6153      	str	r3, [r2, #20]
 8000662:	4b2b      	ldr	r3, [pc, #172]	; (8000710 <MX_GPIO_Init+0x130>)
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800066e:	4b28      	ldr	r3, [pc, #160]	; (8000710 <MX_GPIO_Init+0x130>)
 8000670:	695b      	ldr	r3, [r3, #20]
 8000672:	4a27      	ldr	r2, [pc, #156]	; (8000710 <MX_GPIO_Init+0x130>)
 8000674:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000678:	6153      	str	r3, [r2, #20]
 800067a:	4b25      	ldr	r3, [pc, #148]	; (8000710 <MX_GPIO_Init+0x130>)
 800067c:	695b      	ldr	r3, [r3, #20]
 800067e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	f244 0181 	movw	r1, #16513	; 0x4081
 800068c:	4821      	ldr	r0, [pc, #132]	; (8000714 <MX_GPIO_Init+0x134>)
 800068e:	f000 fde5 	bl	800125c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	2140      	movs	r1, #64	; 0x40
 8000696:	4820      	ldr	r0, [pc, #128]	; (8000718 <MX_GPIO_Init+0x138>)
 8000698:	f000 fde0 	bl	800125c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800069c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006a2:	4b1e      	ldr	r3, [pc, #120]	; (800071c <MX_GPIO_Init+0x13c>)
 80006a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	4619      	mov	r1, r3
 80006b0:	481b      	ldr	r0, [pc, #108]	; (8000720 <MX_GPIO_Init+0x140>)
 80006b2:	f000 fc49 	bl	8000f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80006b6:	f244 0381 	movw	r3, #16513	; 0x4081
 80006ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006bc:	2301      	movs	r3, #1
 80006be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c4:	2300      	movs	r3, #0
 80006c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c8:	f107 031c 	add.w	r3, r7, #28
 80006cc:	4619      	mov	r1, r3
 80006ce:	4811      	ldr	r0, [pc, #68]	; (8000714 <MX_GPIO_Init+0x134>)
 80006d0:	f000 fc3a 	bl	8000f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80006d4:	2340      	movs	r3, #64	; 0x40
 80006d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	2301      	movs	r3, #1
 80006da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	2300      	movs	r3, #0
 80006e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4619      	mov	r1, r3
 80006ea:	480b      	ldr	r0, [pc, #44]	; (8000718 <MX_GPIO_Init+0x138>)
 80006ec:	f000 fc2c 	bl	8000f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80006f0:	2380      	movs	r3, #128	; 0x80
 80006f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f4:	2300      	movs	r3, #0
 80006f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006fc:	f107 031c 	add.w	r3, r7, #28
 8000700:	4619      	mov	r1, r3
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_GPIO_Init+0x138>)
 8000704:	f000 fc20 	bl	8000f48 <HAL_GPIO_Init>

}
 8000708:	bf00      	nop
 800070a:	3730      	adds	r7, #48	; 0x30
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40021000 	.word	0x40021000
 8000714:	48000400 	.word	0x48000400
 8000718:	48001800 	.word	0x48001800
 800071c:	10110000 	.word	0x10110000
 8000720:	48000800 	.word	0x48000800

08000724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000728:	b672      	cpsid	i
}
 800072a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072c:	e7fe      	b.n	800072c <Error_Handler+0x8>
	...

08000730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000736:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <HAL_MspInit+0x44>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <HAL_MspInit+0x44>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6193      	str	r3, [r2, #24]
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <HAL_MspInit+0x44>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <HAL_MspInit+0x44>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	4a08      	ldr	r2, [pc, #32]	; (8000774 <HAL_MspInit+0x44>)
 8000754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000758:	61d3      	str	r3, [r2, #28]
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_MspInit+0x44>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40021000 	.word	0x40021000

08000778 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08a      	sub	sp, #40	; 0x28
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	f107 0314 	add.w	r3, r7, #20
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a17      	ldr	r2, [pc, #92]	; (80007f4 <HAL_I2C_MspInit+0x7c>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d128      	bne.n	80007ec <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <HAL_I2C_MspInit+0x80>)
 800079c:	695b      	ldr	r3, [r3, #20]
 800079e:	4a16      	ldr	r2, [pc, #88]	; (80007f8 <HAL_I2C_MspInit+0x80>)
 80007a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007a4:	6153      	str	r3, [r2, #20]
 80007a6:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <HAL_I2C_MspInit+0x80>)
 80007a8:	695b      	ldr	r3, [r3, #20]
 80007aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007b8:	2312      	movs	r3, #18
 80007ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007bc:	2301      	movs	r3, #1
 80007be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c0:	2303      	movs	r3, #3
 80007c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007c4:	2304      	movs	r3, #4
 80007c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c8:	f107 0314 	add.w	r3, r7, #20
 80007cc:	4619      	mov	r1, r3
 80007ce:	480b      	ldr	r0, [pc, #44]	; (80007fc <HAL_I2C_MspInit+0x84>)
 80007d0:	f000 fbba 	bl	8000f48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007d4:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <HAL_I2C_MspInit+0x80>)
 80007d6:	69db      	ldr	r3, [r3, #28]
 80007d8:	4a07      	ldr	r2, [pc, #28]	; (80007f8 <HAL_I2C_MspInit+0x80>)
 80007da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007de:	61d3      	str	r3, [r2, #28]
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <HAL_I2C_MspInit+0x80>)
 80007e2:	69db      	ldr	r3, [r3, #28]
 80007e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80007ec:	bf00      	nop
 80007ee:	3728      	adds	r7, #40	; 0x28
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40005400 	.word	0x40005400
 80007f8:	40021000 	.word	0x40021000
 80007fc:	48000400 	.word	0x48000400

08000800 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a0d      	ldr	r2, [pc, #52]	; (8000844 <HAL_RTC_MspInit+0x44>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d111      	bne.n	8000836 <HAL_RTC_MspInit+0x36>
 8000812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000816:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	fa93 f3a3 	rbit	r3, r3
 800081e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000820:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000822:	fab3 f383 	clz	r3, r3
 8000826:	b2db      	uxtb	r3, r3
 8000828:	461a      	mov	r2, r3
 800082a:	4b07      	ldr	r3, [pc, #28]	; (8000848 <HAL_RTC_MspInit+0x48>)
 800082c:	4413      	add	r3, r2
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	461a      	mov	r2, r3
 8000832:	2301      	movs	r3, #1
 8000834:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000836:	bf00      	nop
 8000838:	3714      	adds	r7, #20
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	40002800 	.word	0x40002800
 8000848:	10908100 	.word	0x10908100

0800084c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08e      	sub	sp, #56	; 0x38
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
 8000860:	60da      	str	r2, [r3, #12]
 8000862:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a46      	ldr	r2, [pc, #280]	; (8000984 <HAL_UART_MspInit+0x138>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d129      	bne.n	80008c2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800086e:	4b46      	ldr	r3, [pc, #280]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000870:	69db      	ldr	r3, [r3, #28]
 8000872:	4a45      	ldr	r2, [pc, #276]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000874:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000878:	61d3      	str	r3, [r2, #28]
 800087a:	4b43      	ldr	r3, [pc, #268]	; (8000988 <HAL_UART_MspInit+0x13c>)
 800087c:	69db      	ldr	r3, [r3, #28]
 800087e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000882:	623b      	str	r3, [r7, #32]
 8000884:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000886:	4b40      	ldr	r3, [pc, #256]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	4a3f      	ldr	r2, [pc, #252]	; (8000988 <HAL_UART_MspInit+0x13c>)
 800088c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000890:	6153      	str	r3, [r2, #20]
 8000892:	4b3d      	ldr	r3, [pc, #244]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800089a:	61fb      	str	r3, [r7, #28]
 800089c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800089e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80008a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ac:	2303      	movs	r3, #3
 80008ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80008b0:	2305      	movs	r3, #5
 80008b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008b8:	4619      	mov	r1, r3
 80008ba:	4834      	ldr	r0, [pc, #208]	; (800098c <HAL_UART_MspInit+0x140>)
 80008bc:	f000 fb44 	bl	8000f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80008c0:	e05c      	b.n	800097c <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART2)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a32      	ldr	r2, [pc, #200]	; (8000990 <HAL_UART_MspInit+0x144>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d129      	bne.n	8000920 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 80008cc:	4b2e      	ldr	r3, [pc, #184]	; (8000988 <HAL_UART_MspInit+0x13c>)
 80008ce:	69db      	ldr	r3, [r3, #28]
 80008d0:	4a2d      	ldr	r2, [pc, #180]	; (8000988 <HAL_UART_MspInit+0x13c>)
 80008d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d6:	61d3      	str	r3, [r2, #28]
 80008d8:	4b2b      	ldr	r3, [pc, #172]	; (8000988 <HAL_UART_MspInit+0x13c>)
 80008da:	69db      	ldr	r3, [r3, #28]
 80008dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e0:	61bb      	str	r3, [r7, #24]
 80008e2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	4b28      	ldr	r3, [pc, #160]	; (8000988 <HAL_UART_MspInit+0x13c>)
 80008e6:	695b      	ldr	r3, [r3, #20]
 80008e8:	4a27      	ldr	r2, [pc, #156]	; (8000988 <HAL_UART_MspInit+0x13c>)
 80008ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ee:	6153      	str	r3, [r2, #20]
 80008f0:	4b25      	ldr	r3, [pc, #148]	; (8000988 <HAL_UART_MspInit+0x13c>)
 80008f2:	695b      	ldr	r3, [r3, #20]
 80008f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f8:	617b      	str	r3, [r7, #20]
 80008fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008fc:	230c      	movs	r3, #12
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000900:	2302      	movs	r3, #2
 8000902:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000908:	2303      	movs	r3, #3
 800090a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800090c:	2307      	movs	r3, #7
 800090e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000914:	4619      	mov	r1, r3
 8000916:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800091a:	f000 fb15 	bl	8000f48 <HAL_GPIO_Init>
}
 800091e:	e02d      	b.n	800097c <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART3)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a1b      	ldr	r2, [pc, #108]	; (8000994 <HAL_UART_MspInit+0x148>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d128      	bne.n	800097c <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART3_CLK_ENABLE();
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <HAL_UART_MspInit+0x13c>)
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	4a16      	ldr	r2, [pc, #88]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000934:	61d3      	str	r3, [r2, #28]
 8000936:	4b14      	ldr	r3, [pc, #80]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	4a10      	ldr	r2, [pc, #64]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000948:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800094c:	6153      	str	r3, [r2, #20]
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <HAL_UART_MspInit+0x13c>)
 8000950:	695b      	ldr	r3, [r3, #20]
 8000952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800095a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800095e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000960:	2302      	movs	r3, #2
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000968:	2303      	movs	r3, #3
 800096a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800096c:	2307      	movs	r3, #7
 800096e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000974:	4619      	mov	r1, r3
 8000976:	4808      	ldr	r0, [pc, #32]	; (8000998 <HAL_UART_MspInit+0x14c>)
 8000978:	f000 fae6 	bl	8000f48 <HAL_GPIO_Init>
}
 800097c:	bf00      	nop
 800097e:	3738      	adds	r7, #56	; 0x38
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40004c00 	.word	0x40004c00
 8000988:	40021000 	.word	0x40021000
 800098c:	48000800 	.word	0x48000800
 8000990:	40004400 	.word	0x40004400
 8000994:	40004800 	.word	0x40004800
 8000998:	48000c00 	.word	0x48000c00

0800099c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a0d      	ldr	r2, [pc, #52]	; (80009e0 <HAL_PCD_MspInit+0x44>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d113      	bne.n	80009d6 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80009ae:	4b0d      	ldr	r3, [pc, #52]	; (80009e4 <HAL_PCD_MspInit+0x48>)
 80009b0:	69db      	ldr	r3, [r3, #28]
 80009b2:	4a0c      	ldr	r2, [pc, #48]	; (80009e4 <HAL_PCD_MspInit+0x48>)
 80009b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009b8:	61d3      	str	r3, [r2, #28]
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <HAL_PCD_MspInit+0x48>)
 80009bc:	69db      	ldr	r3, [r3, #28]
 80009be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2100      	movs	r1, #0
 80009ca:	2014      	movs	r0, #20
 80009cc:	f000 fa85 	bl	8000eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80009d0:	2014      	movs	r0, #20
 80009d2:	f000 fa9e 	bl	8000f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80009d6:	bf00      	nop
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40005c00 	.word	0x40005c00
 80009e4:	40021000 	.word	0x40021000

080009e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009ec:	e7fe      	b.n	80009ec <NMI_Handler+0x4>

080009ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ee:	b480      	push	{r7}
 80009f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f2:	e7fe      	b.n	80009f2 <HardFault_Handler+0x4>

080009f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <MemManage_Handler+0x4>

080009fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009fe:	e7fe      	b.n	80009fe <BusFault_Handler+0x4>

08000a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a04:	e7fe      	b.n	8000a04 <UsageFault_Handler+0x4>

08000a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a06:	b480      	push	{r7}
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr

08000a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a26:	bf00      	nop
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a34:	f000 f932 	bl	8000c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000a40:	4802      	ldr	r0, [pc, #8]	; (8000a4c <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000a42:	f001 f9f2 	bl	8001e2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000518 	.word	0x20000518

08000a50 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	e00a      	b.n	8000a78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a62:	f3af 8000 	nop.w
 8000a66:	4601      	mov	r1, r0
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	60ba      	str	r2, [r7, #8]
 8000a6e:	b2ca      	uxtb	r2, r1
 8000a70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	3301      	adds	r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dbf0      	blt.n	8000a62 <_read+0x12>
	}

return len;
 8000a80:	687b      	ldr	r3, [r7, #4]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b086      	sub	sp, #24
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	e009      	b.n	8000ab0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	60ba      	str	r2, [r7, #8]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3301      	adds	r3, #1
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697a      	ldr	r2, [r7, #20]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	dbf1      	blt.n	8000a9c <_write+0x12>
	}
	return len;
 8000ab8:	687b      	ldr	r3, [r7, #4]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <_close>:

int _close(int file)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
	return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aea:	605a      	str	r2, [r3, #4]
	return 0;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <_isatty>:

int _isatty(int file)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b083      	sub	sp, #12
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
	return 1;
 8000b02:	2301      	movs	r3, #1
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
	...

08000b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b34:	4a14      	ldr	r2, [pc, #80]	; (8000b88 <_sbrk+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <_sbrk+0x60>)
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <_sbrk+0x64>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <_sbrk+0x64>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <_sbrk+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d207      	bcs.n	8000b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b5c:	f005 ff64 	bl	8006a28 <__errno>
 8000b60:	4603      	mov	r3, r0
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6a:	e009      	b.n	8000b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <_sbrk+0x64>)
 8000b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20010000 	.word	0x20010000
 8000b8c:	00000400 	.word	0x00000400
 8000b90:	20000244 	.word	0x20000244
 8000b94:	20000848 	.word	0x20000848

08000b98 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <SystemInit+0x20>)
 8000b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ba2:	4a05      	ldr	r2, [pc, #20]	; (8000bb8 <SystemInit+0x20>)
 8000ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bf4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc0:	480d      	ldr	r0, [pc, #52]	; (8000bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bc2:	490e      	ldr	r1, [pc, #56]	; (8000bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc4:	4a0e      	ldr	r2, [pc, #56]	; (8000c00 <LoopForever+0xe>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc8:	e002      	b.n	8000bd0 <LoopCopyDataInit>

08000bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bce:	3304      	adds	r3, #4

08000bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd4:	d3f9      	bcc.n	8000bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd6:	4a0b      	ldr	r2, [pc, #44]	; (8000c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bd8:	4c0b      	ldr	r4, [pc, #44]	; (8000c08 <LoopForever+0x16>)
  movs r3, #0
 8000bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bdc:	e001      	b.n	8000be2 <LoopFillZerobss>

08000bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be0:	3204      	adds	r2, #4

08000be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be4:	d3fb      	bcc.n	8000bde <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000be6:	f7ff ffd7 	bl	8000b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bea:	f005 ff23 	bl	8006a34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bee:	f7ff fb4f 	bl	8000290 <main>

08000bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bf2:	e7fe      	b.n	8000bf2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bf4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bfc:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8000c00:	080080f0 	.word	0x080080f0
  ldr r2, =_sbss
 8000c04:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8000c08:	20000848 	.word	0x20000848

08000c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c0c:	e7fe      	b.n	8000c0c <ADC1_2_IRQHandler>
	...

08000c10 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <HAL_Init+0x28>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a07      	ldr	r2, [pc, #28]	; (8000c38 <HAL_Init+0x28>)
 8000c1a:	f043 0310 	orr.w	r3, r3, #16
 8000c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c20:	2003      	movs	r0, #3
 8000c22:	f000 f94f 	bl	8000ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c26:	2000      	movs	r0, #0
 8000c28:	f000 f808 	bl	8000c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c2c:	f7ff fd80 	bl	8000730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c30:	2300      	movs	r3, #0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40022000 	.word	0x40022000

08000c3c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c44:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <HAL_InitTick+0x54>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <HAL_InitTick+0x58>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f000 f967 	bl	8000f2e <HAL_SYSTICK_Config>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e00e      	b.n	8000c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b0f      	cmp	r3, #15
 8000c6e:	d80a      	bhi.n	8000c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c70:	2200      	movs	r2, #0
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	f04f 30ff 	mov.w	r0, #4294967295
 8000c78:	f000 f92f 	bl	8000eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c7c:	4a06      	ldr	r2, [pc, #24]	; (8000c98 <HAL_InitTick+0x5c>)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000c82:	2300      	movs	r3, #0
 8000c84:	e000      	b.n	8000c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000000 	.word	0x20000000
 8000c94:	20000008 	.word	0x20000008
 8000c98:	20000004 	.word	0x20000004

08000c9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <HAL_IncTick+0x20>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x24>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4413      	add	r3, r2
 8000cac:	4a04      	ldr	r2, [pc, #16]	; (8000cc0 <HAL_IncTick+0x24>)
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	20000804 	.word	0x20000804

08000cc4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000cc8:	4b03      	ldr	r3, [pc, #12]	; (8000cd8 <HAL_GetTick+0x14>)
 8000cca:	681b      	ldr	r3, [r3, #0]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000804 	.word	0x20000804

08000cdc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce4:	f7ff ffee 	bl	8000cc4 <HAL_GetTick>
 8000ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf4:	d005      	beq.n	8000d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <HAL_Delay+0x44>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4413      	add	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d02:	bf00      	nop
 8000d04:	f7ff ffde 	bl	8000cc4 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d8f7      	bhi.n	8000d04 <HAL_Delay+0x28>
  {
  }
}
 8000d14:	bf00      	nop
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000008 	.word	0x20000008

08000d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	db0b      	blt.n	8000db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	f003 021f 	and.w	r2, r3, #31
 8000da0:	4907      	ldr	r1, [pc, #28]	; (8000dc0 <__NVIC_EnableIRQ+0x38>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	2001      	movs	r0, #1
 8000daa:	fa00 f202 	lsl.w	r2, r0, r2
 8000dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	db0a      	blt.n	8000dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	490c      	ldr	r1, [pc, #48]	; (8000e10 <__NVIC_SetPriority+0x4c>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	440b      	add	r3, r1
 8000de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dec:	e00a      	b.n	8000e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <__NVIC_SetPriority+0x50>)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	3b04      	subs	r3, #4
 8000dfc:	0112      	lsls	r2, r2, #4
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	440b      	add	r3, r1
 8000e02:	761a      	strb	r2, [r3, #24]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000e100 	.word	0xe000e100
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b089      	sub	sp, #36	; 0x24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f1c3 0307 	rsb	r3, r3, #7
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	bf28      	it	cs
 8000e36:	2304      	movcs	r3, #4
 8000e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	2b06      	cmp	r3, #6
 8000e40:	d902      	bls.n	8000e48 <NVIC_EncodePriority+0x30>
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3b03      	subs	r3, #3
 8000e46:	e000      	b.n	8000e4a <NVIC_EncodePriority+0x32>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43da      	mvns	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	401a      	ands	r2, r3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e60:	f04f 31ff 	mov.w	r1, #4294967295
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	43d9      	mvns	r1, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e70:	4313      	orrs	r3, r2
         );
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3724      	adds	r7, #36	; 0x24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
	...

08000e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3b01      	subs	r3, #1
 8000e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e90:	d301      	bcc.n	8000e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00f      	b.n	8000eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e96:	4a0a      	ldr	r2, [pc, #40]	; (8000ec0 <SysTick_Config+0x40>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea4:	f7ff ff8e 	bl	8000dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <SysTick_Config+0x40>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <SysTick_Config+0x40>)
 8000eb0:	2207      	movs	r2, #7
 8000eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	e000e010 	.word	0xe000e010

08000ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff ff29 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b086      	sub	sp, #24
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60b9      	str	r1, [r7, #8]
 8000ee4:	607a      	str	r2, [r7, #4]
 8000ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eec:	f7ff ff3e 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	68b9      	ldr	r1, [r7, #8]
 8000ef6:	6978      	ldr	r0, [r7, #20]
 8000ef8:	f7ff ff8e 	bl	8000e18 <NVIC_EncodePriority>
 8000efc:	4602      	mov	r2, r0
 8000efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f02:	4611      	mov	r1, r2
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff5d 	bl	8000dc4 <__NVIC_SetPriority>
}
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff31 	bl	8000d88 <__NVIC_EnableIRQ>
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff ffa2 	bl	8000e80 <SysTick_Config>
 8000f3c:	4603      	mov	r3, r0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b087      	sub	sp, #28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f56:	e160      	b.n	800121a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	fa01 f303 	lsl.w	r3, r1, r3
 8000f64:	4013      	ands	r3, r2
 8000f66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	f000 8152 	beq.w	8001214 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d00b      	beq.n	8000f90 <HAL_GPIO_Init+0x48>
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d007      	beq.n	8000f90 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f84:	2b11      	cmp	r3, #17
 8000f86:	d003      	beq.n	8000f90 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	2b12      	cmp	r3, #18
 8000f8e:	d130      	bne.n	8000ff2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	091b      	lsrs	r3, r3, #4
 8000fdc:	f003 0201 	and.w	r2, r3, #1
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	68db      	ldr	r3, [r3, #12]
 8000ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	689a      	ldr	r2, [r3, #8]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	2b02      	cmp	r3, #2
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0xea>
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	2b12      	cmp	r3, #18
 8001030:	d123      	bne.n	800107a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	08da      	lsrs	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3208      	adds	r2, #8
 800103a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	220f      	movs	r2, #15
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	43db      	mvns	r3, r3
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	4013      	ands	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	691a      	ldr	r2, [r3, #16]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	08da      	lsrs	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3208      	adds	r2, #8
 8001074:	6939      	ldr	r1, [r7, #16]
 8001076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	2203      	movs	r2, #3
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f003 0203 	and.w	r2, r3, #3
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	f000 80ac 	beq.w	8001214 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010bc:	4b5e      	ldr	r3, [pc, #376]	; (8001238 <HAL_GPIO_Init+0x2f0>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a5d      	ldr	r2, [pc, #372]	; (8001238 <HAL_GPIO_Init+0x2f0>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b5b      	ldr	r3, [pc, #364]	; (8001238 <HAL_GPIO_Init+0x2f0>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010d4:	4a59      	ldr	r2, [pc, #356]	; (800123c <HAL_GPIO_Init+0x2f4>)
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	089b      	lsrs	r3, r3, #2
 80010da:	3302      	adds	r3, #2
 80010dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	f003 0303 	and.w	r3, r3, #3
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	220f      	movs	r2, #15
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010fe:	d025      	beq.n	800114c <HAL_GPIO_Init+0x204>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a4f      	ldr	r2, [pc, #316]	; (8001240 <HAL_GPIO_Init+0x2f8>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d01f      	beq.n	8001148 <HAL_GPIO_Init+0x200>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a4e      	ldr	r2, [pc, #312]	; (8001244 <HAL_GPIO_Init+0x2fc>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d019      	beq.n	8001144 <HAL_GPIO_Init+0x1fc>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a4d      	ldr	r2, [pc, #308]	; (8001248 <HAL_GPIO_Init+0x300>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d013      	beq.n	8001140 <HAL_GPIO_Init+0x1f8>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a4c      	ldr	r2, [pc, #304]	; (800124c <HAL_GPIO_Init+0x304>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d00d      	beq.n	800113c <HAL_GPIO_Init+0x1f4>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a4b      	ldr	r2, [pc, #300]	; (8001250 <HAL_GPIO_Init+0x308>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d007      	beq.n	8001138 <HAL_GPIO_Init+0x1f0>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a4a      	ldr	r2, [pc, #296]	; (8001254 <HAL_GPIO_Init+0x30c>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d101      	bne.n	8001134 <HAL_GPIO_Init+0x1ec>
 8001130:	2306      	movs	r3, #6
 8001132:	e00c      	b.n	800114e <HAL_GPIO_Init+0x206>
 8001134:	2307      	movs	r3, #7
 8001136:	e00a      	b.n	800114e <HAL_GPIO_Init+0x206>
 8001138:	2305      	movs	r3, #5
 800113a:	e008      	b.n	800114e <HAL_GPIO_Init+0x206>
 800113c:	2304      	movs	r3, #4
 800113e:	e006      	b.n	800114e <HAL_GPIO_Init+0x206>
 8001140:	2303      	movs	r3, #3
 8001142:	e004      	b.n	800114e <HAL_GPIO_Init+0x206>
 8001144:	2302      	movs	r3, #2
 8001146:	e002      	b.n	800114e <HAL_GPIO_Init+0x206>
 8001148:	2301      	movs	r3, #1
 800114a:	e000      	b.n	800114e <HAL_GPIO_Init+0x206>
 800114c:	2300      	movs	r3, #0
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	f002 0203 	and.w	r2, r2, #3
 8001154:	0092      	lsls	r2, r2, #2
 8001156:	4093      	lsls	r3, r2
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	4313      	orrs	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800115e:	4937      	ldr	r1, [pc, #220]	; (800123c <HAL_GPIO_Init+0x2f4>)
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	089b      	lsrs	r3, r3, #2
 8001164:	3302      	adds	r3, #2
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800116c:	4b3a      	ldr	r3, [pc, #232]	; (8001258 <HAL_GPIO_Init+0x310>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	43db      	mvns	r3, r3
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001190:	4a31      	ldr	r2, [pc, #196]	; (8001258 <HAL_GPIO_Init+0x310>)
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001196:	4b30      	ldr	r3, [pc, #192]	; (8001258 <HAL_GPIO_Init+0x310>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	43db      	mvns	r3, r3
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	4013      	ands	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d003      	beq.n	80011ba <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011ba:	4a27      	ldr	r2, [pc, #156]	; (8001258 <HAL_GPIO_Init+0x310>)
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011c0:	4b25      	ldr	r3, [pc, #148]	; (8001258 <HAL_GPIO_Init+0x310>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	4013      	ands	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011e4:	4a1c      	ldr	r2, [pc, #112]	; (8001258 <HAL_GPIO_Init+0x310>)
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011ea:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <HAL_GPIO_Init+0x310>)
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4013      	ands	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4313      	orrs	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800120e:	4a12      	ldr	r2, [pc, #72]	; (8001258 <HAL_GPIO_Init+0x310>)
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	3301      	adds	r3, #1
 8001218:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	fa22 f303 	lsr.w	r3, r2, r3
 8001224:	2b00      	cmp	r3, #0
 8001226:	f47f ae97 	bne.w	8000f58 <HAL_GPIO_Init+0x10>
  }
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	371c      	adds	r7, #28
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	40021000 	.word	0x40021000
 800123c:	40010000 	.word	0x40010000
 8001240:	48000400 	.word	0x48000400
 8001244:	48000800 	.word	0x48000800
 8001248:	48000c00 	.word	0x48000c00
 800124c:	48001000 	.word	0x48001000
 8001250:	48001400 	.word	0x48001400
 8001254:	48001800 	.word	0x48001800
 8001258:	40010400 	.word	0x40010400

0800125c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]
 8001268:	4613      	mov	r3, r2
 800126a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800126c:	787b      	ldrb	r3, [r7, #1]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001272:	887a      	ldrh	r2, [r7, #2]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001278:	e002      	b.n	8001280 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800127a:	887a      	ldrh	r2, [r7, #2]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e081      	b.n	80013a2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d106      	bne.n	80012b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff fa60 	bl	8000778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2224      	movs	r2, #36	; 0x24
 80012bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 0201 	bic.w	r2, r2, #1
 80012ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d107      	bne.n	8001306 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	e006      	b.n	8001314 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001312:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b02      	cmp	r3, #2
 800131a:	d104      	bne.n	8001326 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001324:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	6812      	ldr	r2, [r2, #0]
 8001330:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001338:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68da      	ldr	r2, [r3, #12]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001348:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	691a      	ldr	r2, [r3, #16]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	ea42 0103 	orr.w	r1, r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	021a      	lsls	r2, r3, #8
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	430a      	orrs	r2, r1
 8001362:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	69d9      	ldr	r1, [r3, #28]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a1a      	ldr	r2, [r3, #32]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	430a      	orrs	r2, r1
 8001372:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f042 0201 	orr.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2220      	movs	r2, #32
 800138e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af02      	add	r7, sp, #8
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	461a      	mov	r2, r3
 80013b8:	460b      	mov	r3, r1
 80013ba:	817b      	strh	r3, [r7, #10]
 80013bc:	4613      	mov	r3, r2
 80013be:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b20      	cmp	r3, #32
 80013ca:	f040 80da 	bne.w	8001582 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d101      	bne.n	80013dc <HAL_I2C_Master_Transmit+0x30>
 80013d8:	2302      	movs	r3, #2
 80013da:	e0d3      	b.n	8001584 <HAL_I2C_Master_Transmit+0x1d8>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013e4:	f7ff fc6e 	bl	8000cc4 <HAL_GetTick>
 80013e8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2319      	movs	r3, #25
 80013f0:	2201      	movs	r2, #1
 80013f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	f000 f9e6 	bl	80017c8 <I2C_WaitOnFlagUntilTimeout>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e0be      	b.n	8001584 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2221      	movs	r2, #33	; 0x21
 800140a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2210      	movs	r2, #16
 8001412:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2200      	movs	r2, #0
 800141a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	893a      	ldrh	r2, [r7, #8]
 8001426:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2200      	movs	r2, #0
 800142c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001432:	b29b      	uxth	r3, r3
 8001434:	2bff      	cmp	r3, #255	; 0xff
 8001436:	d90e      	bls.n	8001456 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	22ff      	movs	r2, #255	; 0xff
 800143c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001442:	b2da      	uxtb	r2, r3
 8001444:	8979      	ldrh	r1, [r7, #10]
 8001446:	4b51      	ldr	r3, [pc, #324]	; (800158c <HAL_I2C_Master_Transmit+0x1e0>)
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f000 fb48 	bl	8001ae4 <I2C_TransferConfig>
 8001454:	e06c      	b.n	8001530 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800145a:	b29a      	uxth	r2, r3
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001464:	b2da      	uxtb	r2, r3
 8001466:	8979      	ldrh	r1, [r7, #10]
 8001468:	4b48      	ldr	r3, [pc, #288]	; (800158c <HAL_I2C_Master_Transmit+0x1e0>)
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	f000 fb37 	bl	8001ae4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001476:	e05b      	b.n	8001530 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	6a39      	ldr	r1, [r7, #32]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 f9e3 	bl	8001848 <I2C_WaitOnTXISFlagUntilTimeout>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e07b      	b.n	8001584 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	3b01      	subs	r3, #1
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b4:	3b01      	subs	r3, #1
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d034      	beq.n	8001530 <HAL_I2C_Master_Transmit+0x184>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d130      	bne.n	8001530 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	6a3b      	ldr	r3, [r7, #32]
 80014d4:	2200      	movs	r2, #0
 80014d6:	2180      	movs	r1, #128	; 0x80
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f000 f975 	bl	80017c8 <I2C_WaitOnFlagUntilTimeout>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e04d      	b.n	8001584 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	2bff      	cmp	r3, #255	; 0xff
 80014f0:	d90e      	bls.n	8001510 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	22ff      	movs	r2, #255	; 0xff
 80014f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	8979      	ldrh	r1, [r7, #10]
 8001500:	2300      	movs	r3, #0
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f000 faeb 	bl	8001ae4 <I2C_TransferConfig>
 800150e:	e00f      	b.n	8001530 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001514:	b29a      	uxth	r2, r3
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800151e:	b2da      	uxtb	r2, r3
 8001520:	8979      	ldrh	r1, [r7, #10]
 8001522:	2300      	movs	r3, #0
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f000 fada 	bl	8001ae4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001534:	b29b      	uxth	r3, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	d19e      	bne.n	8001478 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	6a39      	ldr	r1, [r7, #32]
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f000 f9c2 	bl	80018c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e01a      	b.n	8001584 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2220      	movs	r2, #32
 8001554:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6859      	ldr	r1, [r3, #4]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <HAL_I2C_Master_Transmit+0x1e4>)
 8001562:	400b      	ands	r3, r1
 8001564:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2220      	movs	r2, #32
 800156a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001582:	2302      	movs	r3, #2
  }
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	80002000 	.word	0x80002000
 8001590:	fe00e800 	.word	0xfe00e800

08001594 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af02      	add	r7, sp, #8
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	607a      	str	r2, [r7, #4]
 800159e:	461a      	mov	r2, r3
 80015a0:	460b      	mov	r3, r1
 80015a2:	817b      	strh	r3, [r7, #10]
 80015a4:	4613      	mov	r3, r2
 80015a6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b20      	cmp	r3, #32
 80015b2:	f040 80db 	bne.w	800176c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d101      	bne.n	80015c4 <HAL_I2C_Master_Receive+0x30>
 80015c0:	2302      	movs	r3, #2
 80015c2:	e0d4      	b.n	800176e <HAL_I2C_Master_Receive+0x1da>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80015cc:	f7ff fb7a 	bl	8000cc4 <HAL_GetTick>
 80015d0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2319      	movs	r3, #25
 80015d8:	2201      	movs	r2, #1
 80015da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015de:	68f8      	ldr	r0, [r7, #12]
 80015e0:	f000 f8f2 	bl	80017c8 <I2C_WaitOnFlagUntilTimeout>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e0bf      	b.n	800176e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2222      	movs	r2, #34	; 0x22
 80015f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2210      	movs	r2, #16
 80015fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2200      	movs	r2, #0
 8001602:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	893a      	ldrh	r2, [r7, #8]
 800160e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800161a:	b29b      	uxth	r3, r3
 800161c:	2bff      	cmp	r3, #255	; 0xff
 800161e:	d90e      	bls.n	800163e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	22ff      	movs	r2, #255	; 0xff
 8001624:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800162a:	b2da      	uxtb	r2, r3
 800162c:	8979      	ldrh	r1, [r7, #10]
 800162e:	4b52      	ldr	r3, [pc, #328]	; (8001778 <HAL_I2C_Master_Receive+0x1e4>)
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001636:	68f8      	ldr	r0, [r7, #12]
 8001638:	f000 fa54 	bl	8001ae4 <I2C_TransferConfig>
 800163c:	e06d      	b.n	800171a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001642:	b29a      	uxth	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800164c:	b2da      	uxtb	r2, r3
 800164e:	8979      	ldrh	r1, [r7, #10]
 8001650:	4b49      	ldr	r3, [pc, #292]	; (8001778 <HAL_I2C_Master_Receive+0x1e4>)
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001658:	68f8      	ldr	r0, [r7, #12]
 800165a:	f000 fa43 	bl	8001ae4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800165e:	e05c      	b.n	800171a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	6a39      	ldr	r1, [r7, #32]
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f000 f96b 	bl	8001940 <I2C_WaitOnRXNEFlagUntilTimeout>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e07c      	b.n	800176e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001690:	3b01      	subs	r3, #1
 8001692:	b29a      	uxth	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800169c:	b29b      	uxth	r3, r3
 800169e:	3b01      	subs	r3, #1
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d034      	beq.n	800171a <HAL_I2C_Master_Receive+0x186>
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d130      	bne.n	800171a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	2200      	movs	r2, #0
 80016c0:	2180      	movs	r1, #128	; 0x80
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f000 f880 	bl	80017c8 <I2C_WaitOnFlagUntilTimeout>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e04d      	b.n	800176e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	2bff      	cmp	r3, #255	; 0xff
 80016da:	d90e      	bls.n	80016fa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	22ff      	movs	r2, #255	; 0xff
 80016e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	8979      	ldrh	r1, [r7, #10]
 80016ea:	2300      	movs	r3, #0
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016f2:	68f8      	ldr	r0, [r7, #12]
 80016f4:	f000 f9f6 	bl	8001ae4 <I2C_TransferConfig>
 80016f8:	e00f      	b.n	800171a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016fe:	b29a      	uxth	r2, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001708:	b2da      	uxtb	r2, r3
 800170a:	8979      	ldrh	r1, [r7, #10]
 800170c:	2300      	movs	r3, #0
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f000 f9e5 	bl	8001ae4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800171e:	b29b      	uxth	r3, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	d19d      	bne.n	8001660 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	6a39      	ldr	r1, [r7, #32]
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f000 f8cd 	bl	80018c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e01a      	b.n	800176e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2220      	movs	r2, #32
 800173e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6859      	ldr	r1, [r3, #4]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <HAL_I2C_Master_Receive+0x1e8>)
 800174c:	400b      	ands	r3, r1
 800174e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2220      	movs	r2, #32
 8001754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001768:	2300      	movs	r3, #0
 800176a:	e000      	b.n	800176e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800176c:	2302      	movs	r3, #2
  }
}
 800176e:	4618      	mov	r0, r3
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	80002400 	.word	0x80002400
 800177c:	fe00e800 	.word	0xfe00e800

08001780 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b02      	cmp	r3, #2
 8001794:	d103      	bne.n	800179e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2200      	movs	r2, #0
 800179c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d007      	beq.n	80017bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	699a      	ldr	r2, [r3, #24]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0201 	orr.w	r2, r2, #1
 80017ba:	619a      	str	r2, [r3, #24]
  }
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	603b      	str	r3, [r7, #0]
 80017d4:	4613      	mov	r3, r2
 80017d6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017d8:	e022      	b.n	8001820 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e0:	d01e      	beq.n	8001820 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017e2:	f7ff fa6f 	bl	8000cc4 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d302      	bcc.n	80017f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d113      	bne.n	8001820 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fc:	f043 0220 	orr.w	r2, r3, #32
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2220      	movs	r2, #32
 8001808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2200      	movs	r2, #0
 8001818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e00f      	b.n	8001840 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	699a      	ldr	r2, [r3, #24]
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	4013      	ands	r3, r2
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	429a      	cmp	r2, r3
 800182e:	bf0c      	ite	eq
 8001830:	2301      	moveq	r3, #1
 8001832:	2300      	movne	r3, #0
 8001834:	b2db      	uxtb	r3, r3
 8001836:	461a      	mov	r2, r3
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	429a      	cmp	r2, r3
 800183c:	d0cd      	beq.n	80017da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001854:	e02c      	b.n	80018b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	68b9      	ldr	r1, [r7, #8]
 800185a:	68f8      	ldr	r0, [r7, #12]
 800185c:	f000 f8dc 	bl	8001a18 <I2C_IsAcknowledgeFailed>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e02a      	b.n	80018c0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001870:	d01e      	beq.n	80018b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001872:	f7ff fa27 	bl	8000cc4 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	429a      	cmp	r2, r3
 8001880:	d302      	bcc.n	8001888 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d113      	bne.n	80018b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	f043 0220 	orr.w	r2, r3, #32
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2220      	movs	r2, #32
 8001898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e007      	b.n	80018c0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d1cb      	bne.n	8001856 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018d4:	e028      	b.n	8001928 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f000 f89c 	bl	8001a18 <I2C_IsAcknowledgeFailed>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e026      	b.n	8001938 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018ea:	f7ff f9eb 	bl	8000cc4 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	68ba      	ldr	r2, [r7, #8]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d302      	bcc.n	8001900 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d113      	bne.n	8001928 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001904:	f043 0220 	orr.w	r2, r3, #32
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2220      	movs	r2, #32
 8001910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e007      	b.n	8001938 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	f003 0320 	and.w	r3, r3, #32
 8001932:	2b20      	cmp	r3, #32
 8001934:	d1cf      	bne.n	80018d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800194c:	e055      	b.n	80019fa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	68b9      	ldr	r1, [r7, #8]
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	f000 f860 	bl	8001a18 <I2C_IsAcknowledgeFailed>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e053      	b.n	8001a0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0320 	and.w	r3, r3, #32
 800196c:	2b20      	cmp	r3, #32
 800196e:	d129      	bne.n	80019c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f003 0304 	and.w	r3, r3, #4
 800197a:	2b04      	cmp	r3, #4
 800197c:	d105      	bne.n	800198a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	e03f      	b.n	8001a0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2220      	movs	r2, #32
 8001990:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	6859      	ldr	r1, [r3, #4]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b1d      	ldr	r3, [pc, #116]	; (8001a14 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800199e:	400b      	ands	r3, r1
 80019a0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2220      	movs	r2, #32
 80019ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2200      	movs	r2, #0
 80019bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e022      	b.n	8001a0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019c4:	f7ff f97e 	bl	8000cc4 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d302      	bcc.n	80019da <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d10f      	bne.n	80019fa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019de:	f043 0220 	orr.w	r2, r3, #32
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2220      	movs	r2, #32
 80019ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e007      	b.n	8001a0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f003 0304 	and.w	r3, r3, #4
 8001a04:	2b04      	cmp	r3, #4
 8001a06:	d1a2      	bne.n	800194e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	fe00e800 	.word	0xfe00e800

08001a18 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 0310 	and.w	r3, r3, #16
 8001a2e:	2b10      	cmp	r3, #16
 8001a30:	d151      	bne.n	8001ad6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a32:	e022      	b.n	8001a7a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a3a:	d01e      	beq.n	8001a7a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a3c:	f7ff f942 	bl	8000cc4 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d302      	bcc.n	8001a52 <I2C_IsAcknowledgeFailed+0x3a>
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d113      	bne.n	8001a7a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f043 0220 	orr.w	r2, r3, #32
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2220      	movs	r2, #32
 8001a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e02e      	b.n	8001ad8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0320 	and.w	r3, r3, #32
 8001a84:	2b20      	cmp	r3, #32
 8001a86:	d1d5      	bne.n	8001a34 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2210      	movs	r2, #16
 8001a8e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2220      	movs	r2, #32
 8001a96:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f7ff fe71 	bl	8001780 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6859      	ldr	r1, [r3, #4]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <I2C_IsAcknowledgeFailed+0xc8>)
 8001aaa:	400b      	ands	r3, r1
 8001aac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab2:	f043 0204 	orr.w	r2, r3, #4
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2220      	movs	r2, #32
 8001abe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	fe00e800 	.word	0xfe00e800

08001ae4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	460b      	mov	r3, r1
 8001af0:	817b      	strh	r3, [r7, #10]
 8001af2:	4613      	mov	r3, r2
 8001af4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	0d5b      	lsrs	r3, r3, #21
 8001b00:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <I2C_TransferConfig+0x58>)
 8001b06:	430b      	orrs	r3, r1
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	ea02 0103 	and.w	r1, r2, r3
 8001b0e:	897b      	ldrh	r3, [r7, #10]
 8001b10:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001b14:	7a7b      	ldrb	r3, [r7, #9]
 8001b16:	041b      	lsls	r3, r3, #16
 8001b18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	431a      	orrs	r2, r3
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	431a      	orrs	r2, r3
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001b2e:	bf00      	nop
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	03ff63ff 	.word	0x03ff63ff

08001b40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b20      	cmp	r3, #32
 8001b54:	d138      	bne.n	8001bc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b60:	2302      	movs	r3, #2
 8001b62:	e032      	b.n	8001bca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2224      	movs	r2, #36	; 0x24
 8001b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0201 	bic.w	r2, r2, #1
 8001b82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001b92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6819      	ldr	r1, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0201 	orr.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2220      	movs	r2, #32
 8001bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	e000      	b.n	8001bca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001bc8:	2302      	movs	r3, #2
  }
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b20      	cmp	r3, #32
 8001bea:	d139      	bne.n	8001c60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d101      	bne.n	8001bfa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	e033      	b.n	8001c62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2224      	movs	r2, #36	; 0x24
 8001c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0201 	bic.w	r2, r2, #1
 8001c18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001c28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	021b      	lsls	r3, r3, #8
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f042 0201 	orr.w	r2, r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2220      	movs	r2, #32
 8001c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e000      	b.n	8001c62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c60:	2302      	movs	r3, #2
  }
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c70:	b08b      	sub	sp, #44	; 0x2c
 8001c72:	af06      	add	r7, sp, #24
 8001c74:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0d0      	b.n	8001e22 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d106      	bne.n	8001c9a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7fe fe81 	bl	800099c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f003 f929 	bl	8004efe <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cac:	2300      	movs	r3, #0
 8001cae:	73fb      	strb	r3, [r7, #15]
 8001cb0:	e04c      	b.n	8001d4c <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	6879      	ldr	r1, [r7, #4]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	4613      	mov	r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4413      	add	r3, r2
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	440b      	add	r3, r1
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	4613      	mov	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	440b      	add	r3, r1
 8001cd8:	7bfa      	ldrb	r2, [r7, #15]
 8001cda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001cdc:	7bfa      	ldrb	r2, [r7, #15]
 8001cde:	7bfb      	ldrb	r3, [r7, #15]
 8001ce0:	b298      	uxth	r0, r3
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	440b      	add	r3, r1
 8001cee:	3336      	adds	r3, #54	; 0x36
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	1c5a      	adds	r2, r3, #1
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	00db      	lsls	r3, r3, #3
 8001d02:	440b      	add	r3, r1
 8001d04:	3303      	adds	r3, #3
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d0a:	7bfa      	ldrb	r2, [r7, #15]
 8001d0c:	6879      	ldr	r1, [r7, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	440b      	add	r3, r1
 8001d18:	3338      	adds	r3, #56	; 0x38
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d1e:	7bfa      	ldrb	r2, [r7, #15]
 8001d20:	6879      	ldr	r1, [r7, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	440b      	add	r3, r1
 8001d2c:	333c      	adds	r3, #60	; 0x3c
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d32:	7bfa      	ldrb	r2, [r7, #15]
 8001d34:	6879      	ldr	r1, [r7, #4]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	440b      	add	r3, r1
 8001d40:	3340      	adds	r3, #64	; 0x40
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	7bfa      	ldrb	r2, [r7, #15]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d3ad      	bcc.n	8001cb2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d56:	2300      	movs	r3, #0
 8001d58:	73fb      	strb	r3, [r7, #15]
 8001d5a:	e044      	b.n	8001de6 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d5c:	7bfa      	ldrb	r2, [r7, #15]
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	440b      	add	r3, r1
 8001d6a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d72:	7bfa      	ldrb	r2, [r7, #15]
 8001d74:	6879      	ldr	r1, [r7, #4]
 8001d76:	4613      	mov	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	440b      	add	r3, r1
 8001d80:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001d84:	7bfa      	ldrb	r2, [r7, #15]
 8001d86:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d88:	7bfa      	ldrb	r2, [r7, #15]
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	440b      	add	r3, r1
 8001d96:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d9e:	7bfa      	ldrb	r2, [r7, #15]
 8001da0:	6879      	ldr	r1, [r7, #4]
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	440b      	add	r3, r1
 8001dac:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001db4:	7bfa      	ldrb	r2, [r7, #15]
 8001db6:	6879      	ldr	r1, [r7, #4]
 8001db8:	4613      	mov	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	440b      	add	r3, r1
 8001dc2:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001dca:	7bfa      	ldrb	r2, [r7, #15]
 8001dcc:	6879      	ldr	r1, [r7, #4]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	440b      	add	r3, r1
 8001dd8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	3301      	adds	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]
 8001de6:	7bfa      	ldrb	r2, [r7, #15]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d3b5      	bcc.n	8001d5c <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	603b      	str	r3, [r7, #0]
 8001df6:	687e      	ldr	r6, [r7, #4]
 8001df8:	466d      	mov	r5, sp
 8001dfa:	f106 0410 	add.w	r4, r6, #16
 8001dfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	602b      	str	r3, [r5, #0]
 8001e06:	1d33      	adds	r3, r6, #4
 8001e08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e0a:	6838      	ldr	r0, [r7, #0]
 8001e0c:	f003 f892 	bl	8004f34 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e2a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f004 f9d1 	bl	80061de <USB_ReadInterrupts>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e46:	d102      	bne.n	8001e4e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f954 	bl	80020f6 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f004 f9c3 	bl	80061de <USB_ReadInterrupts>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e62:	d112      	bne.n	8001e8a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e76:	b292      	uxth	r2, r2
 8001e78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f000 f8f7 	bl	8002070 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001e82:	2100      	movs	r1, #0
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 f911 	bl	80020ac <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f004 f9a5 	bl	80061de <USB_ReadInterrupts>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e9e:	d10b      	bne.n	8001eb8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001eb2:	b292      	uxth	r2, r2
 8001eb4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f004 f98e 	bl	80061de <USB_ReadInterrupts>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ec8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ecc:	d10b      	bne.n	8001ee6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ee0:	b292      	uxth	r2, r2
 8001ee2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f004 f977 	bl	80061de <USB_ReadInterrupts>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001efa:	d126      	bne.n	8001f4a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0204 	bic.w	r2, r2, #4
 8001f0e:	b292      	uxth	r2, r2
 8001f10:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0208 	bic.w	r2, r2, #8
 8001f26:	b292      	uxth	r2, r2
 8001f28:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f8b3 	bl	8002098 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f44:	b292      	uxth	r2, r2
 8001f46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 f945 	bl	80061de <USB_ReadInterrupts>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f5e:	d126      	bne.n	8001fae <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f042 0208 	orr.w	r2, r2, #8
 8001f72:	b292      	uxth	r2, r2
 8001f74:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f8a:	b292      	uxth	r2, r2
 8001f8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 0204 	orr.w	r2, r2, #4
 8001fa2:	b292      	uxth	r2, r2
 8001fa4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f86b 	bl	8002084 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f004 f913 	bl	80061de <USB_ReadInterrupts>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fc2:	d10e      	bne.n	8001fe2 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001fd6:	b292      	uxth	r2, r2
 8001fd8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f000 f83d 	bl	800205c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f004 f8f9 	bl	80061de <USB_ReadInterrupts>
 8001fec:	4603      	mov	r3, r0
 8001fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ff6:	d10b      	bne.n	8002010 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002000:	b29a      	uxth	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800200a:	b292      	uxth	r2, r2
 800200c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <HAL_PCD_SetAddress+0x1a>
 80020c2:	2302      	movs	r3, #2
 80020c4:	e013      	b.n	80020ee <HAL_PCD_SetAddress+0x42>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	78fa      	ldrb	r2, [r7, #3]
 80020dc:	4611      	mov	r1, r2
 80020de:	4618      	mov	r0, r3
 80020e0:	f004 f869 	bl	80061b6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b08e      	sub	sp, #56	; 0x38
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80020fe:	e2d1      	b.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
  {
    wIstr = hpcd->Instance->ISTR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002108:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800210a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800210c:	b2db      	uxtb	r3, r3
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002116:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800211a:	2b00      	cmp	r3, #0
 800211c:	f040 8152 	bne.w	80023c4 <PCD_EP_ISR_Handler+0x2ce>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002120:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	2b00      	cmp	r3, #0
 8002128:	d150      	bne.n	80021cc <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	b29b      	uxth	r3, r3
 8002132:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800213a:	81fb      	strh	r3, [r7, #14]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	89fb      	ldrh	r3, [r7, #14]
 8002142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800214a:	b29b      	uxth	r3, r3
 800214c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3328      	adds	r3, #40	; 0x28
 8002152:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800215c:	b29b      	uxth	r3, r3
 800215e:	461a      	mov	r2, r3
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	00db      	lsls	r3, r3, #3
 8002166:	4413      	add	r3, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	4413      	add	r3, r2
 800216e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800217c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	441a      	add	r2, r3
 8002186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002188:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800218a:	2100      	movs	r1, #0
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ff4f 	bl	8002030 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 8282 	beq.w	80026a4 <PCD_EP_ISR_Handler+0x5ae>
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f040 827d 	bne.w	80026a4 <PCD_EP_ISR_Handler+0x5ae>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	b292      	uxth	r2, r2
 80021be:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80021ca:	e26b      	b.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80021dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80021de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d032      	beq.n	800224c <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	461a      	mov	r2, r3
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4413      	add	r3, r2
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6812      	ldr	r2, [r2, #0]
 80021fe:	4413      	add	r3, r2
 8002200:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6818      	ldr	r0, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800221c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002220:	b29b      	uxth	r3, r3
 8002222:	f004 f82e 	bl	8006282 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	b29a      	uxth	r2, r3
 800222e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002232:	4013      	ands	r3, r2
 8002234:	823b      	strh	r3, [r7, #16]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	8a3a      	ldrh	r2, [r7, #16]
 800223c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002240:	b292      	uxth	r2, r2
 8002242:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff feff 	bl	8002048 <HAL_PCD_SetupStageCallback>
 800224a:	e22b      	b.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800224c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002250:	2b00      	cmp	r3, #0
 8002252:	f280 8227 	bge.w	80026a4 <PCD_EP_ISR_Handler+0x5ae>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	b29a      	uxth	r2, r3
 800225e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002262:	4013      	ands	r3, r2
 8002264:	83bb      	strh	r3, [r7, #28]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	8bba      	ldrh	r2, [r7, #28]
 800226c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002270:	b292      	uxth	r2, r2
 8002272:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800227c:	b29b      	uxth	r3, r3
 800227e:	461a      	mov	r2, r3
 8002280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	4413      	add	r3, r2
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	4413      	add	r3, r2
 800228e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d019      	beq.n	80022d8 <PCD_EP_ISR_Handler+0x1e2>
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d015      	beq.n	80022d8 <PCD_EP_ISR_Handler+0x1e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6818      	ldr	r0, [r3, #0]
 80022b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b2:	6959      	ldr	r1, [r3, #20]
 80022b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80022b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ba:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80022bc:	b29b      	uxth	r3, r3
 80022be:	f003 ffe0 	bl	8006282 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80022c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c4:	695a      	ldr	r2, [r3, #20]
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	441a      	add	r2, r3
 80022cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ce:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80022d0:	2100      	movs	r1, #0
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7ff fea0 	bl	8002018 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	461a      	mov	r2, r3
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	4413      	add	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d112      	bne.n	8002326 <PCD_EP_ISR_Handler+0x230>
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	b29b      	uxth	r3, r3
 8002306:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800230a:	b29a      	uxth	r2, r3
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	801a      	strh	r2, [r3, #0]
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	881b      	ldrh	r3, [r3, #0]
 8002314:	b29b      	uxth	r3, r3
 8002316:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800231a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800231e:	b29a      	uxth	r2, r3
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	801a      	strh	r2, [r3, #0]
 8002324:	e02f      	b.n	8002386 <PCD_EP_ISR_Handler+0x290>
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	2b3e      	cmp	r3, #62	; 0x3e
 800232c:	d813      	bhi.n	8002356 <PCD_EP_ISR_Handler+0x260>
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	085b      	lsrs	r3, r3, #1
 8002334:	633b      	str	r3, [r7, #48]	; 0x30
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b00      	cmp	r3, #0
 8002340:	d002      	beq.n	8002348 <PCD_EP_ISR_Handler+0x252>
 8002342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002344:	3301      	adds	r3, #1
 8002346:	633b      	str	r3, [r7, #48]	; 0x30
 8002348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234a:	b29b      	uxth	r3, r3
 800234c:	029b      	lsls	r3, r3, #10
 800234e:	b29a      	uxth	r2, r3
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	801a      	strh	r2, [r3, #0]
 8002354:	e017      	b.n	8002386 <PCD_EP_ISR_Handler+0x290>
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	633b      	str	r3, [r7, #48]	; 0x30
 800235e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	f003 031f 	and.w	r3, r3, #31
 8002366:	2b00      	cmp	r3, #0
 8002368:	d102      	bne.n	8002370 <PCD_EP_ISR_Handler+0x27a>
 800236a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236c:	3b01      	subs	r3, #1
 800236e:	633b      	str	r3, [r7, #48]	; 0x30
 8002370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002372:	b29b      	uxth	r3, r3
 8002374:	029b      	lsls	r3, r3, #10
 8002376:	b29b      	uxth	r3, r3
 8002378:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800237c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002380:	b29a      	uxth	r2, r3
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	b29b      	uxth	r3, r3
 800238e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002396:	827b      	strh	r3, [r7, #18]
 8002398:	8a7b      	ldrh	r3, [r7, #18]
 800239a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800239e:	827b      	strh	r3, [r7, #18]
 80023a0:	8a7b      	ldrh	r3, [r7, #18]
 80023a2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80023a6:	827b      	strh	r3, [r7, #18]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	8a7b      	ldrh	r3, [r7, #18]
 80023ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80023b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80023b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023be:	b29b      	uxth	r3, r3
 80023c0:	8013      	strh	r3, [r2, #0]
 80023c2:	e16f      	b.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80023d6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f280 80e4 	bge.w	80025a8 <PCD_EP_ISR_Handler+0x4b2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80023f6:	4013      	ands	r3, r2
 80023f8:	853b      	strh	r3, [r7, #40]	; 0x28
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800240a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800240e:	b292      	uxth	r2, r2
 8002410:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002412:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242a:	7b1b      	ldrb	r3, [r3, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d120      	bne.n	8002472 <PCD_EP_ISR_Handler+0x37c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002438:	b29b      	uxth	r3, r3
 800243a:	461a      	mov	r2, r3
 800243c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4413      	add	r3, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	4413      	add	r3, r2
 800244a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800244e:	881b      	ldrh	r3, [r3, #0]
 8002450:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002454:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002456:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 8083 	beq.w	8002564 <PCD_EP_ISR_Handler+0x46e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6818      	ldr	r0, [r3, #0]
 8002462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002464:	6959      	ldr	r1, [r3, #20]
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	88da      	ldrh	r2, [r3, #6]
 800246a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800246c:	f003 ff09 	bl	8006282 <USB_ReadPMA>
 8002470:	e078      	b.n	8002564 <PCD_EP_ISR_Handler+0x46e>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002474:	78db      	ldrb	r3, [r3, #3]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d108      	bne.n	800248c <PCD_EP_ISR_Handler+0x396>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800247a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800247c:	461a      	mov	r2, r3
 800247e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f000 f91d 	bl	80026c0 <HAL_PCD_EP_DB_Receive>
 8002486:	4603      	mov	r3, r0
 8002488:	86fb      	strh	r3, [r7, #54]	; 0x36
 800248a:	e06b      	b.n	8002564 <PCD_EP_ISR_Handler+0x46e>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	b29b      	uxth	r3, r3
 800249e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024a6:	847b      	strh	r3, [r7, #34]	; 0x22
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	441a      	add	r2, r3
 80024b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80024b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80024bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80024c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024c4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	461a      	mov	r2, r3
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	881b      	ldrh	r3, [r3, #0]
 80024dc:	b29b      	uxth	r3, r3
 80024de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d01f      	beq.n	8002526 <PCD_EP_ISR_Handler+0x430>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	461a      	mov	r2, r3
 80024f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	4413      	add	r3, r2
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6812      	ldr	r2, [r2, #0]
 80024fe:	4413      	add	r3, r2
 8002500:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800250a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800250c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800250e:	2b00      	cmp	r3, #0
 8002510:	d028      	beq.n	8002564 <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6818      	ldr	r0, [r3, #0]
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	6959      	ldr	r1, [r3, #20]
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	891a      	ldrh	r2, [r3, #8]
 800251e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002520:	f003 feaf 	bl	8006282 <USB_ReadPMA>
 8002524:	e01e      	b.n	8002564 <PCD_EP_ISR_Handler+0x46e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800252e:	b29b      	uxth	r3, r3
 8002530:	461a      	mov	r2, r3
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	4413      	add	r3, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	4413      	add	r3, r2
 8002540:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800254a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800254c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800254e:	2b00      	cmp	r3, #0
 8002550:	d008      	beq.n	8002564 <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6818      	ldr	r0, [r3, #0]
 8002556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002558:	6959      	ldr	r1, [r3, #20]
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	895a      	ldrh	r2, [r3, #10]
 800255e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002560:	f003 fe8f 	bl	8006282 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	69da      	ldr	r2, [r3, #28]
 8002568:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800256a:	441a      	add	r2, r3
 800256c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002572:	695a      	ldr	r2, [r3, #20]
 8002574:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002576:	441a      	add	r2, r3
 8002578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800257c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d004      	beq.n	800258e <PCD_EP_ISR_Handler+0x498>
 8002584:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	429a      	cmp	r2, r3
 800258c:	d206      	bcs.n	800259c <PCD_EP_ISR_Handler+0x4a6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	4619      	mov	r1, r3
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7ff fd3f 	bl	8002018 <HAL_PCD_DataOutStageCallback>
 800259a:	e005      	b.n	80025a8 <PCD_EP_ISR_Handler+0x4b2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025a2:	4618      	mov	r0, r3
 80025a4:	f002 fce7 	bl	8004f76 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80025a8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80025aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d078      	beq.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
      {
        ep = &hpcd->IN_ep[epindex];
 80025b2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	4613      	mov	r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	4413      	add	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	4413      	add	r3, r2
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80025dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e0:	843b      	strh	r3, [r7, #32]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	441a      	add	r2, r3
 80025f0:	8c3b      	ldrh	r3, [r7, #32]
 80025f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	78db      	ldrb	r3, [r3, #3]
 8002602:	2b02      	cmp	r3, #2
 8002604:	d108      	bne.n	8002618 <PCD_EP_ISR_Handler+0x522>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 800260a:	2b02      	cmp	r3, #2
 800260c:	d144      	bne.n	8002698 <PCD_EP_ISR_Handler+0x5a2>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800260e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002614:	2b00      	cmp	r3, #0
 8002616:	d13f      	bne.n	8002698 <PCD_EP_ISR_Handler+0x5a2>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002620:	b29b      	uxth	r3, r3
 8002622:	461a      	mov	r2, r3
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	4413      	add	r3, r2
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6812      	ldr	r2, [r2, #0]
 8002630:	4413      	add	r3, r2
 8002632:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800263c:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	699a      	ldr	r2, [r3, #24]
 8002642:	8bfb      	ldrh	r3, [r7, #30]
 8002644:	429a      	cmp	r2, r3
 8002646:	d906      	bls.n	8002656 <PCD_EP_ISR_Handler+0x560>
          {
            ep->xfer_len -= TxByteNbre;
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	699a      	ldr	r2, [r3, #24]
 800264c:	8bfb      	ldrh	r3, [r7, #30]
 800264e:	1ad2      	subs	r2, r2, r3
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	619a      	str	r2, [r3, #24]
 8002654:	e002      	b.n	800265c <PCD_EP_ISR_Handler+0x566>
          }
          else
          {
            ep->xfer_len = 0U;
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	2200      	movs	r2, #0
 800265a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d106      	bne.n	8002672 <PCD_EP_ISR_Handler+0x57c>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	4619      	mov	r1, r3
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff fce0 	bl	8002030 <HAL_PCD_DataInStageCallback>
 8002670:	e018      	b.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002674:	695a      	ldr	r2, [r3, #20]
 8002676:	8bfb      	ldrh	r3, [r7, #30]
 8002678:	441a      	add	r2, r3
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	69da      	ldr	r2, [r3, #28]
 8002682:	8bfb      	ldrh	r3, [r7, #30]
 8002684:	441a      	add	r2, r3
 8002686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002688:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002690:	4618      	mov	r0, r3
 8002692:	f002 fc70 	bl	8004f76 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002696:	e005      	b.n	80026a4 <PCD_EP_ISR_Handler+0x5ae>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002698:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800269a:	461a      	mov	r2, r3
 800269c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f917 	bl	80028d2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	b21b      	sxth	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f6ff ad25 	blt.w	8002100 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3738      	adds	r7, #56	; 0x38
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	4613      	mov	r3, r2
 80026cc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80026ce:	88fb      	ldrh	r3, [r7, #6]
 80026d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d07c      	beq.n	80027d2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	461a      	mov	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	4413      	add	r3, r2
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	4413      	add	r3, r2
 80026f2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026fc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	8b7b      	ldrh	r3, [r7, #26]
 8002704:	429a      	cmp	r2, r3
 8002706:	d306      	bcc.n	8002716 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	699a      	ldr	r2, [r3, #24]
 800270c:	8b7b      	ldrh	r3, [r7, #26]
 800270e:	1ad2      	subs	r2, r2, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	619a      	str	r2, [r3, #24]
 8002714:	e002      	b.n	800271c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d123      	bne.n	800276c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	461a      	mov	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800273a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800273e:	833b      	strh	r3, [r7, #24]
 8002740:	8b3b      	ldrh	r3, [r7, #24]
 8002742:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002746:	833b      	strh	r3, [r7, #24]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	461a      	mov	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	441a      	add	r2, r3
 8002756:	8b3b      	ldrh	r3, [r7, #24]
 8002758:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800275c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002760:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002768:	b29b      	uxth	r3, r3
 800276a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800276c:	88fb      	ldrh	r3, [r7, #6]
 800276e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002772:	2b00      	cmp	r3, #0
 8002774:	d01f      	beq.n	80027b6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	881b      	ldrh	r3, [r3, #0]
 8002786:	b29b      	uxth	r3, r3
 8002788:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800278c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002790:	82fb      	strh	r3, [r7, #22]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	441a      	add	r2, r3
 80027a0:	8afb      	ldrh	r3, [r7, #22]
 80027a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80027a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80027aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80027b6:	8b7b      	ldrh	r3, [r7, #26]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 8085 	beq.w	80028c8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	6959      	ldr	r1, [r3, #20]
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	891a      	ldrh	r2, [r3, #8]
 80027ca:	8b7b      	ldrh	r3, [r7, #26]
 80027cc:	f003 fd59 	bl	8006282 <USB_ReadPMA>
 80027d0:	e07a      	b.n	80028c8 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027da:	b29b      	uxth	r3, r3
 80027dc:	461a      	mov	r2, r3
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	4413      	add	r3, r2
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027f6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	699a      	ldr	r2, [r3, #24]
 80027fc:	8b7b      	ldrh	r3, [r7, #26]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d306      	bcc.n	8002810 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	699a      	ldr	r2, [r3, #24]
 8002806:	8b7b      	ldrh	r3, [r7, #26]
 8002808:	1ad2      	subs	r2, r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	619a      	str	r2, [r3, #24]
 800280e:	e002      	b.n	8002816 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	2200      	movs	r2, #0
 8002814:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d123      	bne.n	8002866 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	461a      	mov	r2, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	b29b      	uxth	r3, r3
 8002830:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002834:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002838:	83fb      	strh	r3, [r7, #30]
 800283a:	8bfb      	ldrh	r3, [r7, #30]
 800283c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002840:	83fb      	strh	r3, [r7, #30]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	441a      	add	r2, r3
 8002850:	8bfb      	ldrh	r3, [r7, #30]
 8002852:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002856:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800285a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800285e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002862:	b29b      	uxth	r3, r3
 8002864:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002866:	88fb      	ldrh	r3, [r7, #6]
 8002868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800286c:	2b00      	cmp	r3, #0
 800286e:	d11f      	bne.n	80028b0 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	b29b      	uxth	r3, r3
 8002882:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800288a:	83bb      	strh	r3, [r7, #28]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	441a      	add	r2, r3
 800289a:	8bbb      	ldrh	r3, [r7, #28]
 800289c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80028a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80028a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028a8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80028b0:	8b7b      	ldrh	r3, [r7, #26]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d008      	beq.n	80028c8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6818      	ldr	r0, [r3, #0]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	6959      	ldr	r1, [r3, #20]
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	895a      	ldrh	r2, [r3, #10]
 80028c2:	8b7b      	ldrh	r3, [r7, #26]
 80028c4:	f003 fcdd 	bl	8006282 <USB_ReadPMA>
    }
  }

  return count;
 80028c8:	8b7b      	ldrh	r3, [r7, #26]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3720      	adds	r7, #32
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b094      	sub	sp, #80	; 0x50
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	60f8      	str	r0, [r7, #12]
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	4613      	mov	r3, r2
 80028de:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 8136 	beq.w	8002b58 <HAL_PCD_EP_DB_Transmit+0x286>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	4413      	add	r3, r2
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	4413      	add	r3, r2
 8002906:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002910:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	699a      	ldr	r2, [r3, #24]
 8002918:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800291c:	429a      	cmp	r2, r3
 800291e:	d907      	bls.n	8002930 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxByteNbre;
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	699a      	ldr	r2, [r3, #24]
 8002924:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002928:	1ad2      	subs	r2, r2, r3
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	619a      	str	r2, [r3, #24]
 800292e:	e002      	b.n	8002936 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	2200      	movs	r2, #0
 8002934:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d12c      	bne.n	8002998 <HAL_PCD_EP_DB_Transmit+0xc6>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	4619      	mov	r1, r3
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f7ff fb73 	bl	8002030 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800294a:	88fb      	ldrh	r3, [r7, #6]
 800294c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 8238 	beq.w	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	b29b      	uxth	r3, r3
 8002968:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800296c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002970:	82fb      	strh	r3, [r7, #22]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	461a      	mov	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	441a      	add	r2, r3
 8002980:	8afb      	ldrh	r3, [r7, #22]
 8002982:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002986:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800298a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800298e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002992:	b29b      	uxth	r3, r3
 8002994:	8013      	strh	r3, [r2, #0]
 8002996:	e216      	b.n	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002998:	88fb      	ldrh	r3, [r7, #6]
 800299a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d01f      	beq.n	80029e2 <HAL_PCD_EP_DB_Transmit+0x110>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	881b      	ldrh	r3, [r3, #0]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029bc:	857b      	strh	r3, [r7, #42]	; 0x2a
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	441a      	add	r2, r3
 80029cc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80029ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80029d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80029d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029de:	b29b      	uxth	r3, r3
 80029e0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	f040 81ec 	bne.w	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        ep->xfer_buff += TxByteNbre;
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	695a      	ldr	r2, [r3, #20]
 80029f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80029f6:	441a      	add	r2, r3
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	69da      	ldr	r2, [r3, #28]
 8002a00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002a04:	441a      	add	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	6a1a      	ldr	r2, [r3, #32]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d309      	bcc.n	8002a2a <HAL_PCD_EP_DB_Transmit+0x158>
        {
          len = ep->maxpacket;
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	6a1a      	ldr	r2, [r3, #32]
 8002a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a22:	1ad2      	subs	r2, r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	621a      	str	r2, [r3, #32]
 8002a28:	e015      	b.n	8002a56 <HAL_PCD_EP_DB_Transmit+0x184>
        }
        else if (ep->xfer_len_db == 0U)
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d107      	bne.n	8002a42 <HAL_PCD_EP_DB_Transmit+0x170>
        {
          len = TxByteNbre;
 8002a32:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002a36:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002a40:	e009      	b.n	8002a56 <HAL_PCD_EP_DB_Transmit+0x184>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2200      	movs	r2, #0
 8002a54:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	785b      	ldrb	r3, [r3, #1]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d155      	bne.n	8002b0a <HAL_PCD_EP_DB_Transmit+0x238>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	61fb      	str	r3, [r7, #28]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	461a      	mov	r2, r3
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	4413      	add	r3, r2
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	00da      	lsls	r2, r3, #3
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	4413      	add	r3, r2
 8002a80:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002a84:	61bb      	str	r3, [r7, #24]
 8002a86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d112      	bne.n	8002ab2 <HAL_PCD_EP_DB_Transmit+0x1e0>
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	801a      	strh	r2, [r3, #0]
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	801a      	strh	r2, [r3, #0]
 8002ab0:	e047      	b.n	8002b42 <HAL_PCD_EP_DB_Transmit+0x270>
 8002ab2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ab4:	2b3e      	cmp	r3, #62	; 0x3e
 8002ab6:	d811      	bhi.n	8002adc <HAL_PCD_EP_DB_Transmit+0x20a>
 8002ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aba:	085b      	lsrs	r3, r3, #1
 8002abc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002abe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <HAL_PCD_EP_DB_Transmit+0x1fc>
 8002ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aca:	3301      	adds	r3, #1
 8002acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	029b      	lsls	r3, r3, #10
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	801a      	strh	r2, [r3, #0]
 8002ada:	e032      	b.n	8002b42 <HAL_PCD_EP_DB_Transmit+0x270>
 8002adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ade:	095b      	lsrs	r3, r3, #5
 8002ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ae2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d102      	bne.n	8002af2 <HAL_PCD_EP_DB_Transmit+0x220>
 8002aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aee:	3b01      	subs	r3, #1
 8002af0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	029b      	lsls	r3, r3, #10
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002afe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	801a      	strh	r2, [r3, #0]
 8002b08:	e01b      	b.n	8002b42 <HAL_PCD_EP_DB_Transmit+0x270>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	785b      	ldrb	r3, [r3, #1]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d117      	bne.n	8002b42 <HAL_PCD_EP_DB_Transmit+0x270>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	461a      	mov	r2, r3
 8002b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b26:	4413      	add	r3, r2
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	00da      	lsls	r2, r3, #3
 8002b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b32:	4413      	add	r3, r2
 8002b34:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002b38:	623b      	str	r3, [r7, #32]
 8002b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6818      	ldr	r0, [r3, #0]
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	6959      	ldr	r1, [r3, #20]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	891a      	ldrh	r2, [r3, #8]
 8002b4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	f003 fb54 	bl	80061fe <USB_WritePMA>
 8002b56:	e136      	b.n	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	461a      	mov	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	6812      	ldr	r2, [r2, #0]
 8002b70:	4413      	add	r3, r2
 8002b72:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002b76:	881b      	ldrh	r3, [r3, #0]
 8002b78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b7c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	699a      	ldr	r2, [r3, #24]
 8002b84:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d307      	bcc.n	8002b9c <HAL_PCD_EP_DB_Transmit+0x2ca>
    {
      ep->xfer_len -= TxByteNbre;
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	699a      	ldr	r2, [r3, #24]
 8002b90:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b94:	1ad2      	subs	r2, r2, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	619a      	str	r2, [r3, #24]
 8002b9a:	e002      	b.n	8002ba2 <HAL_PCD_EP_DB_Transmit+0x2d0>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d12e      	bne.n	8002c08 <HAL_PCD_EP_DB_Transmit+0x336>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fa3d 	bl	8002030 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002bb6:	88fb      	ldrh	r3, [r7, #6]
 8002bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f040 8102 	bne.w	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	4413      	add	r3, r2
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bdc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	441a      	add	r2, r3
 8002bee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002bf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002bf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002bfa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	8013      	strh	r3, [r2, #0]
 8002c06:	e0de      	b.n	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002c08:	88fb      	ldrh	r3, [r7, #6]
 8002c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d11f      	bne.n	8002c52 <HAL_PCD_EP_DB_Transmit+0x380>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	461a      	mov	r2, r3
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c2c:	867b      	strh	r3, [r7, #50]	; 0x32
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	461a      	mov	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	441a      	add	r2, r3
 8002c3c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	f040 80b4 	bne.w	8002dc6 <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        ep->xfer_buff += TxByteNbre;
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002c66:	441a      	add	r2, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	69da      	ldr	r2, [r3, #28]
 8002c70:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002c74:	441a      	add	r2, r3
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	6a1a      	ldr	r2, [r3, #32]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d309      	bcc.n	8002c9a <HAL_PCD_EP_DB_Transmit+0x3c8>
        {
          len = ep->maxpacket;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	6a1a      	ldr	r2, [r3, #32]
 8002c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c92:	1ad2      	subs	r2, r2, r3
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	621a      	str	r2, [r3, #32]
 8002c98:	e015      	b.n	8002cc6 <HAL_PCD_EP_DB_Transmit+0x3f4>
        }
        else if (ep->xfer_len_db == 0U)
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d107      	bne.n	8002cb2 <HAL_PCD_EP_DB_Transmit+0x3e0>
        {
          len = TxByteNbre;
 8002ca2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002ca6:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002cb0:	e009      	b.n	8002cc6 <HAL_PCD_EP_DB_Transmit+0x3f4>
        }
        else
        {
          len = ep->xfer_len_db;
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	643b      	str	r3, [r7, #64]	; 0x40
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	785b      	ldrb	r3, [r3, #1]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d155      	bne.n	8002d80 <HAL_PCD_EP_DB_Transmit+0x4ae>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce8:	4413      	add	r3, r2
 8002cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	00da      	lsls	r2, r3, #3
 8002cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf4:	4413      	add	r3, r2
 8002cf6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002cfa:	637b      	str	r3, [r7, #52]	; 0x34
 8002cfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d112      	bne.n	8002d28 <HAL_PCD_EP_DB_Transmit+0x456>
 8002d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d10:	801a      	strh	r2, [r3, #0]
 8002d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d24:	801a      	strh	r2, [r3, #0]
 8002d26:	e044      	b.n	8002db2 <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d2a:	2b3e      	cmp	r3, #62	; 0x3e
 8002d2c:	d811      	bhi.n	8002d52 <HAL_PCD_EP_DB_Transmit+0x480>
 8002d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d30:	085b      	lsrs	r3, r3, #1
 8002d32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d002      	beq.n	8002d44 <HAL_PCD_EP_DB_Transmit+0x472>
 8002d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d40:	3301      	adds	r3, #1
 8002d42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	029b      	lsls	r3, r3, #10
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4e:	801a      	strh	r2, [r3, #0]
 8002d50:	e02f      	b.n	8002db2 <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002d52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d54:	095b      	lsrs	r3, r3, #5
 8002d56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d5a:	f003 031f 	and.w	r3, r3, #31
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d102      	bne.n	8002d68 <HAL_PCD_EP_DB_Transmit+0x496>
 8002d62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d64:	3b01      	subs	r3, #1
 8002d66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	029b      	lsls	r3, r3, #10
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d7c:	801a      	strh	r2, [r3, #0]
 8002d7e:	e018      	b.n	8002db2 <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	785b      	ldrb	r3, [r3, #1]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d114      	bne.n	8002db2 <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	461a      	mov	r2, r3
 8002d94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d96:	4413      	add	r3, r2
 8002d98:	643b      	str	r3, [r7, #64]	; 0x40
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	00da      	lsls	r2, r3, #3
 8002da0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002da2:	4413      	add	r3, r2
 8002da4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002da8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002daa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002db0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	6959      	ldr	r1, [r3, #20]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	895a      	ldrh	r2, [r3, #10]
 8002dbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	f003 fa1c 	bl	80061fe <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	881b      	ldrh	r3, [r3, #0]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002de0:	82bb      	strh	r3, [r7, #20]
 8002de2:	8abb      	ldrh	r3, [r7, #20]
 8002de4:	f083 0310 	eor.w	r3, r3, #16
 8002de8:	82bb      	strh	r3, [r7, #20]
 8002dea:	8abb      	ldrh	r3, [r7, #20]
 8002dec:	f083 0320 	eor.w	r3, r3, #32
 8002df0:	82bb      	strh	r3, [r7, #20]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	461a      	mov	r2, r3
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	441a      	add	r2, r3
 8002e00:	8abb      	ldrh	r3, [r7, #20]
 8002e02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3750      	adds	r7, #80	; 0x50
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	1d3b      	adds	r3, r7, #4
 8002e2a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e2c:	1d3b      	adds	r3, r7, #4
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d102      	bne.n	8002e3a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	f000 bf01 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e3a:	1d3b      	adds	r3, r7, #4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 8160 	beq.w	800310a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e4a:	4bae      	ldr	r3, [pc, #696]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d00c      	beq.n	8002e70 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e56:	4bab      	ldr	r3, [pc, #684]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f003 030c 	and.w	r3, r3, #12
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d159      	bne.n	8002f16 <HAL_RCC_OscConfig+0xf6>
 8002e62:	4ba8      	ldr	r3, [pc, #672]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002e6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e6e:	d152      	bne.n	8002f16 <HAL_RCC_OscConfig+0xf6>
 8002e70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e74:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e78:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002e7c:	fa93 f3a3 	rbit	r3, r3
 8002e80:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8002e84:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e88:	fab3 f383 	clz	r3, r3
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	095b      	lsrs	r3, r3, #5
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	f043 0301 	orr.w	r3, r3, #1
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d102      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x82>
 8002e9c:	4b99      	ldr	r3, [pc, #612]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	e015      	b.n	8002ece <HAL_RCC_OscConfig+0xae>
 8002ea2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ea6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002eb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eba:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002ebe:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002ec2:	fa93 f3a3 	rbit	r3, r3
 8002ec6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002eca:	4b8e      	ldr	r3, [pc, #568]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ed2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002ed6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002eda:	fa92 f2a2 	rbit	r2, r2
 8002ede:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002ee2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002ee6:	fab2 f282 	clz	r2, r2
 8002eea:	b2d2      	uxtb	r2, r2
 8002eec:	f042 0220 	orr.w	r2, r2, #32
 8002ef0:	b2d2      	uxtb	r2, r2
 8002ef2:	f002 021f 	and.w	r2, r2, #31
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8102 	beq.w	8003108 <HAL_RCC_OscConfig+0x2e8>
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f040 80fc 	bne.w	8003108 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	f000 be93 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f16:	1d3b      	adds	r3, r7, #4
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f20:	d106      	bne.n	8002f30 <HAL_RCC_OscConfig+0x110>
 8002f22:	4b78      	ldr	r3, [pc, #480]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a77      	ldr	r2, [pc, #476]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e030      	b.n	8002f92 <HAL_RCC_OscConfig+0x172>
 8002f30:	1d3b      	adds	r3, r7, #4
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCC_OscConfig+0x134>
 8002f3a:	4b72      	ldr	r3, [pc, #456]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a71      	ldr	r2, [pc, #452]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	4b6f      	ldr	r3, [pc, #444]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a6e      	ldr	r2, [pc, #440]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	e01e      	b.n	8002f92 <HAL_RCC_OscConfig+0x172>
 8002f54:	1d3b      	adds	r3, r7, #4
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f5e:	d10c      	bne.n	8002f7a <HAL_RCC_OscConfig+0x15a>
 8002f60:	4b68      	ldr	r3, [pc, #416]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a67      	ldr	r2, [pc, #412]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	4b65      	ldr	r3, [pc, #404]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a64      	ldr	r2, [pc, #400]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	e00b      	b.n	8002f92 <HAL_RCC_OscConfig+0x172>
 8002f7a:	4b62      	ldr	r3, [pc, #392]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a61      	ldr	r2, [pc, #388]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b5f      	ldr	r3, [pc, #380]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a5e      	ldr	r2, [pc, #376]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002f8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f90:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f92:	1d3b      	adds	r3, r7, #4
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d059      	beq.n	8003050 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9c:	f7fd fe92 	bl	8000cc4 <HAL_GetTick>
 8002fa0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa4:	e00a      	b.n	8002fbc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fa6:	f7fd fe8d 	bl	8000cc4 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d902      	bls.n	8002fbc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	f000 be40 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8002fbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fc0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002fc8:	fa93 f3a3 	rbit	r3, r3
 8002fcc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002fd0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd4:	fab3 f383 	clz	r3, r3
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	095b      	lsrs	r3, r3, #5
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d102      	bne.n	8002fee <HAL_RCC_OscConfig+0x1ce>
 8002fe8:	4b46      	ldr	r3, [pc, #280]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	e015      	b.n	800301a <HAL_RCC_OscConfig+0x1fa>
 8002fee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ff2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002ffa:	fa93 f3a3 	rbit	r3, r3
 8002ffe:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003002:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003006:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800300a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800300e:	fa93 f3a3 	rbit	r3, r3
 8003012:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003016:	4b3b      	ldr	r3, [pc, #236]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800301e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003022:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003026:	fa92 f2a2 	rbit	r2, r2
 800302a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800302e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003032:	fab2 f282 	clz	r2, r2
 8003036:	b2d2      	uxtb	r2, r2
 8003038:	f042 0220 	orr.w	r2, r2, #32
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	f002 021f 	and.w	r2, r2, #31
 8003042:	2101      	movs	r1, #1
 8003044:	fa01 f202 	lsl.w	r2, r1, r2
 8003048:	4013      	ands	r3, r2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0ab      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x186>
 800304e:	e05c      	b.n	800310a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003050:	f7fd fe38 	bl	8000cc4 <HAL_GetTick>
 8003054:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003058:	e00a      	b.n	8003070 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800305a:	f7fd fe33 	bl	8000cc4 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b64      	cmp	r3, #100	; 0x64
 8003068:	d902      	bls.n	8003070 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	f000 bde6 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8003070:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003074:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003078:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003084:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003088:	fab3 f383 	clz	r3, r3
 800308c:	b2db      	uxtb	r3, r3
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	b2db      	uxtb	r3, r3
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b01      	cmp	r3, #1
 800309a:	d102      	bne.n	80030a2 <HAL_RCC_OscConfig+0x282>
 800309c:	4b19      	ldr	r3, [pc, #100]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	e015      	b.n	80030ce <HAL_RCC_OscConfig+0x2ae>
 80030a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030a6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030aa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80030ae:	fa93 f3a3 	rbit	r3, r3
 80030b2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80030b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030ba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80030be:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80030c2:	fa93 f3a3 	rbit	r3, r3
 80030c6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80030ca:	4b0e      	ldr	r3, [pc, #56]	; (8003104 <HAL_RCC_OscConfig+0x2e4>)
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030d2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80030d6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80030da:	fa92 f2a2 	rbit	r2, r2
 80030de:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80030e2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80030e6:	fab2 f282 	clz	r2, r2
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	f042 0220 	orr.w	r2, r2, #32
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	f002 021f 	and.w	r2, r2, #31
 80030f6:	2101      	movs	r1, #1
 80030f8:	fa01 f202 	lsl.w	r2, r1, r2
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1ab      	bne.n	800305a <HAL_RCC_OscConfig+0x23a>
 8003102:	e002      	b.n	800310a <HAL_RCC_OscConfig+0x2ea>
 8003104:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003108:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800310a:	1d3b      	adds	r3, r7, #4
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	f000 8170 	beq.w	80033fa <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800311a:	4bd0      	ldr	r3, [pc, #832]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00c      	beq.n	8003140 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003126:	4bcd      	ldr	r3, [pc, #820]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 030c 	and.w	r3, r3, #12
 800312e:	2b08      	cmp	r3, #8
 8003130:	d16d      	bne.n	800320e <HAL_RCC_OscConfig+0x3ee>
 8003132:	4bca      	ldr	r3, [pc, #808]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800313a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800313e:	d166      	bne.n	800320e <HAL_RCC_OscConfig+0x3ee>
 8003140:	2302      	movs	r3, #2
 8003142:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800314a:	fa93 f3a3 	rbit	r3, r3
 800314e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003152:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003156:	fab3 f383 	clz	r3, r3
 800315a:	b2db      	uxtb	r3, r3
 800315c:	095b      	lsrs	r3, r3, #5
 800315e:	b2db      	uxtb	r3, r3
 8003160:	f043 0301 	orr.w	r3, r3, #1
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b01      	cmp	r3, #1
 8003168:	d102      	bne.n	8003170 <HAL_RCC_OscConfig+0x350>
 800316a:	4bbc      	ldr	r3, [pc, #752]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	e013      	b.n	8003198 <HAL_RCC_OscConfig+0x378>
 8003170:	2302      	movs	r3, #2
 8003172:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003176:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800317a:	fa93 f3a3 	rbit	r3, r3
 800317e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003182:	2302      	movs	r3, #2
 8003184:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003188:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800318c:	fa93 f3a3 	rbit	r3, r3
 8003190:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003194:	4bb1      	ldr	r3, [pc, #708]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 8003196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003198:	2202      	movs	r2, #2
 800319a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800319e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80031a2:	fa92 f2a2 	rbit	r2, r2
 80031a6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80031aa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80031ae:	fab2 f282 	clz	r2, r2
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	f042 0220 	orr.w	r2, r2, #32
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	f002 021f 	and.w	r2, r2, #31
 80031be:	2101      	movs	r1, #1
 80031c0:	fa01 f202 	lsl.w	r2, r1, r2
 80031c4:	4013      	ands	r3, r2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <HAL_RCC_OscConfig+0x3ba>
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d002      	beq.n	80031da <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	f000 bd31 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031da:	4ba0      	ldr	r3, [pc, #640]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031e2:	1d3b      	adds	r3, r7, #4
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	21f8      	movs	r1, #248	; 0xf8
 80031ea:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ee:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80031f2:	fa91 f1a1 	rbit	r1, r1
 80031f6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80031fa:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80031fe:	fab1 f181 	clz	r1, r1
 8003202:	b2c9      	uxtb	r1, r1
 8003204:	408b      	lsls	r3, r1
 8003206:	4995      	ldr	r1, [pc, #596]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 8003208:	4313      	orrs	r3, r2
 800320a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800320c:	e0f5      	b.n	80033fa <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800320e:	1d3b      	adds	r3, r7, #4
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 8085 	beq.w	8003324 <HAL_RCC_OscConfig+0x504>
 800321a:	2301      	movs	r3, #1
 800321c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003224:	fa93 f3a3 	rbit	r3, r3
 8003228:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800322c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003230:	fab3 f383 	clz	r3, r3
 8003234:	b2db      	uxtb	r3, r3
 8003236:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800323a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	461a      	mov	r2, r3
 8003242:	2301      	movs	r3, #1
 8003244:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003246:	f7fd fd3d 	bl	8000cc4 <HAL_GetTick>
 800324a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324e:	e00a      	b.n	8003266 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003250:	f7fd fd38 	bl	8000cc4 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d902      	bls.n	8003266 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	f000 bceb 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8003266:	2302      	movs	r3, #2
 8003268:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003270:	fa93 f3a3 	rbit	r3, r3
 8003274:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003278:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	b2db      	uxtb	r3, r3
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	d102      	bne.n	8003296 <HAL_RCC_OscConfig+0x476>
 8003290:	4b72      	ldr	r3, [pc, #456]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	e013      	b.n	80032be <HAL_RCC_OscConfig+0x49e>
 8003296:	2302      	movs	r3, #2
 8003298:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80032a8:	2302      	movs	r3, #2
 80032aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80032ae:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80032b2:	fa93 f3a3 	rbit	r3, r3
 80032b6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80032ba:	4b68      	ldr	r3, [pc, #416]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	2202      	movs	r2, #2
 80032c0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80032c4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80032c8:	fa92 f2a2 	rbit	r2, r2
 80032cc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80032d0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80032d4:	fab2 f282 	clz	r2, r2
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	f042 0220 	orr.w	r2, r2, #32
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	f002 021f 	and.w	r2, r2, #31
 80032e4:	2101      	movs	r1, #1
 80032e6:	fa01 f202 	lsl.w	r2, r1, r2
 80032ea:	4013      	ands	r3, r2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0af      	beq.n	8003250 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f0:	4b5a      	ldr	r3, [pc, #360]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032f8:	1d3b      	adds	r3, r7, #4
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	21f8      	movs	r1, #248	; 0xf8
 8003300:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003304:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003308:	fa91 f1a1 	rbit	r1, r1
 800330c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003310:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003314:	fab1 f181 	clz	r1, r1
 8003318:	b2c9      	uxtb	r1, r1
 800331a:	408b      	lsls	r3, r1
 800331c:	494f      	ldr	r1, [pc, #316]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]
 8003322:	e06a      	b.n	80033fa <HAL_RCC_OscConfig+0x5da>
 8003324:	2301      	movs	r3, #1
 8003326:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800332e:	fa93 f3a3 	rbit	r3, r3
 8003332:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003336:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800333a:	fab3 f383 	clz	r3, r3
 800333e:	b2db      	uxtb	r3, r3
 8003340:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003344:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	461a      	mov	r2, r3
 800334c:	2300      	movs	r3, #0
 800334e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7fd fcb8 	bl	8000cc4 <HAL_GetTick>
 8003354:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003358:	e00a      	b.n	8003370 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800335a:	f7fd fcb3 	bl	8000cc4 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d902      	bls.n	8003370 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	f000 bc66 	b.w	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8003370:	2302      	movs	r3, #2
 8003372:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003376:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800337a:	fa93 f3a3 	rbit	r3, r3
 800337e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003382:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003386:	fab3 f383 	clz	r3, r3
 800338a:	b2db      	uxtb	r3, r3
 800338c:	095b      	lsrs	r3, r3, #5
 800338e:	b2db      	uxtb	r3, r3
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b01      	cmp	r3, #1
 8003398:	d102      	bne.n	80033a0 <HAL_RCC_OscConfig+0x580>
 800339a:	4b30      	ldr	r3, [pc, #192]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	e013      	b.n	80033c8 <HAL_RCC_OscConfig+0x5a8>
 80033a0:	2302      	movs	r3, #2
 80033a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80033aa:	fa93 f3a3 	rbit	r3, r3
 80033ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80033b2:	2302      	movs	r3, #2
 80033b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80033b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80033bc:	fa93 f3a3 	rbit	r3, r3
 80033c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80033c4:	4b25      	ldr	r3, [pc, #148]	; (800345c <HAL_RCC_OscConfig+0x63c>)
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	2202      	movs	r2, #2
 80033ca:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80033ce:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80033d2:	fa92 f2a2 	rbit	r2, r2
 80033d6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80033da:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80033de:	fab2 f282 	clz	r2, r2
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	f042 0220 	orr.w	r2, r2, #32
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	f002 021f 	and.w	r2, r2, #31
 80033ee:	2101      	movs	r1, #1
 80033f0:	fa01 f202 	lsl.w	r2, r1, r2
 80033f4:	4013      	ands	r3, r2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1af      	bne.n	800335a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033fa:	1d3b      	adds	r3, r7, #4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0308 	and.w	r3, r3, #8
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 80da 	beq.w	80035be <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800340a:	1d3b      	adds	r3, r7, #4
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d069      	beq.n	80034e8 <HAL_RCC_OscConfig+0x6c8>
 8003414:	2301      	movs	r3, #1
 8003416:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800341e:	fa93 f3a3 	rbit	r3, r3
 8003422:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003426:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800342a:	fab3 f383 	clz	r3, r3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	461a      	mov	r2, r3
 8003432:	4b0b      	ldr	r3, [pc, #44]	; (8003460 <HAL_RCC_OscConfig+0x640>)
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	461a      	mov	r2, r3
 800343a:	2301      	movs	r3, #1
 800343c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343e:	f7fd fc41 	bl	8000cc4 <HAL_GetTick>
 8003442:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003446:	e00d      	b.n	8003464 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003448:	f7fd fc3c 	bl	8000cc4 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d905      	bls.n	8003464 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e3ef      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 800345c:	40021000 	.word	0x40021000
 8003460:	10908120 	.word	0x10908120
 8003464:	2302      	movs	r3, #2
 8003466:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800346e:	fa93 f2a3 	rbit	r2, r3
 8003472:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800347c:	2202      	movs	r2, #2
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	fa93 f2a3 	rbit	r2, r3
 800348a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003494:	2202      	movs	r2, #2
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	fa93 f2a3 	rbit	r2, r3
 80034a2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80034a6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034a8:	4ba4      	ldr	r3, [pc, #656]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80034aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034ac:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80034b0:	2102      	movs	r1, #2
 80034b2:	6019      	str	r1, [r3, #0]
 80034b4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	fa93 f1a3 	rbit	r1, r3
 80034be:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80034c2:	6019      	str	r1, [r3, #0]
  return result;
 80034c4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	fab3 f383 	clz	r3, r3
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	2101      	movs	r1, #1
 80034dc:	fa01 f303 	lsl.w	r3, r1, r3
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0b0      	beq.n	8003448 <HAL_RCC_OscConfig+0x628>
 80034e6:	e06a      	b.n	80035be <HAL_RCC_OscConfig+0x79e>
 80034e8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80034ec:	2201      	movs	r2, #1
 80034ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	fa93 f2a3 	rbit	r2, r3
 80034fa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80034fe:	601a      	str	r2, [r3, #0]
  return result;
 8003500:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003504:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003506:	fab3 f383 	clz	r3, r3
 800350a:	b2db      	uxtb	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	4b8c      	ldr	r3, [pc, #560]	; (8003740 <HAL_RCC_OscConfig+0x920>)
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	461a      	mov	r2, r3
 8003516:	2300      	movs	r3, #0
 8003518:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800351a:	f7fd fbd3 	bl	8000cc4 <HAL_GetTick>
 800351e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003522:	e009      	b.n	8003538 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003524:	f7fd fbce 	bl	8000cc4 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e381      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8003538:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800353c:	2202      	movs	r2, #2
 800353e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003540:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	fa93 f2a3 	rbit	r2, r3
 800354a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003554:	2202      	movs	r2, #2
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	fa93 f2a3 	rbit	r2, r3
 8003562:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800356c:	2202      	movs	r2, #2
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	fa93 f2a3 	rbit	r2, r3
 800357a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800357e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003580:	4b6e      	ldr	r3, [pc, #440]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003582:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003584:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003588:	2102      	movs	r1, #2
 800358a:	6019      	str	r1, [r3, #0]
 800358c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	fa93 f1a3 	rbit	r1, r3
 8003596:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800359a:	6019      	str	r1, [r3, #0]
  return result;
 800359c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	fab3 f383 	clz	r3, r3
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f003 031f 	and.w	r3, r3, #31
 80035b2:	2101      	movs	r1, #1
 80035b4:	fa01 f303 	lsl.w	r3, r1, r3
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1b2      	bne.n	8003524 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035be:	1d3b      	adds	r3, r7, #4
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 8157 	beq.w	800387c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ce:	2300      	movs	r3, #0
 80035d0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035d4:	4b59      	ldr	r3, [pc, #356]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d112      	bne.n	8003606 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035e0:	4b56      	ldr	r3, [pc, #344]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	4a55      	ldr	r2, [pc, #340]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80035e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ea:	61d3      	str	r3, [r2, #28]
 80035ec:	4b53      	ldr	r3, [pc, #332]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80035f4:	f107 030c 	add.w	r3, r7, #12
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	f107 030c 	add.w	r3, r7, #12
 80035fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003600:	2301      	movs	r3, #1
 8003602:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003606:	4b4f      	ldr	r3, [pc, #316]	; (8003744 <HAL_RCC_OscConfig+0x924>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360e:	2b00      	cmp	r3, #0
 8003610:	d11a      	bne.n	8003648 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003612:	4b4c      	ldr	r3, [pc, #304]	; (8003744 <HAL_RCC_OscConfig+0x924>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a4b      	ldr	r2, [pc, #300]	; (8003744 <HAL_RCC_OscConfig+0x924>)
 8003618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800361c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800361e:	f7fd fb51 	bl	8000cc4 <HAL_GetTick>
 8003622:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003626:	e009      	b.n	800363c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003628:	f7fd fb4c 	bl	8000cc4 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	2b64      	cmp	r3, #100	; 0x64
 8003636:	d901      	bls.n	800363c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e2ff      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363c:	4b41      	ldr	r3, [pc, #260]	; (8003744 <HAL_RCC_OscConfig+0x924>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003644:	2b00      	cmp	r3, #0
 8003646:	d0ef      	beq.n	8003628 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003648:	1d3b      	adds	r3, r7, #4
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d106      	bne.n	8003660 <HAL_RCC_OscConfig+0x840>
 8003652:	4b3a      	ldr	r3, [pc, #232]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	4a39      	ldr	r2, [pc, #228]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	6213      	str	r3, [r2, #32]
 800365e:	e02f      	b.n	80036c0 <HAL_RCC_OscConfig+0x8a0>
 8003660:	1d3b      	adds	r3, r7, #4
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10c      	bne.n	8003684 <HAL_RCC_OscConfig+0x864>
 800366a:	4b34      	ldr	r3, [pc, #208]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	4a33      	ldr	r2, [pc, #204]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003670:	f023 0301 	bic.w	r3, r3, #1
 8003674:	6213      	str	r3, [r2, #32]
 8003676:	4b31      	ldr	r3, [pc, #196]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	4a30      	ldr	r2, [pc, #192]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 800367c:	f023 0304 	bic.w	r3, r3, #4
 8003680:	6213      	str	r3, [r2, #32]
 8003682:	e01d      	b.n	80036c0 <HAL_RCC_OscConfig+0x8a0>
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	2b05      	cmp	r3, #5
 800368c:	d10c      	bne.n	80036a8 <HAL_RCC_OscConfig+0x888>
 800368e:	4b2b      	ldr	r3, [pc, #172]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003690:	6a1b      	ldr	r3, [r3, #32]
 8003692:	4a2a      	ldr	r2, [pc, #168]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003694:	f043 0304 	orr.w	r3, r3, #4
 8003698:	6213      	str	r3, [r2, #32]
 800369a:	4b28      	ldr	r3, [pc, #160]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	4a27      	ldr	r2, [pc, #156]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	6213      	str	r3, [r2, #32]
 80036a6:	e00b      	b.n	80036c0 <HAL_RCC_OscConfig+0x8a0>
 80036a8:	4b24      	ldr	r3, [pc, #144]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	4a23      	ldr	r2, [pc, #140]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80036ae:	f023 0301 	bic.w	r3, r3, #1
 80036b2:	6213      	str	r3, [r2, #32]
 80036b4:	4b21      	ldr	r3, [pc, #132]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	4a20      	ldr	r2, [pc, #128]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 80036ba:	f023 0304 	bic.w	r3, r3, #4
 80036be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036c0:	1d3b      	adds	r3, r7, #4
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d06a      	beq.n	80037a0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ca:	f7fd fafb 	bl	8000cc4 <HAL_GetTick>
 80036ce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d2:	e00b      	b.n	80036ec <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036d4:	f7fd faf6 	bl	8000cc4 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e2a7      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 80036ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80036f0:	2202      	movs	r2, #2
 80036f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	fa93 f2a3 	rbit	r2, r3
 80036fe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003708:	2202      	movs	r2, #2
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	fa93 f2a3 	rbit	r2, r3
 8003716:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800371a:	601a      	str	r2, [r3, #0]
  return result;
 800371c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003720:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003722:	fab3 f383 	clz	r3, r3
 8003726:	b2db      	uxtb	r3, r3
 8003728:	095b      	lsrs	r3, r3, #5
 800372a:	b2db      	uxtb	r3, r3
 800372c:	f043 0302 	orr.w	r3, r3, #2
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b02      	cmp	r3, #2
 8003734:	d108      	bne.n	8003748 <HAL_RCC_OscConfig+0x928>
 8003736:	4b01      	ldr	r3, [pc, #4]	; (800373c <HAL_RCC_OscConfig+0x91c>)
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	e013      	b.n	8003764 <HAL_RCC_OscConfig+0x944>
 800373c:	40021000 	.word	0x40021000
 8003740:	10908120 	.word	0x10908120
 8003744:	40007000 	.word	0x40007000
 8003748:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800374c:	2202      	movs	r2, #2
 800374e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003750:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	fa93 f2a3 	rbit	r2, r3
 800375a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	4bc0      	ldr	r3, [pc, #768]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003768:	2102      	movs	r1, #2
 800376a:	6011      	str	r1, [r2, #0]
 800376c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003770:	6812      	ldr	r2, [r2, #0]
 8003772:	fa92 f1a2 	rbit	r1, r2
 8003776:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800377a:	6011      	str	r1, [r2, #0]
  return result;
 800377c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	fab2 f282 	clz	r2, r2
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	f002 021f 	and.w	r2, r2, #31
 8003792:	2101      	movs	r1, #1
 8003794:	fa01 f202 	lsl.w	r2, r1, r2
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d09a      	beq.n	80036d4 <HAL_RCC_OscConfig+0x8b4>
 800379e:	e063      	b.n	8003868 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a0:	f7fd fa90 	bl	8000cc4 <HAL_GetTick>
 80037a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a8:	e00b      	b.n	80037c2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037aa:	f7fd fa8b 	bl	8000cc4 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e23c      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 80037c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80037c6:	2202      	movs	r2, #2
 80037c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	fa93 f2a3 	rbit	r2, r3
 80037d4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80037de:	2202      	movs	r2, #2
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	fa93 f2a3 	rbit	r2, r3
 80037ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80037f0:	601a      	str	r2, [r3, #0]
  return result;
 80037f2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80037f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	095b      	lsrs	r3, r3, #5
 8003800:	b2db      	uxtb	r3, r3
 8003802:	f043 0302 	orr.w	r3, r3, #2
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d102      	bne.n	8003812 <HAL_RCC_OscConfig+0x9f2>
 800380c:	4b95      	ldr	r3, [pc, #596]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	e00d      	b.n	800382e <HAL_RCC_OscConfig+0xa0e>
 8003812:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003816:	2202      	movs	r2, #2
 8003818:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	fa93 f2a3 	rbit	r2, r3
 8003824:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	4b8e      	ldr	r3, [pc, #568]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8003832:	2102      	movs	r1, #2
 8003834:	6011      	str	r1, [r2, #0]
 8003836:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	fa92 f1a2 	rbit	r1, r2
 8003840:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003844:	6011      	str	r1, [r2, #0]
  return result;
 8003846:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800384a:	6812      	ldr	r2, [r2, #0]
 800384c:	fab2 f282 	clz	r2, r2
 8003850:	b2d2      	uxtb	r2, r2
 8003852:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	f002 021f 	and.w	r2, r2, #31
 800385c:	2101      	movs	r1, #1
 800385e:	fa01 f202 	lsl.w	r2, r1, r2
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1a0      	bne.n	80037aa <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003868:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800386c:	2b01      	cmp	r3, #1
 800386e:	d105      	bne.n	800387c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003870:	4b7c      	ldr	r3, [pc, #496]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	4a7b      	ldr	r2, [pc, #492]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 8003876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800387a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800387c:	1d3b      	adds	r3, r7, #4
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	2b00      	cmp	r3, #0
 8003884:	f000 81d9 	beq.w	8003c3a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003888:	4b76      	ldr	r3, [pc, #472]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f003 030c 	and.w	r3, r3, #12
 8003890:	2b08      	cmp	r3, #8
 8003892:	f000 81a6 	beq.w	8003be2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003896:	1d3b      	adds	r3, r7, #4
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	2b02      	cmp	r3, #2
 800389e:	f040 811e 	bne.w	8003ade <HAL_RCC_OscConfig+0xcbe>
 80038a2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80038a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80038aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ac:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	fa93 f2a3 	rbit	r2, r3
 80038b6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80038ba:	601a      	str	r2, [r3, #0]
  return result;
 80038bc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80038c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c2:	fab3 f383 	clz	r3, r3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80038cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	461a      	mov	r2, r3
 80038d4:	2300      	movs	r3, #0
 80038d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d8:	f7fd f9f4 	bl	8000cc4 <HAL_GetTick>
 80038dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038e0:	e009      	b.n	80038f6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e2:	f7fd f9ef 	bl	8000cc4 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e1a2      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 80038f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80038fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003900:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	fa93 f2a3 	rbit	r2, r3
 800390a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800390e:	601a      	str	r2, [r3, #0]
  return result;
 8003910:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003914:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003916:	fab3 f383 	clz	r3, r3
 800391a:	b2db      	uxtb	r3, r3
 800391c:	095b      	lsrs	r3, r3, #5
 800391e:	b2db      	uxtb	r3, r3
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b01      	cmp	r3, #1
 8003928:	d102      	bne.n	8003930 <HAL_RCC_OscConfig+0xb10>
 800392a:	4b4e      	ldr	r3, [pc, #312]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	e01b      	b.n	8003968 <HAL_RCC_OscConfig+0xb48>
 8003930:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003934:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003938:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	fa93 f2a3 	rbit	r2, r3
 8003944:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003948:	601a      	str	r2, [r3, #0]
 800394a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800394e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	fa93 f2a3 	rbit	r2, r3
 800395e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	4b3f      	ldr	r3, [pc, #252]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800396c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003970:	6011      	str	r1, [r2, #0]
 8003972:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	fa92 f1a2 	rbit	r1, r2
 800397c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003980:	6011      	str	r1, [r2, #0]
  return result;
 8003982:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	fab2 f282 	clz	r2, r2
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	f042 0220 	orr.w	r2, r2, #32
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	f002 021f 	and.w	r2, r2, #31
 8003998:	2101      	movs	r1, #1
 800399a:	fa01 f202 	lsl.w	r2, r1, r2
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d19e      	bne.n	80038e2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039a4:	4b2f      	ldr	r3, [pc, #188]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	f023 020f 	bic.w	r2, r3, #15
 80039ac:	1d3b      	adds	r3, r7, #4
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b2:	492c      	ldr	r1, [pc, #176]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80039b8:	4b2a      	ldr	r3, [pc, #168]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6a19      	ldr	r1, [r3, #32]
 80039c6:	1d3b      	adds	r3, r7, #4
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	430b      	orrs	r3, r1
 80039ce:	4925      	ldr	r1, [pc, #148]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	604b      	str	r3, [r1, #4]
 80039d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80039d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80039dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039de:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	fa93 f2a3 	rbit	r2, r3
 80039e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80039ec:	601a      	str	r2, [r3, #0]
  return result;
 80039ee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80039f2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f4:	fab3 f383 	clz	r3, r3
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80039fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	461a      	mov	r2, r3
 8003a06:	2301      	movs	r3, #1
 8003a08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a0a:	f7fd f95b 	bl	8000cc4 <HAL_GetTick>
 8003a0e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a12:	e009      	b.n	8003a28 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a14:	f7fd f956 	bl	8000cc4 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e109      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8003a28:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a32:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	fa93 f2a3 	rbit	r2, r3
 8003a3c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003a40:	601a      	str	r2, [r3, #0]
  return result;
 8003a42:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003a46:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a48:	fab3 f383 	clz	r3, r3
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	f043 0301 	orr.w	r3, r3, #1
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d105      	bne.n	8003a68 <HAL_RCC_OscConfig+0xc48>
 8003a5c:	4b01      	ldr	r3, [pc, #4]	; (8003a64 <HAL_RCC_OscConfig+0xc44>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	e01e      	b.n	8003aa0 <HAL_RCC_OscConfig+0xc80>
 8003a62:	bf00      	nop
 8003a64:	40021000 	.word	0x40021000
 8003a68:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003a6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	fa93 f2a3 	rbit	r2, r3
 8003a7c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	fa93 f2a3 	rbit	r2, r3
 8003a96:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	4b6a      	ldr	r3, [pc, #424]	; (8003c48 <HAL_RCC_OscConfig+0xe28>)
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003aa4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003aa8:	6011      	str	r1, [r2, #0]
 8003aaa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003aae:	6812      	ldr	r2, [r2, #0]
 8003ab0:	fa92 f1a2 	rbit	r1, r2
 8003ab4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003ab8:	6011      	str	r1, [r2, #0]
  return result;
 8003aba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003abe:	6812      	ldr	r2, [r2, #0]
 8003ac0:	fab2 f282 	clz	r2, r2
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	f042 0220 	orr.w	r2, r2, #32
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	f002 021f 	and.w	r2, r2, #31
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d09b      	beq.n	8003a14 <HAL_RCC_OscConfig+0xbf4>
 8003adc:	e0ad      	b.n	8003c3a <HAL_RCC_OscConfig+0xe1a>
 8003ade:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003ae2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003ae6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	fa93 f2a3 	rbit	r2, r3
 8003af2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003af6:	601a      	str	r2, [r3, #0]
  return result;
 8003af8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003afc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afe:	fab3 f383 	clz	r3, r3
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003b08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	461a      	mov	r2, r3
 8003b10:	2300      	movs	r3, #0
 8003b12:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b14:	f7fd f8d6 	bl	8000cc4 <HAL_GetTick>
 8003b18:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b1c:	e009      	b.n	8003b32 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b1e:	f7fd f8d1 	bl	8000cc4 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e084      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
 8003b32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	fa93 f2a3 	rbit	r2, r3
 8003b46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b4a:	601a      	str	r2, [r3, #0]
  return result;
 8003b4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b52:	fab3 f383 	clz	r3, r3
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	095b      	lsrs	r3, r3, #5
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d102      	bne.n	8003b6c <HAL_RCC_OscConfig+0xd4c>
 8003b66:	4b38      	ldr	r3, [pc, #224]	; (8003c48 <HAL_RCC_OscConfig+0xe28>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	e01b      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd84>
 8003b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	fa93 f2a3 	rbit	r2, r3
 8003b80:	f107 0320 	add.w	r3, r7, #32
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	f107 031c 	add.w	r3, r7, #28
 8003b8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	f107 031c 	add.w	r3, r7, #28
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	fa93 f2a3 	rbit	r2, r3
 8003b9a:	f107 0318 	add.w	r3, r7, #24
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	4b29      	ldr	r3, [pc, #164]	; (8003c48 <HAL_RCC_OscConfig+0xe28>)
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	f107 0214 	add.w	r2, r7, #20
 8003ba8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003bac:	6011      	str	r1, [r2, #0]
 8003bae:	f107 0214 	add.w	r2, r7, #20
 8003bb2:	6812      	ldr	r2, [r2, #0]
 8003bb4:	fa92 f1a2 	rbit	r1, r2
 8003bb8:	f107 0210 	add.w	r2, r7, #16
 8003bbc:	6011      	str	r1, [r2, #0]
  return result;
 8003bbe:	f107 0210 	add.w	r2, r7, #16
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	fab2 f282 	clz	r2, r2
 8003bc8:	b2d2      	uxtb	r2, r2
 8003bca:	f042 0220 	orr.w	r2, r2, #32
 8003bce:	b2d2      	uxtb	r2, r2
 8003bd0:	f002 021f 	and.w	r2, r2, #31
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8003bda:	4013      	ands	r3, r2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d19e      	bne.n	8003b1e <HAL_RCC_OscConfig+0xcfe>
 8003be0:	e02b      	b.n	8003c3a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003be2:	1d3b      	adds	r3, r7, #4
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e025      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003bf0:	4b15      	ldr	r3, [pc, #84]	; (8003c48 <HAL_RCC_OscConfig+0xe28>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003bf8:	4b13      	ldr	r3, [pc, #76]	; (8003c48 <HAL_RCC_OscConfig+0xe28>)
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003c00:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003c04:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003c08:	1d3b      	adds	r3, r7, #4
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d111      	bne.n	8003c36 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003c12:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003c16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c1a:	1d3b      	adds	r3, r7, #4
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d108      	bne.n	8003c36 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003c24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c28:	f003 020f 	and.w	r2, r3, #15
 8003c2c:	1d3b      	adds	r3, r7, #4
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d001      	beq.n	8003c3a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	40021000 	.word	0x40021000

08003c4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b09e      	sub	sp, #120	; 0x78
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e162      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c64:	4b90      	ldr	r3, [pc, #576]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0307 	and.w	r3, r3, #7
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d910      	bls.n	8003c94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c72:	4b8d      	ldr	r3, [pc, #564]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f023 0207 	bic.w	r2, r3, #7
 8003c7a:	498b      	ldr	r1, [pc, #556]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c82:	4b89      	ldr	r3, [pc, #548]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e14a      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ca0:	4b82      	ldr	r3, [pc, #520]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	497f      	ldr	r1, [pc, #508]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 80dc 	beq.w	8003e78 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d13c      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xf6>
 8003cc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ccc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cd0:	fa93 f3a3 	rbit	r3, r3
 8003cd4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003cd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cd8:	fab3 f383 	clz	r3, r3
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	095b      	lsrs	r3, r3, #5
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	f043 0301 	orr.w	r3, r3, #1
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d102      	bne.n	8003cf2 <HAL_RCC_ClockConfig+0xa6>
 8003cec:	4b6f      	ldr	r3, [pc, #444]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	e00f      	b.n	8003d12 <HAL_RCC_ClockConfig+0xc6>
 8003cf2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cf6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003cfa:	fa93 f3a3 	rbit	r3, r3
 8003cfe:	667b      	str	r3, [r7, #100]	; 0x64
 8003d00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d04:	663b      	str	r3, [r7, #96]	; 0x60
 8003d06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d08:	fa93 f3a3 	rbit	r3, r3
 8003d0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d0e:	4b67      	ldr	r3, [pc, #412]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d16:	65ba      	str	r2, [r7, #88]	; 0x58
 8003d18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d1a:	fa92 f2a2 	rbit	r2, r2
 8003d1e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003d20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d22:	fab2 f282 	clz	r2, r2
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	f042 0220 	orr.w	r2, r2, #32
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	f002 021f 	and.w	r2, r2, #31
 8003d32:	2101      	movs	r1, #1
 8003d34:	fa01 f202 	lsl.w	r2, r1, r2
 8003d38:	4013      	ands	r3, r2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d17b      	bne.n	8003e36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e0f3      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d13c      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0x178>
 8003d4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d4e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003d58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d5a:	fab3 f383 	clz	r3, r3
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	095b      	lsrs	r3, r3, #5
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f043 0301 	orr.w	r3, r3, #1
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d102      	bne.n	8003d74 <HAL_RCC_ClockConfig+0x128>
 8003d6e:	4b4f      	ldr	r3, [pc, #316]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	e00f      	b.n	8003d94 <HAL_RCC_ClockConfig+0x148>
 8003d74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d78:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d7c:	fa93 f3a3 	rbit	r3, r3
 8003d80:	647b      	str	r3, [r7, #68]	; 0x44
 8003d82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d86:	643b      	str	r3, [r7, #64]	; 0x40
 8003d88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d8a:	fa93 f3a3 	rbit	r3, r3
 8003d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d90:	4b46      	ldr	r3, [pc, #280]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d98:	63ba      	str	r2, [r7, #56]	; 0x38
 8003d9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d9c:	fa92 f2a2 	rbit	r2, r2
 8003da0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003da2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003da4:	fab2 f282 	clz	r2, r2
 8003da8:	b2d2      	uxtb	r2, r2
 8003daa:	f042 0220 	orr.w	r2, r2, #32
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	f002 021f 	and.w	r2, r2, #31
 8003db4:	2101      	movs	r1, #1
 8003db6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d13a      	bne.n	8003e36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e0b2      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dca:	fa93 f3a3 	rbit	r3, r3
 8003dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd2:	fab3 f383 	clz	r3, r3
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	095b      	lsrs	r3, r3, #5
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d102      	bne.n	8003dec <HAL_RCC_ClockConfig+0x1a0>
 8003de6:	4b31      	ldr	r3, [pc, #196]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	e00d      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1bc>
 8003dec:	2302      	movs	r3, #2
 8003dee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df2:	fa93 f3a3 	rbit	r3, r3
 8003df6:	627b      	str	r3, [r7, #36]	; 0x24
 8003df8:	2302      	movs	r3, #2
 8003dfa:	623b      	str	r3, [r7, #32]
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	fa93 f3a3 	rbit	r3, r3
 8003e02:	61fb      	str	r3, [r7, #28]
 8003e04:	4b29      	ldr	r3, [pc, #164]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	2202      	movs	r2, #2
 8003e0a:	61ba      	str	r2, [r7, #24]
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	fa92 f2a2 	rbit	r2, r2
 8003e12:	617a      	str	r2, [r7, #20]
  return result;
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	fab2 f282 	clz	r2, r2
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	f042 0220 	orr.w	r2, r2, #32
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	f002 021f 	and.w	r2, r2, #31
 8003e26:	2101      	movs	r1, #1
 8003e28:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e079      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e36:	4b1d      	ldr	r3, [pc, #116]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f023 0203 	bic.w	r2, r3, #3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	491a      	ldr	r1, [pc, #104]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e48:	f7fc ff3c 	bl	8000cc4 <HAL_GetTick>
 8003e4c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4e:	e00a      	b.n	8003e66 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e50:	f7fc ff38 	bl	8000cc4 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e061      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	4b11      	ldr	r3, [pc, #68]	; (8003eac <HAL_RCC_ClockConfig+0x260>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 020c 	and.w	r2, r3, #12
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d1eb      	bne.n	8003e50 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e78:	4b0b      	ldr	r3, [pc, #44]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d214      	bcs.n	8003eb0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b08      	ldr	r3, [pc, #32]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f023 0207 	bic.w	r2, r3, #7
 8003e8e:	4906      	ldr	r1, [pc, #24]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e96:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <HAL_RCC_ClockConfig+0x25c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d005      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e040      	b.n	8003f2a <HAL_RCC_ClockConfig+0x2de>
 8003ea8:	40022000 	.word	0x40022000
 8003eac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d008      	beq.n	8003ece <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ebc:	4b1d      	ldr	r3, [pc, #116]	; (8003f34 <HAL_RCC_ClockConfig+0x2e8>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	491a      	ldr	r1, [pc, #104]	; (8003f34 <HAL_RCC_ClockConfig+0x2e8>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d009      	beq.n	8003eee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eda:	4b16      	ldr	r3, [pc, #88]	; (8003f34 <HAL_RCC_ClockConfig+0x2e8>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	4912      	ldr	r1, [pc, #72]	; (8003f34 <HAL_RCC_ClockConfig+0x2e8>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003eee:	f000 f829 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8003ef2:	4601      	mov	r1, r0
 8003ef4:	4b0f      	ldr	r3, [pc, #60]	; (8003f34 <HAL_RCC_ClockConfig+0x2e8>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003efc:	22f0      	movs	r2, #240	; 0xf0
 8003efe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	fa92 f2a2 	rbit	r2, r2
 8003f06:	60fa      	str	r2, [r7, #12]
  return result;
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	fab2 f282 	clz	r2, r2
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	40d3      	lsrs	r3, r2
 8003f12:	4a09      	ldr	r2, [pc, #36]	; (8003f38 <HAL_RCC_ClockConfig+0x2ec>)
 8003f14:	5cd3      	ldrb	r3, [r2, r3]
 8003f16:	fa21 f303 	lsr.w	r3, r1, r3
 8003f1a:	4a08      	ldr	r2, [pc, #32]	; (8003f3c <HAL_RCC_ClockConfig+0x2f0>)
 8003f1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003f1e:	4b08      	ldr	r3, [pc, #32]	; (8003f40 <HAL_RCC_ClockConfig+0x2f4>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fc fe8a 	bl	8000c3c <HAL_InitTick>
  
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3778      	adds	r7, #120	; 0x78
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40021000 	.word	0x40021000
 8003f38:	08008018 	.word	0x08008018
 8003f3c:	20000000 	.word	0x20000000
 8003f40:	20000004 	.word	0x20000004

08003f44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b08b      	sub	sp, #44	; 0x2c
 8003f48:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	61fb      	str	r3, [r7, #28]
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	2300      	movs	r3, #0
 8003f54:	627b      	str	r3, [r7, #36]	; 0x24
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003f5e:	4b2a      	ldr	r3, [pc, #168]	; (8004008 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	f003 030c 	and.w	r3, r3, #12
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d002      	beq.n	8003f74 <HAL_RCC_GetSysClockFreq+0x30>
 8003f6e:	2b08      	cmp	r3, #8
 8003f70:	d003      	beq.n	8003f7a <HAL_RCC_GetSysClockFreq+0x36>
 8003f72:	e03f      	b.n	8003ff4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f74:	4b25      	ldr	r3, [pc, #148]	; (800400c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003f76:	623b      	str	r3, [r7, #32]
      break;
 8003f78:	e03f      	b.n	8003ffa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003f80:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003f84:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	fa92 f2a2 	rbit	r2, r2
 8003f8c:	607a      	str	r2, [r7, #4]
  return result;
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	fab2 f282 	clz	r2, r2
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	40d3      	lsrs	r3, r2
 8003f98:	4a1d      	ldr	r2, [pc, #116]	; (8004010 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003f9a:	5cd3      	ldrb	r3, [r2, r3]
 8003f9c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003f9e:	4b1a      	ldr	r3, [pc, #104]	; (8004008 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	220f      	movs	r2, #15
 8003fa8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	fa92 f2a2 	rbit	r2, r2
 8003fb0:	60fa      	str	r2, [r7, #12]
  return result;
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	fab2 f282 	clz	r2, r2
 8003fb8:	b2d2      	uxtb	r2, r2
 8003fba:	40d3      	lsrs	r3, r2
 8003fbc:	4a15      	ldr	r2, [pc, #84]	; (8004014 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003fbe:	5cd3      	ldrb	r3, [r2, r3]
 8003fc0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d008      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003fcc:	4a0f      	ldr	r2, [pc, #60]	; (800400c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	627b      	str	r3, [r7, #36]	; 0x24
 8003fdc:	e007      	b.n	8003fee <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003fde:	4a0b      	ldr	r2, [pc, #44]	; (800400c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	fb02 f303 	mul.w	r3, r2, r3
 8003fec:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	623b      	str	r3, [r7, #32]
      break;
 8003ff2:	e002      	b.n	8003ffa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ff4:	4b05      	ldr	r3, [pc, #20]	; (800400c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003ff6:	623b      	str	r3, [r7, #32]
      break;
 8003ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ffa:	6a3b      	ldr	r3, [r7, #32]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	372c      	adds	r7, #44	; 0x2c
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	40021000 	.word	0x40021000
 800400c:	007a1200 	.word	0x007a1200
 8004010:	08008030 	.word	0x08008030
 8004014:	08008040 	.word	0x08008040

08004018 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800401c:	4b03      	ldr	r3, [pc, #12]	; (800402c <HAL_RCC_GetHCLKFreq+0x14>)
 800401e:	681b      	ldr	r3, [r3, #0]
}
 8004020:	4618      	mov	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	20000000 	.word	0x20000000

08004030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004036:	f7ff ffef 	bl	8004018 <HAL_RCC_GetHCLKFreq>
 800403a:	4601      	mov	r1, r0
 800403c:	4b0b      	ldr	r3, [pc, #44]	; (800406c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004044:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004048:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	fa92 f2a2 	rbit	r2, r2
 8004050:	603a      	str	r2, [r7, #0]
  return result;
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	fab2 f282 	clz	r2, r2
 8004058:	b2d2      	uxtb	r2, r2
 800405a:	40d3      	lsrs	r3, r2
 800405c:	4a04      	ldr	r2, [pc, #16]	; (8004070 <HAL_RCC_GetPCLK1Freq+0x40>)
 800405e:	5cd3      	ldrb	r3, [r2, r3]
 8004060:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004064:	4618      	mov	r0, r3
 8004066:	3708      	adds	r7, #8
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	40021000 	.word	0x40021000
 8004070:	08008028 	.word	0x08008028

08004074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800407a:	f7ff ffcd 	bl	8004018 <HAL_RCC_GetHCLKFreq>
 800407e:	4601      	mov	r1, r0
 8004080:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004088:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800408c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	fa92 f2a2 	rbit	r2, r2
 8004094:	603a      	str	r2, [r7, #0]
  return result;
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	fab2 f282 	clz	r2, r2
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	40d3      	lsrs	r3, r2
 80040a0:	4a04      	ldr	r2, [pc, #16]	; (80040b4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80040a2:	5cd3      	ldrb	r3, [r2, r3]
 80040a4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80040a8:	4618      	mov	r0, r3
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40021000 	.word	0x40021000
 80040b4:	08008028 	.word	0x08008028

080040b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b092      	sub	sp, #72	; 0x48
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80040c8:	2300      	movs	r3, #0
 80040ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 80d4 	beq.w	8004284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040dc:	4b4e      	ldr	r3, [pc, #312]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10e      	bne.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040e8:	4b4b      	ldr	r3, [pc, #300]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	4a4a      	ldr	r2, [pc, #296]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f2:	61d3      	str	r3, [r2, #28]
 80040f4:	4b48      	ldr	r3, [pc, #288]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004100:	2301      	movs	r3, #1
 8004102:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004106:	4b45      	ldr	r3, [pc, #276]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410e:	2b00      	cmp	r3, #0
 8004110:	d118      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004112:	4b42      	ldr	r3, [pc, #264]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a41      	ldr	r2, [pc, #260]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800411c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800411e:	f7fc fdd1 	bl	8000cc4 <HAL_GetTick>
 8004122:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004124:	e008      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004126:	f7fc fdcd 	bl	8000cc4 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b64      	cmp	r3, #100	; 0x64
 8004132:	d901      	bls.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e1d6      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004138:	4b38      	ldr	r3, [pc, #224]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004144:	4b34      	ldr	r3, [pc, #208]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800414e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 8084 	beq.w	800425e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004160:	429a      	cmp	r2, r3
 8004162:	d07c      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004164:	4b2c      	ldr	r3, [pc, #176]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800416c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800416e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004172:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004176:	fa93 f3a3 	rbit	r3, r3
 800417a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800417c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	461a      	mov	r2, r3
 8004186:	4b26      	ldr	r3, [pc, #152]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004188:	4413      	add	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	461a      	mov	r2, r3
 800418e:	2301      	movs	r3, #1
 8004190:	6013      	str	r3, [r2, #0]
 8004192:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004196:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800419a:	fa93 f3a3 	rbit	r3, r3
 800419e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80041a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041a2:	fab3 f383 	clz	r3, r3
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	461a      	mov	r2, r3
 80041aa:	4b1d      	ldr	r3, [pc, #116]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041ac:	4413      	add	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	461a      	mov	r2, r3
 80041b2:	2300      	movs	r3, #0
 80041b4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80041b6:	4a18      	ldr	r2, [pc, #96]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ba:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80041bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d04b      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c6:	f7fc fd7d 	bl	8000cc4 <HAL_GetTick>
 80041ca:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041cc:	e00a      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ce:	f7fc fd79 	bl	8000cc4 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80041dc:	4293      	cmp	r3, r2
 80041de:	d901      	bls.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e180      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80041e4:	2302      	movs	r3, #2
 80041e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ea:	fa93 f3a3 	rbit	r3, r3
 80041ee:	627b      	str	r3, [r7, #36]	; 0x24
 80041f0:	2302      	movs	r3, #2
 80041f2:	623b      	str	r3, [r7, #32]
 80041f4:	6a3b      	ldr	r3, [r7, #32]
 80041f6:	fa93 f3a3 	rbit	r3, r3
 80041fa:	61fb      	str	r3, [r7, #28]
  return result;
 80041fc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041fe:	fab3 f383 	clz	r3, r3
 8004202:	b2db      	uxtb	r3, r3
 8004204:	095b      	lsrs	r3, r3, #5
 8004206:	b2db      	uxtb	r3, r3
 8004208:	f043 0302 	orr.w	r3, r3, #2
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d108      	bne.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004212:	4b01      	ldr	r3, [pc, #4]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	e00d      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004218:	40021000 	.word	0x40021000
 800421c:	40007000 	.word	0x40007000
 8004220:	10908100 	.word	0x10908100
 8004224:	2302      	movs	r3, #2
 8004226:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	fa93 f3a3 	rbit	r3, r3
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	4ba0      	ldr	r3, [pc, #640]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	2202      	movs	r2, #2
 8004236:	613a      	str	r2, [r7, #16]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	fa92 f2a2 	rbit	r2, r2
 800423e:	60fa      	str	r2, [r7, #12]
  return result;
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	fab2 f282 	clz	r2, r2
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800424c:	b2d2      	uxtb	r2, r2
 800424e:	f002 021f 	and.w	r2, r2, #31
 8004252:	2101      	movs	r1, #1
 8004254:	fa01 f202 	lsl.w	r2, r1, r2
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0b7      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800425e:	4b95      	ldr	r3, [pc, #596]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4992      	ldr	r1, [pc, #584]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800426c:	4313      	orrs	r3, r2
 800426e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004270:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004274:	2b01      	cmp	r3, #1
 8004276:	d105      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004278:	4b8e      	ldr	r3, [pc, #568]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	4a8d      	ldr	r2, [pc, #564]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800427e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004282:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004290:	4b88      	ldr	r3, [pc, #544]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004294:	f023 0203 	bic.w	r2, r3, #3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4985      	ldr	r1, [pc, #532]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d008      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042ae:	4b81      	ldr	r3, [pc, #516]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	497e      	ldr	r1, [pc, #504]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d008      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042cc:	4b79      	ldr	r3, [pc, #484]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	4976      	ldr	r1, [pc, #472]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0320 	and.w	r3, r3, #32
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d008      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042ea:	4b72      	ldr	r3, [pc, #456]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ee:	f023 0210 	bic.w	r2, r3, #16
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	496f      	ldr	r1, [pc, #444]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d008      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004308:	4b6a      	ldr	r3, [pc, #424]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004314:	4967      	ldr	r1, [pc, #412]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004316:	4313      	orrs	r3, r2
 8004318:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d008      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004326:	4b63      	ldr	r3, [pc, #396]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432a:	f023 0220 	bic.w	r2, r3, #32
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	4960      	ldr	r1, [pc, #384]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004334:	4313      	orrs	r3, r2
 8004336:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d008      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004344:	4b5b      	ldr	r3, [pc, #364]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004348:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004350:	4958      	ldr	r1, [pc, #352]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004352:	4313      	orrs	r3, r2
 8004354:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004362:	4b54      	ldr	r3, [pc, #336]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004366:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	4951      	ldr	r1, [pc, #324]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004370:	4313      	orrs	r3, r2
 8004372:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0310 	and.w	r3, r3, #16
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004380:	4b4c      	ldr	r3, [pc, #304]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004384:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	4949      	ldr	r1, [pc, #292]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800438e:	4313      	orrs	r3, r2
 8004390:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800439a:	2b00      	cmp	r3, #0
 800439c:	d008      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800439e:	4b45      	ldr	r3, [pc, #276]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	4942      	ldr	r1, [pc, #264]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80043bc:	4b3d      	ldr	r3, [pc, #244]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c8:	493a      	ldr	r1, [pc, #232]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d008      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80043da:	4b36      	ldr	r3, [pc, #216]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043de:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e6:	4933      	ldr	r1, [pc, #204]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80043f8:	4b2e      	ldr	r3, [pc, #184]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80043fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004404:	492b      	ldr	r1, [pc, #172]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004406:	4313      	orrs	r3, r2
 8004408:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004416:	4b27      	ldr	r3, [pc, #156]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	4924      	ldr	r1, [pc, #144]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004424:	4313      	orrs	r3, r2
 8004426:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004434:	4b1f      	ldr	r3, [pc, #124]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004438:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004440:	491c      	ldr	r1, [pc, #112]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004442:	4313      	orrs	r3, r2
 8004444:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d008      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004452:	4b18      	ldr	r3, [pc, #96]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004456:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800445e:	4915      	ldr	r1, [pc, #84]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004460:	4313      	orrs	r3, r2
 8004462:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d008      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004470:	4b10      	ldr	r3, [pc, #64]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004474:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447c:	490d      	ldr	r1, [pc, #52]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800447e:	4313      	orrs	r3, r2
 8004480:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d008      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800448e:	4b09      	ldr	r3, [pc, #36]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004492:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800449a:	4906      	ldr	r1, [pc, #24]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800449c:	4313      	orrs	r3, r2
 800449e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00c      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80044ac:	4b01      	ldr	r3, [pc, #4]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80044ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b0:	e002      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80044b2:	bf00      	nop
 80044b4:	40021000 	.word	0x40021000
 80044b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044c0:	490b      	ldr	r1, [pc, #44]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d008      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80044d2:	4b07      	ldr	r3, [pc, #28]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044de:	4904      	ldr	r1, [pc, #16]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3748      	adds	r7, #72	; 0x48
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40021000 	.word	0x40021000

080044f4 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e083      	b.n	800460e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	7f5b      	ldrb	r3, [r3, #29]
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	d105      	bne.n	800451c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fc f972 	bl	8000800 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	22ca      	movs	r2, #202	; 0xca
 8004528:	625a      	str	r2, [r3, #36]	; 0x24
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2253      	movs	r2, #83	; 0x53
 8004530:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f897 	bl	8004666 <RTC_EnterInitMode>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d008      	beq.n	8004550 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	22ff      	movs	r2, #255	; 0xff
 8004544:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2204      	movs	r2, #4
 800454a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e05e      	b.n	800460e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6812      	ldr	r2, [r2, #0]
 800455a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800455e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004562:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6899      	ldr	r1, [r3, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	431a      	orrs	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	430a      	orrs	r2, r1
 8004580:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	68d2      	ldr	r2, [r2, #12]
 800458a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6919      	ldr	r1, [r3, #16]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	041a      	lsls	r2, r3, #16
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 0320 	and.w	r3, r3, #32
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10e      	bne.n	80045dc <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f829 	bl	8004616 <HAL_RTC_WaitForSynchro>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d008      	beq.n	80045dc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	22ff      	movs	r2, #255	; 0xff
 80045d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2204      	movs	r2, #4
 80045d6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e018      	b.n	800460e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045ea:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	699a      	ldr	r2, [r3, #24]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	22ff      	movs	r2, #255	; 0xff
 8004604:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800460c:	2300      	movs	r3, #0
  }
}
 800460e:	4618      	mov	r0, r3
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800461e:	2300      	movs	r3, #0
 8004620:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68da      	ldr	r2, [r3, #12]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004630:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004632:	f7fc fb47 	bl	8000cc4 <HAL_GetTick>
 8004636:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004638:	e009      	b.n	800464e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800463a:	f7fc fb43 	bl	8000cc4 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004648:	d901      	bls.n	800464e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e007      	b.n	800465e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f003 0320 	and.w	r3, r3, #32
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0ee      	beq.n	800463a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b084      	sub	sp, #16
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	d119      	bne.n	80046b4 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f04f 32ff 	mov.w	r2, #4294967295
 8004688:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800468a:	f7fc fb1b 	bl	8000cc4 <HAL_GetTick>
 800468e:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004690:	e009      	b.n	80046a6 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004692:	f7fc fb17 	bl	8000cc4 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046a0:	d901      	bls.n	80046a6 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e007      	b.n	80046b6 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0ee      	beq.n	8004692 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b082      	sub	sp, #8
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e040      	b.n	8004752 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d106      	bne.n	80046e6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f7fc f8b3 	bl	800084c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2224      	movs	r2, #36	; 0x24
 80046ea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 0201 	bic.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f000 f8c1 	bl	8004884 <UART_SetConfig>
 8004702:	4603      	mov	r3, r0
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e022      	b.n	8004752 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fa8b 	bl	8004c30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004728:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004738:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f042 0201 	orr.w	r2, r2, #1
 8004748:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 fb12 	bl	8004d74 <UART_CheckIdleState>
 8004750:	4603      	mov	r3, r0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b08a      	sub	sp, #40	; 0x28
 800475e:	af02      	add	r7, sp, #8
 8004760:	60f8      	str	r0, [r7, #12]
 8004762:	60b9      	str	r1, [r7, #8]
 8004764:	603b      	str	r3, [r7, #0]
 8004766:	4613      	mov	r3, r2
 8004768:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800476e:	2b20      	cmp	r3, #32
 8004770:	f040 8082 	bne.w	8004878 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d002      	beq.n	8004780 <HAL_UART_Transmit+0x26>
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e07a      	b.n	800487a <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_UART_Transmit+0x38>
 800478e:	2302      	movs	r3, #2
 8004790:	e073      	b.n	800487a <HAL_UART_Transmit+0x120>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2221      	movs	r2, #33	; 0x21
 80047a6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047a8:	f7fc fa8c 	bl	8000cc4 <HAL_GetTick>
 80047ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	88fa      	ldrh	r2, [r7, #6]
 80047b2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	88fa      	ldrh	r2, [r7, #6]
 80047ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c6:	d108      	bne.n	80047da <HAL_UART_Transmit+0x80>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80047d0:	2300      	movs	r3, #0
 80047d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	e003      	b.n	80047e2 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047de:	2300      	movs	r3, #0
 80047e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80047ea:	e02d      	b.n	8004848 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2200      	movs	r2, #0
 80047f4:	2180      	movs	r1, #128	; 0x80
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 fb05 	bl	8004e06 <UART_WaitOnFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e039      	b.n	800487a <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10b      	bne.n	8004824 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	881a      	ldrh	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004818:	b292      	uxth	r2, r2
 800481a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	3302      	adds	r3, #2
 8004820:	61bb      	str	r3, [r7, #24]
 8004822:	e008      	b.n	8004836 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	781a      	ldrb	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	b292      	uxth	r2, r2
 800482e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	3301      	adds	r3, #1
 8004834:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1cb      	bne.n	80047ec <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	2200      	movs	r2, #0
 800485c:	2140      	movs	r1, #64	; 0x40
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 fad1 	bl	8004e06 <UART_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e005      	b.n	800487a <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2220      	movs	r2, #32
 8004872:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	e000      	b.n	800487a <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004878:	2302      	movs	r3, #2
  }
}
 800487a:	4618      	mov	r0, r3
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
	...

08004884 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b088      	sub	sp, #32
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800488c:	2300      	movs	r3, #0
 800488e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	431a      	orrs	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	4bab      	ldr	r3, [pc, #684]	; (8004b5c <UART_SetConfig+0x2d8>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	6812      	ldr	r2, [r2, #0]
 80048b6:	6979      	ldr	r1, [r7, #20]
 80048b8:	430b      	orrs	r3, r1
 80048ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68da      	ldr	r2, [r3, #12]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	697a      	ldr	r2, [r7, #20]
 80048de:	4313      	orrs	r3, r2
 80048e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a99      	ldr	r2, [pc, #612]	; (8004b60 <UART_SetConfig+0x2dc>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d120      	bne.n	8004942 <UART_SetConfig+0xbe>
 8004900:	4b98      	ldr	r3, [pc, #608]	; (8004b64 <UART_SetConfig+0x2e0>)
 8004902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004904:	f003 0303 	and.w	r3, r3, #3
 8004908:	2b03      	cmp	r3, #3
 800490a:	d817      	bhi.n	800493c <UART_SetConfig+0xb8>
 800490c:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <UART_SetConfig+0x90>)
 800490e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004912:	bf00      	nop
 8004914:	08004925 	.word	0x08004925
 8004918:	08004931 	.word	0x08004931
 800491c:	08004937 	.word	0x08004937
 8004920:	0800492b 	.word	0x0800492b
 8004924:	2301      	movs	r3, #1
 8004926:	77fb      	strb	r3, [r7, #31]
 8004928:	e0b5      	b.n	8004a96 <UART_SetConfig+0x212>
 800492a:	2302      	movs	r3, #2
 800492c:	77fb      	strb	r3, [r7, #31]
 800492e:	e0b2      	b.n	8004a96 <UART_SetConfig+0x212>
 8004930:	2304      	movs	r3, #4
 8004932:	77fb      	strb	r3, [r7, #31]
 8004934:	e0af      	b.n	8004a96 <UART_SetConfig+0x212>
 8004936:	2308      	movs	r3, #8
 8004938:	77fb      	strb	r3, [r7, #31]
 800493a:	e0ac      	b.n	8004a96 <UART_SetConfig+0x212>
 800493c:	2310      	movs	r3, #16
 800493e:	77fb      	strb	r3, [r7, #31]
 8004940:	e0a9      	b.n	8004a96 <UART_SetConfig+0x212>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a88      	ldr	r2, [pc, #544]	; (8004b68 <UART_SetConfig+0x2e4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d124      	bne.n	8004996 <UART_SetConfig+0x112>
 800494c:	4b85      	ldr	r3, [pc, #532]	; (8004b64 <UART_SetConfig+0x2e0>)
 800494e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004950:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004954:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004958:	d011      	beq.n	800497e <UART_SetConfig+0xfa>
 800495a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800495e:	d817      	bhi.n	8004990 <UART_SetConfig+0x10c>
 8004960:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004964:	d011      	beq.n	800498a <UART_SetConfig+0x106>
 8004966:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800496a:	d811      	bhi.n	8004990 <UART_SetConfig+0x10c>
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <UART_SetConfig+0xf4>
 8004970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004974:	d006      	beq.n	8004984 <UART_SetConfig+0x100>
 8004976:	e00b      	b.n	8004990 <UART_SetConfig+0x10c>
 8004978:	2300      	movs	r3, #0
 800497a:	77fb      	strb	r3, [r7, #31]
 800497c:	e08b      	b.n	8004a96 <UART_SetConfig+0x212>
 800497e:	2302      	movs	r3, #2
 8004980:	77fb      	strb	r3, [r7, #31]
 8004982:	e088      	b.n	8004a96 <UART_SetConfig+0x212>
 8004984:	2304      	movs	r3, #4
 8004986:	77fb      	strb	r3, [r7, #31]
 8004988:	e085      	b.n	8004a96 <UART_SetConfig+0x212>
 800498a:	2308      	movs	r3, #8
 800498c:	77fb      	strb	r3, [r7, #31]
 800498e:	e082      	b.n	8004a96 <UART_SetConfig+0x212>
 8004990:	2310      	movs	r3, #16
 8004992:	77fb      	strb	r3, [r7, #31]
 8004994:	e07f      	b.n	8004a96 <UART_SetConfig+0x212>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a74      	ldr	r2, [pc, #464]	; (8004b6c <UART_SetConfig+0x2e8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d124      	bne.n	80049ea <UART_SetConfig+0x166>
 80049a0:	4b70      	ldr	r3, [pc, #448]	; (8004b64 <UART_SetConfig+0x2e0>)
 80049a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80049a8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80049ac:	d011      	beq.n	80049d2 <UART_SetConfig+0x14e>
 80049ae:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80049b2:	d817      	bhi.n	80049e4 <UART_SetConfig+0x160>
 80049b4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80049b8:	d011      	beq.n	80049de <UART_SetConfig+0x15a>
 80049ba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80049be:	d811      	bhi.n	80049e4 <UART_SetConfig+0x160>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <UART_SetConfig+0x148>
 80049c4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80049c8:	d006      	beq.n	80049d8 <UART_SetConfig+0x154>
 80049ca:	e00b      	b.n	80049e4 <UART_SetConfig+0x160>
 80049cc:	2300      	movs	r3, #0
 80049ce:	77fb      	strb	r3, [r7, #31]
 80049d0:	e061      	b.n	8004a96 <UART_SetConfig+0x212>
 80049d2:	2302      	movs	r3, #2
 80049d4:	77fb      	strb	r3, [r7, #31]
 80049d6:	e05e      	b.n	8004a96 <UART_SetConfig+0x212>
 80049d8:	2304      	movs	r3, #4
 80049da:	77fb      	strb	r3, [r7, #31]
 80049dc:	e05b      	b.n	8004a96 <UART_SetConfig+0x212>
 80049de:	2308      	movs	r3, #8
 80049e0:	77fb      	strb	r3, [r7, #31]
 80049e2:	e058      	b.n	8004a96 <UART_SetConfig+0x212>
 80049e4:	2310      	movs	r3, #16
 80049e6:	77fb      	strb	r3, [r7, #31]
 80049e8:	e055      	b.n	8004a96 <UART_SetConfig+0x212>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a60      	ldr	r2, [pc, #384]	; (8004b70 <UART_SetConfig+0x2ec>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d124      	bne.n	8004a3e <UART_SetConfig+0x1ba>
 80049f4:	4b5b      	ldr	r3, [pc, #364]	; (8004b64 <UART_SetConfig+0x2e0>)
 80049f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80049fc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004a00:	d011      	beq.n	8004a26 <UART_SetConfig+0x1a2>
 8004a02:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004a06:	d817      	bhi.n	8004a38 <UART_SetConfig+0x1b4>
 8004a08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a0c:	d011      	beq.n	8004a32 <UART_SetConfig+0x1ae>
 8004a0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a12:	d811      	bhi.n	8004a38 <UART_SetConfig+0x1b4>
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d003      	beq.n	8004a20 <UART_SetConfig+0x19c>
 8004a18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a1c:	d006      	beq.n	8004a2c <UART_SetConfig+0x1a8>
 8004a1e:	e00b      	b.n	8004a38 <UART_SetConfig+0x1b4>
 8004a20:	2300      	movs	r3, #0
 8004a22:	77fb      	strb	r3, [r7, #31]
 8004a24:	e037      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a26:	2302      	movs	r3, #2
 8004a28:	77fb      	strb	r3, [r7, #31]
 8004a2a:	e034      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a2c:	2304      	movs	r3, #4
 8004a2e:	77fb      	strb	r3, [r7, #31]
 8004a30:	e031      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a32:	2308      	movs	r3, #8
 8004a34:	77fb      	strb	r3, [r7, #31]
 8004a36:	e02e      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a38:	2310      	movs	r3, #16
 8004a3a:	77fb      	strb	r3, [r7, #31]
 8004a3c:	e02b      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a4c      	ldr	r2, [pc, #304]	; (8004b74 <UART_SetConfig+0x2f0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d124      	bne.n	8004a92 <UART_SetConfig+0x20e>
 8004a48:	4b46      	ldr	r3, [pc, #280]	; (8004b64 <UART_SetConfig+0x2e0>)
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004a50:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a54:	d011      	beq.n	8004a7a <UART_SetConfig+0x1f6>
 8004a56:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a5a:	d817      	bhi.n	8004a8c <UART_SetConfig+0x208>
 8004a5c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a60:	d011      	beq.n	8004a86 <UART_SetConfig+0x202>
 8004a62:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a66:	d811      	bhi.n	8004a8c <UART_SetConfig+0x208>
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <UART_SetConfig+0x1f0>
 8004a6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a70:	d006      	beq.n	8004a80 <UART_SetConfig+0x1fc>
 8004a72:	e00b      	b.n	8004a8c <UART_SetConfig+0x208>
 8004a74:	2300      	movs	r3, #0
 8004a76:	77fb      	strb	r3, [r7, #31]
 8004a78:	e00d      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	77fb      	strb	r3, [r7, #31]
 8004a7e:	e00a      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a80:	2304      	movs	r3, #4
 8004a82:	77fb      	strb	r3, [r7, #31]
 8004a84:	e007      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a86:	2308      	movs	r3, #8
 8004a88:	77fb      	strb	r3, [r7, #31]
 8004a8a:	e004      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a8c:	2310      	movs	r3, #16
 8004a8e:	77fb      	strb	r3, [r7, #31]
 8004a90:	e001      	b.n	8004a96 <UART_SetConfig+0x212>
 8004a92:	2310      	movs	r3, #16
 8004a94:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a9e:	d16d      	bne.n	8004b7c <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8004aa0:	7ffb      	ldrb	r3, [r7, #31]
 8004aa2:	2b08      	cmp	r3, #8
 8004aa4:	d827      	bhi.n	8004af6 <UART_SetConfig+0x272>
 8004aa6:	a201      	add	r2, pc, #4	; (adr r2, 8004aac <UART_SetConfig+0x228>)
 8004aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aac:	08004ad1 	.word	0x08004ad1
 8004ab0:	08004ad9 	.word	0x08004ad9
 8004ab4:	08004ae1 	.word	0x08004ae1
 8004ab8:	08004af7 	.word	0x08004af7
 8004abc:	08004ae7 	.word	0x08004ae7
 8004ac0:	08004af7 	.word	0x08004af7
 8004ac4:	08004af7 	.word	0x08004af7
 8004ac8:	08004af7 	.word	0x08004af7
 8004acc:	08004aef 	.word	0x08004aef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ad0:	f7ff faae 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 8004ad4:	61b8      	str	r0, [r7, #24]
        break;
 8004ad6:	e013      	b.n	8004b00 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ad8:	f7ff facc 	bl	8004074 <HAL_RCC_GetPCLK2Freq>
 8004adc:	61b8      	str	r0, [r7, #24]
        break;
 8004ade:	e00f      	b.n	8004b00 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ae0:	4b25      	ldr	r3, [pc, #148]	; (8004b78 <UART_SetConfig+0x2f4>)
 8004ae2:	61bb      	str	r3, [r7, #24]
        break;
 8004ae4:	e00c      	b.n	8004b00 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ae6:	f7ff fa2d 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8004aea:	61b8      	str	r0, [r7, #24]
        break;
 8004aec:	e008      	b.n	8004b00 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004af2:	61bb      	str	r3, [r7, #24]
        break;
 8004af4:	e004      	b.n	8004b00 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8004af6:	2300      	movs	r3, #0
 8004af8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	77bb      	strb	r3, [r7, #30]
        break;
 8004afe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 8086 	beq.w	8004c14 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	005a      	lsls	r2, r3, #1
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	085b      	lsrs	r3, r3, #1
 8004b12:	441a      	add	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	2b0f      	cmp	r3, #15
 8004b24:	d916      	bls.n	8004b54 <UART_SetConfig+0x2d0>
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b2c:	d212      	bcs.n	8004b54 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	f023 030f 	bic.w	r3, r3, #15
 8004b36:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	085b      	lsrs	r3, r3, #1
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	89fb      	ldrh	r3, [r7, #14]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	89fa      	ldrh	r2, [r7, #14]
 8004b50:	60da      	str	r2, [r3, #12]
 8004b52:	e05f      	b.n	8004c14 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	77bb      	strb	r3, [r7, #30]
 8004b58:	e05c      	b.n	8004c14 <UART_SetConfig+0x390>
 8004b5a:	bf00      	nop
 8004b5c:	efff69f3 	.word	0xefff69f3
 8004b60:	40013800 	.word	0x40013800
 8004b64:	40021000 	.word	0x40021000
 8004b68:	40004400 	.word	0x40004400
 8004b6c:	40004800 	.word	0x40004800
 8004b70:	40004c00 	.word	0x40004c00
 8004b74:	40005000 	.word	0x40005000
 8004b78:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b7c:	7ffb      	ldrb	r3, [r7, #31]
 8004b7e:	2b08      	cmp	r3, #8
 8004b80:	d827      	bhi.n	8004bd2 <UART_SetConfig+0x34e>
 8004b82:	a201      	add	r2, pc, #4	; (adr r2, 8004b88 <UART_SetConfig+0x304>)
 8004b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b88:	08004bad 	.word	0x08004bad
 8004b8c:	08004bb5 	.word	0x08004bb5
 8004b90:	08004bbd 	.word	0x08004bbd
 8004b94:	08004bd3 	.word	0x08004bd3
 8004b98:	08004bc3 	.word	0x08004bc3
 8004b9c:	08004bd3 	.word	0x08004bd3
 8004ba0:	08004bd3 	.word	0x08004bd3
 8004ba4:	08004bd3 	.word	0x08004bd3
 8004ba8:	08004bcb 	.word	0x08004bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bac:	f7ff fa40 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 8004bb0:	61b8      	str	r0, [r7, #24]
        break;
 8004bb2:	e013      	b.n	8004bdc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bb4:	f7ff fa5e 	bl	8004074 <HAL_RCC_GetPCLK2Freq>
 8004bb8:	61b8      	str	r0, [r7, #24]
        break;
 8004bba:	e00f      	b.n	8004bdc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bbc:	4b1b      	ldr	r3, [pc, #108]	; (8004c2c <UART_SetConfig+0x3a8>)
 8004bbe:	61bb      	str	r3, [r7, #24]
        break;
 8004bc0:	e00c      	b.n	8004bdc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bc2:	f7ff f9bf 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8004bc6:	61b8      	str	r0, [r7, #24]
        break;
 8004bc8:	e008      	b.n	8004bdc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bce:	61bb      	str	r3, [r7, #24]
        break;
 8004bd0:	e004      	b.n	8004bdc <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	77bb      	strb	r3, [r7, #30]
        break;
 8004bda:	bf00      	nop
    }

    if (pclk != 0U)
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d018      	beq.n	8004c14 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	085a      	lsrs	r2, r3, #1
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	441a      	add	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	2b0f      	cmp	r3, #15
 8004bfc:	d908      	bls.n	8004c10 <UART_SetConfig+0x38c>
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c04:	d204      	bcs.n	8004c10 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	60da      	str	r2, [r3, #12]
 8004c0e:	e001      	b.n	8004c14 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c20:	7fbb      	ldrb	r3, [r7, #30]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3720      	adds	r7, #32
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	007a1200 	.word	0x007a1200

08004c30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	430a      	orrs	r2, r1
 8004c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00a      	beq.n	8004ce2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce6:	f003 0320 	and.w	r3, r3, #32
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d01a      	beq.n	8004d46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2e:	d10a      	bne.n	8004d46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	605a      	str	r2, [r3, #4]
  }
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d84:	f7fb ff9e 	bl	8000cc4 <HAL_GetTick>
 8004d88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0308 	and.w	r3, r3, #8
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d10e      	bne.n	8004db6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f82d 	bl	8004e06 <UART_WaitOnFlagUntilTimeout>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e023      	b.n	8004dfe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0304 	and.w	r3, r3, #4
 8004dc0:	2b04      	cmp	r3, #4
 8004dc2:	d10e      	bne.n	8004de2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dc8:	9300      	str	r3, [sp, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f817 	bl	8004e06 <UART_WaitOnFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e00d      	b.n	8004dfe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2220      	movs	r2, #32
 8004dec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b084      	sub	sp, #16
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	603b      	str	r3, [r7, #0]
 8004e12:	4613      	mov	r3, r2
 8004e14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e16:	e05e      	b.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1e:	d05a      	beq.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e20:	f7fb ff50 	bl	8000cc4 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d302      	bcc.n	8004e36 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11b      	bne.n	8004e6e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e44:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0201 	bic.w	r2, r2, #1
 8004e54:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2220      	movs	r2, #32
 8004e5a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e043      	b.n	8004ef6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d02c      	beq.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e8a:	d124      	bne.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e94:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ea4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0201 	bic.w	r2, r2, #1
 8004eb4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e00f      	b.n	8004ef6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	69da      	ldr	r2, [r3, #28]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4013      	ands	r3, r2
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	bf0c      	ite	eq
 8004ee6:	2301      	moveq	r3, #1
 8004ee8:	2300      	movne	r3, #0
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	461a      	mov	r2, r3
 8004eee:	79fb      	ldrb	r3, [r7, #7]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d091      	beq.n	8004e18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b085      	sub	sp, #20
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004f06:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004f0a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004f34:	b084      	sub	sp, #16
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	f107 0014 	add.w	r0, r7, #20
 8004f42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	b004      	add	sp, #16
 8004f74:	4770      	bx	lr

08004f76 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b0c4      	sub	sp, #272	; 0x110
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	1d3b      	adds	r3, r7, #4
 8004f7e:	6018      	str	r0, [r3, #0]
 8004f80:	463b      	mov	r3, r7
 8004f82:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004f84:	463b      	mov	r3, r7
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	785b      	ldrb	r3, [r3, #1]
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	f040 8557 	bne.w	8005a3e <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004f90:	463b      	mov	r3, r7
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	463b      	mov	r3, r7
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d905      	bls.n	8004fac <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8004fa0:	463b      	mov	r3, r7
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004faa:	e004      	b.n	8004fb6 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004fac:	463b      	mov	r3, r7
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004fb6:	463b      	mov	r3, r7
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	7b1b      	ldrb	r3, [r3, #12]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d12c      	bne.n	800501a <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004fc0:	463b      	mov	r3, r7
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6959      	ldr	r1, [r3, #20]
 8004fc6:	463b      	mov	r3, r7
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	88da      	ldrh	r2, [r3, #6]
 8004fcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	1d38      	adds	r0, r7, #4
 8004fd4:	6800      	ldr	r0, [r0, #0]
 8004fd6:	f001 f912 	bl	80061fe <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004fda:	1d3b      	adds	r3, r7, #4
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	1d3b      	adds	r3, r7, #4
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	461a      	mov	r2, r3
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	4413      	add	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	463b      	mov	r3, r7
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	00da      	lsls	r2, r3, #3
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f203 4202 	addw	r2, r3, #1026	; 0x402
 8005002:	f107 0310 	add.w	r3, r7, #16
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800500c:	b29a      	uxth	r2, r3
 800500e:	f107 0310 	add.w	r3, r7, #16
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	801a      	strh	r2, [r3, #0]
 8005016:	f000 bcdd 	b.w	80059d4 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800501a:	463b      	mov	r3, r7
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	78db      	ldrb	r3, [r3, #3]
 8005020:	2b02      	cmp	r3, #2
 8005022:	f040 8347 	bne.w	80056b4 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005026:	463b      	mov	r3, r7
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6a1a      	ldr	r2, [r3, #32]
 800502c:	463b      	mov	r3, r7
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	429a      	cmp	r2, r3
 8005034:	f240 82eb 	bls.w	800560e <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8005038:	1d3b      	adds	r3, r7, #4
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	463b      	mov	r3, r7
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	b29b      	uxth	r3, r3
 800504a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800504e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005052:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8005056:	1d3b      	adds	r3, r7, #4
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	463b      	mov	r3, r7
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	441a      	add	r2, r3
 8005064:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8005068:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800506c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005070:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005078:	b29b      	uxth	r3, r3
 800507a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800507c:	463b      	mov	r3, r7
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6a1a      	ldr	r2, [r3, #32]
 8005082:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005086:	1ad2      	subs	r2, r2, r3
 8005088:	463b      	mov	r3, r7
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	463b      	mov	r3, r7
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4413      	add	r3, r2
 800509c:	881b      	ldrh	r3, [r3, #0]
 800509e:	b29b      	uxth	r3, r3
 80050a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f000 8159 	beq.w	800535c <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80050aa:	1d3b      	adds	r3, r7, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	637b      	str	r3, [r7, #52]	; 0x34
 80050b0:	463b      	mov	r3, r7
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	785b      	ldrb	r3, [r3, #1]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d164      	bne.n	8005184 <USB_EPStartXfer+0x20e>
 80050ba:	1d3b      	adds	r3, r7, #4
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050c0:	1d3b      	adds	r3, r7, #4
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	461a      	mov	r2, r3
 80050cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ce:	4413      	add	r3, r2
 80050d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050d2:	463b      	mov	r3, r7
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	00da      	lsls	r2, r3, #3
 80050da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050dc:	4413      	add	r3, r2
 80050de:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80050e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80050e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d112      	bne.n	8005112 <USB_EPStartXfer+0x19c>
 80050ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ee:	881b      	ldrh	r3, [r3, #0]
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fa:	801a      	strh	r2, [r3, #0]
 80050fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fe:	881b      	ldrh	r3, [r3, #0]
 8005100:	b29b      	uxth	r3, r3
 8005102:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005106:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800510a:	b29a      	uxth	r2, r3
 800510c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510e:	801a      	strh	r2, [r3, #0]
 8005110:	e054      	b.n	80051bc <USB_EPStartXfer+0x246>
 8005112:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005116:	2b3e      	cmp	r3, #62	; 0x3e
 8005118:	d817      	bhi.n	800514a <USB_EPStartXfer+0x1d4>
 800511a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800511e:	085b      	lsrs	r3, r3, #1
 8005120:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005124:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b00      	cmp	r3, #0
 800512e:	d004      	beq.n	800513a <USB_EPStartXfer+0x1c4>
 8005130:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005134:	3301      	adds	r3, #1
 8005136:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800513a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800513e:	b29b      	uxth	r3, r3
 8005140:	029b      	lsls	r3, r3, #10
 8005142:	b29a      	uxth	r2, r3
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	801a      	strh	r2, [r3, #0]
 8005148:	e038      	b.n	80051bc <USB_EPStartXfer+0x246>
 800514a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800514e:	095b      	lsrs	r3, r3, #5
 8005150:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005154:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005158:	f003 031f 	and.w	r3, r3, #31
 800515c:	2b00      	cmp	r3, #0
 800515e:	d104      	bne.n	800516a <USB_EPStartXfer+0x1f4>
 8005160:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005164:	3b01      	subs	r3, #1
 8005166:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800516a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800516e:	b29b      	uxth	r3, r3
 8005170:	029b      	lsls	r3, r3, #10
 8005172:	b29b      	uxth	r3, r3
 8005174:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005178:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800517c:	b29a      	uxth	r2, r3
 800517e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005180:	801a      	strh	r2, [r3, #0]
 8005182:	e01b      	b.n	80051bc <USB_EPStartXfer+0x246>
 8005184:	463b      	mov	r3, r7
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	785b      	ldrb	r3, [r3, #1]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d116      	bne.n	80051bc <USB_EPStartXfer+0x246>
 800518e:	1d3b      	adds	r3, r7, #4
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005196:	b29b      	uxth	r3, r3
 8005198:	461a      	mov	r2, r3
 800519a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800519c:	4413      	add	r3, r2
 800519e:	637b      	str	r3, [r7, #52]	; 0x34
 80051a0:	463b      	mov	r3, r7
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	00da      	lsls	r2, r3, #3
 80051a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051aa:	4413      	add	r3, r2
 80051ac:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80051b0:	633b      	str	r3, [r7, #48]	; 0x30
 80051b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80051bc:	463b      	mov	r3, r7
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	895b      	ldrh	r3, [r3, #10]
 80051c2:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80051c6:	463b      	mov	r3, r7
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6959      	ldr	r1, [r3, #20]
 80051cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80051d6:	1d38      	adds	r0, r7, #4
 80051d8:	6800      	ldr	r0, [r0, #0]
 80051da:	f001 f810 	bl	80061fe <USB_WritePMA>
            ep->xfer_buff += len;
 80051de:	463b      	mov	r3, r7
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	695a      	ldr	r2, [r3, #20]
 80051e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80051e8:	441a      	add	r2, r3
 80051ea:	463b      	mov	r3, r7
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80051f0:	463b      	mov	r3, r7
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6a1a      	ldr	r2, [r3, #32]
 80051f6:	463b      	mov	r3, r7
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d909      	bls.n	8005214 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8005200:	463b      	mov	r3, r7
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6a1a      	ldr	r2, [r3, #32]
 8005206:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800520a:	1ad2      	subs	r2, r2, r3
 800520c:	463b      	mov	r3, r7
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	621a      	str	r2, [r3, #32]
 8005212:	e008      	b.n	8005226 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8005214:	463b      	mov	r3, r7
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 800521e:	463b      	mov	r3, r7
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2200      	movs	r2, #0
 8005224:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005226:	463b      	mov	r3, r7
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d164      	bne.n	80052fa <USB_EPStartXfer+0x384>
 8005230:	1d3b      	adds	r3, r7, #4
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	61fb      	str	r3, [r7, #28]
 8005236:	1d3b      	adds	r3, r7, #4
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800523e:	b29b      	uxth	r3, r3
 8005240:	461a      	mov	r2, r3
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	4413      	add	r3, r2
 8005246:	61fb      	str	r3, [r7, #28]
 8005248:	463b      	mov	r3, r7
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	00da      	lsls	r2, r3, #3
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	4413      	add	r3, r2
 8005254:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005258:	61bb      	str	r3, [r7, #24]
 800525a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800525e:	2b00      	cmp	r3, #0
 8005260:	d112      	bne.n	8005288 <USB_EPStartXfer+0x312>
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	881b      	ldrh	r3, [r3, #0]
 8005266:	b29b      	uxth	r3, r3
 8005268:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800526c:	b29a      	uxth	r2, r3
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	801a      	strh	r2, [r3, #0]
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	b29b      	uxth	r3, r3
 8005278:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800527c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005280:	b29a      	uxth	r2, r3
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	801a      	strh	r2, [r3, #0]
 8005286:	e057      	b.n	8005338 <USB_EPStartXfer+0x3c2>
 8005288:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800528c:	2b3e      	cmp	r3, #62	; 0x3e
 800528e:	d817      	bhi.n	80052c0 <USB_EPStartXfer+0x34a>
 8005290:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005294:	085b      	lsrs	r3, r3, #1
 8005296:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800529a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d004      	beq.n	80052b0 <USB_EPStartXfer+0x33a>
 80052a6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80052aa:	3301      	adds	r3, #1
 80052ac:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80052b0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	029b      	lsls	r3, r3, #10
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	801a      	strh	r2, [r3, #0]
 80052be:	e03b      	b.n	8005338 <USB_EPStartXfer+0x3c2>
 80052c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80052c4:	095b      	lsrs	r3, r3, #5
 80052c6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80052ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80052ce:	f003 031f 	and.w	r3, r3, #31
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d104      	bne.n	80052e0 <USB_EPStartXfer+0x36a>
 80052d6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80052da:	3b01      	subs	r3, #1
 80052dc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80052e0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	029b      	lsls	r3, r3, #10
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	801a      	strh	r2, [r3, #0]
 80052f8:	e01e      	b.n	8005338 <USB_EPStartXfer+0x3c2>
 80052fa:	463b      	mov	r3, r7
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	785b      	ldrb	r3, [r3, #1]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d119      	bne.n	8005338 <USB_EPStartXfer+0x3c2>
 8005304:	1d3b      	adds	r3, r7, #4
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	627b      	str	r3, [r7, #36]	; 0x24
 800530a:	1d3b      	adds	r3, r7, #4
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005312:	b29b      	uxth	r3, r3
 8005314:	461a      	mov	r2, r3
 8005316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005318:	4413      	add	r3, r2
 800531a:	627b      	str	r3, [r7, #36]	; 0x24
 800531c:	463b      	mov	r3, r7
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	00da      	lsls	r2, r3, #3
 8005324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005326:	4413      	add	r3, r2
 8005328:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800532c:	623b      	str	r3, [r7, #32]
 800532e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005332:	b29a      	uxth	r2, r3
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005338:	463b      	mov	r3, r7
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	891b      	ldrh	r3, [r3, #8]
 800533e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005342:	463b      	mov	r3, r7
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6959      	ldr	r1, [r3, #20]
 8005348:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800534c:	b29b      	uxth	r3, r3
 800534e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005352:	1d38      	adds	r0, r7, #4
 8005354:	6800      	ldr	r0, [r0, #0]
 8005356:	f000 ff52 	bl	80061fe <USB_WritePMA>
 800535a:	e33b      	b.n	80059d4 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800535c:	463b      	mov	r3, r7
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	785b      	ldrb	r3, [r3, #1]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d164      	bne.n	8005430 <USB_EPStartXfer+0x4ba>
 8005366:	1d3b      	adds	r3, r7, #4
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800536c:	1d3b      	adds	r3, r7, #4
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005374:	b29b      	uxth	r3, r3
 8005376:	461a      	mov	r2, r3
 8005378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800537a:	4413      	add	r3, r2
 800537c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800537e:	463b      	mov	r3, r7
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	00da      	lsls	r2, r3, #3
 8005386:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005388:	4413      	add	r3, r2
 800538a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800538e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005390:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005394:	2b00      	cmp	r3, #0
 8005396:	d112      	bne.n	80053be <USB_EPStartXfer+0x448>
 8005398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800539a:	881b      	ldrh	r3, [r3, #0]
 800539c:	b29b      	uxth	r3, r3
 800539e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053a6:	801a      	strh	r2, [r3, #0]
 80053a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053aa:	881b      	ldrh	r3, [r3, #0]
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053ba:	801a      	strh	r2, [r3, #0]
 80053bc:	e057      	b.n	800546e <USB_EPStartXfer+0x4f8>
 80053be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053c2:	2b3e      	cmp	r3, #62	; 0x3e
 80053c4:	d817      	bhi.n	80053f6 <USB_EPStartXfer+0x480>
 80053c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80053d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d004      	beq.n	80053e6 <USB_EPStartXfer+0x470>
 80053dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053e0:	3301      	adds	r3, #1
 80053e2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80053e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	029b      	lsls	r3, r3, #10
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053f2:	801a      	strh	r2, [r3, #0]
 80053f4:	e03b      	b.n	800546e <USB_EPStartXfer+0x4f8>
 80053f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005400:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005404:	f003 031f 	and.w	r3, r3, #31
 8005408:	2b00      	cmp	r3, #0
 800540a:	d104      	bne.n	8005416 <USB_EPStartXfer+0x4a0>
 800540c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005410:	3b01      	subs	r3, #1
 8005412:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800541a:	b29b      	uxth	r3, r3
 800541c:	029b      	lsls	r3, r3, #10
 800541e:	b29b      	uxth	r3, r3
 8005420:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005424:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005428:	b29a      	uxth	r2, r3
 800542a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800542c:	801a      	strh	r2, [r3, #0]
 800542e:	e01e      	b.n	800546e <USB_EPStartXfer+0x4f8>
 8005430:	463b      	mov	r3, r7
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	785b      	ldrb	r3, [r3, #1]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d119      	bne.n	800546e <USB_EPStartXfer+0x4f8>
 800543a:	1d3b      	adds	r3, r7, #4
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	657b      	str	r3, [r7, #84]	; 0x54
 8005440:	1d3b      	adds	r3, r7, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005448:	b29b      	uxth	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800544e:	4413      	add	r3, r2
 8005450:	657b      	str	r3, [r7, #84]	; 0x54
 8005452:	463b      	mov	r3, r7
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	00da      	lsls	r2, r3, #3
 800545a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800545c:	4413      	add	r3, r2
 800545e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005462:	653b      	str	r3, [r7, #80]	; 0x50
 8005464:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005468:	b29a      	uxth	r2, r3
 800546a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800546c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800546e:	463b      	mov	r3, r7
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	891b      	ldrh	r3, [r3, #8]
 8005474:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005478:	463b      	mov	r3, r7
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6959      	ldr	r1, [r3, #20]
 800547e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005482:	b29b      	uxth	r3, r3
 8005484:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005488:	1d38      	adds	r0, r7, #4
 800548a:	6800      	ldr	r0, [r0, #0]
 800548c:	f000 feb7 	bl	80061fe <USB_WritePMA>
            ep->xfer_buff += len;
 8005490:	463b      	mov	r3, r7
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	695a      	ldr	r2, [r3, #20]
 8005496:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800549a:	441a      	add	r2, r3
 800549c:	463b      	mov	r3, r7
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80054a2:	463b      	mov	r3, r7
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6a1a      	ldr	r2, [r3, #32]
 80054a8:	463b      	mov	r3, r7
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d909      	bls.n	80054c6 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 80054b2:	463b      	mov	r3, r7
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6a1a      	ldr	r2, [r3, #32]
 80054b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054bc:	1ad2      	subs	r2, r2, r3
 80054be:	463b      	mov	r3, r7
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	621a      	str	r2, [r3, #32]
 80054c4:	e008      	b.n	80054d8 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 80054c6:	463b      	mov	r3, r7
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80054d0:	463b      	mov	r3, r7
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2200      	movs	r2, #0
 80054d6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80054d8:	1d3b      	adds	r3, r7, #4
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	647b      	str	r3, [r7, #68]	; 0x44
 80054de:	463b      	mov	r3, r7
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	785b      	ldrb	r3, [r3, #1]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d164      	bne.n	80055b2 <USB_EPStartXfer+0x63c>
 80054e8:	1d3b      	adds	r3, r7, #4
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054ee:	1d3b      	adds	r3, r7, #4
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	461a      	mov	r2, r3
 80054fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054fc:	4413      	add	r3, r2
 80054fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005500:	463b      	mov	r3, r7
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	00da      	lsls	r2, r3, #3
 8005508:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800550a:	4413      	add	r3, r2
 800550c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005510:	63bb      	str	r3, [r7, #56]	; 0x38
 8005512:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005516:	2b00      	cmp	r3, #0
 8005518:	d112      	bne.n	8005540 <USB_EPStartXfer+0x5ca>
 800551a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800551c:	881b      	ldrh	r3, [r3, #0]
 800551e:	b29b      	uxth	r3, r3
 8005520:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005524:	b29a      	uxth	r2, r3
 8005526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005528:	801a      	strh	r2, [r3, #0]
 800552a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800552c:	881b      	ldrh	r3, [r3, #0]
 800552e:	b29b      	uxth	r3, r3
 8005530:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005534:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005538:	b29a      	uxth	r2, r3
 800553a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553c:	801a      	strh	r2, [r3, #0]
 800553e:	e054      	b.n	80055ea <USB_EPStartXfer+0x674>
 8005540:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005544:	2b3e      	cmp	r3, #62	; 0x3e
 8005546:	d817      	bhi.n	8005578 <USB_EPStartXfer+0x602>
 8005548:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800554c:	085b      	lsrs	r3, r3, #1
 800554e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005552:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	2b00      	cmp	r3, #0
 800555c:	d004      	beq.n	8005568 <USB_EPStartXfer+0x5f2>
 800555e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005562:	3301      	adds	r3, #1
 8005564:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005568:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800556c:	b29b      	uxth	r3, r3
 800556e:	029b      	lsls	r3, r3, #10
 8005570:	b29a      	uxth	r2, r3
 8005572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005574:	801a      	strh	r2, [r3, #0]
 8005576:	e038      	b.n	80055ea <USB_EPStartXfer+0x674>
 8005578:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800557c:	095b      	lsrs	r3, r3, #5
 800557e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005582:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005586:	f003 031f 	and.w	r3, r3, #31
 800558a:	2b00      	cmp	r3, #0
 800558c:	d104      	bne.n	8005598 <USB_EPStartXfer+0x622>
 800558e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005592:	3b01      	subs	r3, #1
 8005594:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005598:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800559c:	b29b      	uxth	r3, r3
 800559e:	029b      	lsls	r3, r3, #10
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ae:	801a      	strh	r2, [r3, #0]
 80055b0:	e01b      	b.n	80055ea <USB_EPStartXfer+0x674>
 80055b2:	463b      	mov	r3, r7
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	785b      	ldrb	r3, [r3, #1]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d116      	bne.n	80055ea <USB_EPStartXfer+0x674>
 80055bc:	1d3b      	adds	r3, r7, #4
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	461a      	mov	r2, r3
 80055c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055ca:	4413      	add	r3, r2
 80055cc:	647b      	str	r3, [r7, #68]	; 0x44
 80055ce:	463b      	mov	r3, r7
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	00da      	lsls	r2, r3, #3
 80055d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055d8:	4413      	add	r3, r2
 80055da:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80055de:	643b      	str	r3, [r7, #64]	; 0x40
 80055e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80055ea:	463b      	mov	r3, r7
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	895b      	ldrh	r3, [r3, #10]
 80055f0:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80055f4:	463b      	mov	r3, r7
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6959      	ldr	r1, [r3, #20]
 80055fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055fe:	b29b      	uxth	r3, r3
 8005600:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005604:	1d38      	adds	r0, r7, #4
 8005606:	6800      	ldr	r0, [r0, #0]
 8005608:	f000 fdf9 	bl	80061fe <USB_WritePMA>
 800560c:	e1e2      	b.n	80059d4 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800560e:	463b      	mov	r3, r7
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005618:	1d3b      	adds	r3, r7, #4
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	463b      	mov	r3, r7
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	4413      	add	r3, r2
 8005626:	881b      	ldrh	r3, [r3, #0]
 8005628:	b29b      	uxth	r3, r3
 800562a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800562e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005632:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8005636:	1d3b      	adds	r3, r7, #4
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	463b      	mov	r3, r7
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	441a      	add	r2, r3
 8005644:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8005648:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800564c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005650:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005658:	b29b      	uxth	r3, r3
 800565a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800565c:	1d3b      	adds	r3, r7, #4
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	663b      	str	r3, [r7, #96]	; 0x60
 8005662:	1d3b      	adds	r3, r7, #4
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800566a:	b29b      	uxth	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005670:	4413      	add	r3, r2
 8005672:	663b      	str	r3, [r7, #96]	; 0x60
 8005674:	463b      	mov	r3, r7
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	00da      	lsls	r2, r3, #3
 800567c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800567e:	4413      	add	r3, r2
 8005680:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005684:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005686:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800568a:	b29a      	uxth	r2, r3
 800568c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800568e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005690:	463b      	mov	r3, r7
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	891b      	ldrh	r3, [r3, #8]
 8005696:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800569a:	463b      	mov	r3, r7
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	6959      	ldr	r1, [r3, #20]
 80056a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80056aa:	1d38      	adds	r0, r7, #4
 80056ac:	6800      	ldr	r0, [r0, #0]
 80056ae:	f000 fda6 	bl	80061fe <USB_WritePMA>
 80056b2:	e18f      	b.n	80059d4 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80056b4:	1d3b      	adds	r3, r7, #4
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	463b      	mov	r3, r7
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4413      	add	r3, r2
 80056c2:	881b      	ldrh	r3, [r3, #0]
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 808f 	beq.w	80057ee <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80056d0:	1d3b      	adds	r3, r7, #4
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80056d6:	463b      	mov	r3, r7
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	785b      	ldrb	r3, [r3, #1]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d164      	bne.n	80057aa <USB_EPStartXfer+0x834>
 80056e0:	1d3b      	adds	r3, r7, #4
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	673b      	str	r3, [r7, #112]	; 0x70
 80056e6:	1d3b      	adds	r3, r7, #4
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	461a      	mov	r2, r3
 80056f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056f4:	4413      	add	r3, r2
 80056f6:	673b      	str	r3, [r7, #112]	; 0x70
 80056f8:	463b      	mov	r3, r7
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	00da      	lsls	r2, r3, #3
 8005700:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005702:	4413      	add	r3, r2
 8005704:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005708:	66fb      	str	r3, [r7, #108]	; 0x6c
 800570a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800570e:	2b00      	cmp	r3, #0
 8005710:	d112      	bne.n	8005738 <USB_EPStartXfer+0x7c2>
 8005712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005714:	881b      	ldrh	r3, [r3, #0]
 8005716:	b29b      	uxth	r3, r3
 8005718:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800571c:	b29a      	uxth	r2, r3
 800571e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005720:	801a      	strh	r2, [r3, #0]
 8005722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005724:	881b      	ldrh	r3, [r3, #0]
 8005726:	b29b      	uxth	r3, r3
 8005728:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800572c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005730:	b29a      	uxth	r2, r3
 8005732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005734:	801a      	strh	r2, [r3, #0]
 8005736:	e054      	b.n	80057e2 <USB_EPStartXfer+0x86c>
 8005738:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800573c:	2b3e      	cmp	r3, #62	; 0x3e
 800573e:	d817      	bhi.n	8005770 <USB_EPStartXfer+0x7fa>
 8005740:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005744:	085b      	lsrs	r3, r3, #1
 8005746:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800574a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d004      	beq.n	8005760 <USB_EPStartXfer+0x7ea>
 8005756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800575a:	3301      	adds	r3, #1
 800575c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005764:	b29b      	uxth	r3, r3
 8005766:	029b      	lsls	r3, r3, #10
 8005768:	b29a      	uxth	r2, r3
 800576a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800576c:	801a      	strh	r2, [r3, #0]
 800576e:	e038      	b.n	80057e2 <USB_EPStartXfer+0x86c>
 8005770:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005774:	095b      	lsrs	r3, r3, #5
 8005776:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800577a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	2b00      	cmp	r3, #0
 8005784:	d104      	bne.n	8005790 <USB_EPStartXfer+0x81a>
 8005786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800578a:	3b01      	subs	r3, #1
 800578c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005794:	b29b      	uxth	r3, r3
 8005796:	029b      	lsls	r3, r3, #10
 8005798:	b29b      	uxth	r3, r3
 800579a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800579e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057a6:	801a      	strh	r2, [r3, #0]
 80057a8:	e01b      	b.n	80057e2 <USB_EPStartXfer+0x86c>
 80057aa:	463b      	mov	r3, r7
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	785b      	ldrb	r3, [r3, #1]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d116      	bne.n	80057e2 <USB_EPStartXfer+0x86c>
 80057b4:	1d3b      	adds	r3, r7, #4
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057bc:	b29b      	uxth	r3, r3
 80057be:	461a      	mov	r2, r3
 80057c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057c2:	4413      	add	r3, r2
 80057c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80057c6:	463b      	mov	r3, r7
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	00da      	lsls	r2, r3, #3
 80057ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057d0:	4413      	add	r3, r2
 80057d2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80057d6:	677b      	str	r3, [r7, #116]	; 0x74
 80057d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057dc:	b29a      	uxth	r2, r3
 80057de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057e0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80057e2:	463b      	mov	r3, r7
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	895b      	ldrh	r3, [r3, #10]
 80057e8:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 80057ec:	e097      	b.n	800591e <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80057ee:	463b      	mov	r3, r7
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	785b      	ldrb	r3, [r3, #1]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d168      	bne.n	80058ca <USB_EPStartXfer+0x954>
 80057f8:	1d3b      	adds	r3, r7, #4
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005800:	1d3b      	adds	r3, r7, #4
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005808:	b29b      	uxth	r3, r3
 800580a:	461a      	mov	r2, r3
 800580c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005810:	4413      	add	r3, r2
 8005812:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005816:	463b      	mov	r3, r7
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	00da      	lsls	r2, r3, #3
 800581e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005822:	4413      	add	r3, r2
 8005824:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005828:	67fb      	str	r3, [r7, #124]	; 0x7c
 800582a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800582e:	2b00      	cmp	r3, #0
 8005830:	d112      	bne.n	8005858 <USB_EPStartXfer+0x8e2>
 8005832:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005834:	881b      	ldrh	r3, [r3, #0]
 8005836:	b29b      	uxth	r3, r3
 8005838:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800583c:	b29a      	uxth	r2, r3
 800583e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005840:	801a      	strh	r2, [r3, #0]
 8005842:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005844:	881b      	ldrh	r3, [r3, #0]
 8005846:	b29b      	uxth	r3, r3
 8005848:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800584c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005850:	b29a      	uxth	r2, r3
 8005852:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005854:	801a      	strh	r2, [r3, #0]
 8005856:	e05d      	b.n	8005914 <USB_EPStartXfer+0x99e>
 8005858:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800585c:	2b3e      	cmp	r3, #62	; 0x3e
 800585e:	d817      	bhi.n	8005890 <USB_EPStartXfer+0x91a>
 8005860:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005864:	085b      	lsrs	r3, r3, #1
 8005866:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800586a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d004      	beq.n	8005880 <USB_EPStartXfer+0x90a>
 8005876:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800587a:	3301      	adds	r3, #1
 800587c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005880:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005884:	b29b      	uxth	r3, r3
 8005886:	029b      	lsls	r3, r3, #10
 8005888:	b29a      	uxth	r2, r3
 800588a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800588c:	801a      	strh	r2, [r3, #0]
 800588e:	e041      	b.n	8005914 <USB_EPStartXfer+0x99e>
 8005890:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005894:	095b      	lsrs	r3, r3, #5
 8005896:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800589a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800589e:	f003 031f 	and.w	r3, r3, #31
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d104      	bne.n	80058b0 <USB_EPStartXfer+0x93a>
 80058a6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80058aa:	3b01      	subs	r3, #1
 80058ac:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80058b0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	029b      	lsls	r3, r3, #10
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80058c6:	801a      	strh	r2, [r3, #0]
 80058c8:	e024      	b.n	8005914 <USB_EPStartXfer+0x99e>
 80058ca:	463b      	mov	r3, r7
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	785b      	ldrb	r3, [r3, #1]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d11f      	bne.n	8005914 <USB_EPStartXfer+0x99e>
 80058d4:	1d3b      	adds	r3, r7, #4
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80058dc:	1d3b      	adds	r3, r7, #4
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	461a      	mov	r2, r3
 80058e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80058ec:	4413      	add	r3, r2
 80058ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80058f2:	463b      	mov	r3, r7
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	00da      	lsls	r2, r3, #3
 80058fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80058fe:	4413      	add	r3, r2
 8005900:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005904:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005908:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800590c:	b29a      	uxth	r2, r3
 800590e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005912:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005914:	463b      	mov	r3, r7
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	891b      	ldrh	r3, [r3, #8]
 800591a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800591e:	463b      	mov	r3, r7
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	6959      	ldr	r1, [r3, #20]
 8005924:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005928:	b29b      	uxth	r3, r3
 800592a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800592e:	1d38      	adds	r0, r7, #4
 8005930:	6800      	ldr	r0, [r0, #0]
 8005932:	f000 fc64 	bl	80061fe <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005936:	463b      	mov	r3, r7
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d122      	bne.n	8005986 <USB_EPStartXfer+0xa10>
 8005940:	1d3b      	adds	r3, r7, #4
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	463b      	mov	r3, r7
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	881b      	ldrh	r3, [r3, #0]
 8005950:	b29b      	uxth	r3, r3
 8005952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800595e:	1d3b      	adds	r3, r7, #4
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	463b      	mov	r3, r7
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	441a      	add	r2, r3
 800596c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8005970:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005974:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005978:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800597c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005980:	b29b      	uxth	r3, r3
 8005982:	8013      	strh	r3, [r2, #0]
 8005984:	e026      	b.n	80059d4 <USB_EPStartXfer+0xa5e>
 8005986:	463b      	mov	r3, r7
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d121      	bne.n	80059d4 <USB_EPStartXfer+0xa5e>
 8005990:	1d3b      	adds	r3, r7, #4
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	463b      	mov	r3, r7
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	781b      	ldrb	r3, [r3, #0]
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	881b      	ldrh	r3, [r3, #0]
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059aa:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80059ae:	1d3b      	adds	r3, r7, #4
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	463b      	mov	r3, r7
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	441a      	add	r2, r3
 80059bc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80059c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80059cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80059d4:	1d3b      	adds	r3, r7, #4
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	463b      	mov	r3, r7
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	881b      	ldrh	r3, [r3, #0]
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	f107 020e 	add.w	r2, r7, #14
 80059ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059f2:	8013      	strh	r3, [r2, #0]
 80059f4:	f107 030e 	add.w	r3, r7, #14
 80059f8:	f107 020e 	add.w	r2, r7, #14
 80059fc:	8812      	ldrh	r2, [r2, #0]
 80059fe:	f082 0210 	eor.w	r2, r2, #16
 8005a02:	801a      	strh	r2, [r3, #0]
 8005a04:	f107 030e 	add.w	r3, r7, #14
 8005a08:	f107 020e 	add.w	r2, r7, #14
 8005a0c:	8812      	ldrh	r2, [r2, #0]
 8005a0e:	f082 0220 	eor.w	r2, r2, #32
 8005a12:	801a      	strh	r2, [r3, #0]
 8005a14:	1d3b      	adds	r3, r7, #4
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	463b      	mov	r3, r7
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	441a      	add	r2, r3
 8005a22:	f107 030e 	add.w	r3, r7, #14
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	8013      	strh	r3, [r2, #0]
 8005a3c:	e3b5      	b.n	80061aa <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005a3e:	463b      	mov	r3, r7
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	7b1b      	ldrb	r3, [r3, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f040 8090 	bne.w	8005b6a <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005a4a:	463b      	mov	r3, r7
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	699a      	ldr	r2, [r3, #24]
 8005a50:	463b      	mov	r3, r7
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d90e      	bls.n	8005a78 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8005a5a:	463b      	mov	r3, r7
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8005a64:	463b      	mov	r3, r7
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699a      	ldr	r2, [r3, #24]
 8005a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a6e:	1ad2      	subs	r2, r2, r3
 8005a70:	463b      	mov	r3, r7
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	619a      	str	r2, [r3, #24]
 8005a76:	e008      	b.n	8005a8a <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8005a78:	463b      	mov	r3, r7
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8005a82:	463b      	mov	r3, r7
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2200      	movs	r2, #0
 8005a88:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005a8a:	1d3b      	adds	r3, r7, #4
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005a92:	1d3b      	adds	r3, r7, #4
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005aa8:	463b      	mov	r3, r7
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	00da      	lsls	r2, r3, #3
 8005ab0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005ab4:	4413      	add	r3, r2
 8005ab6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005aba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005abe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d116      	bne.n	8005af4 <USB_EPStartXfer+0xb7e>
 8005ac6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005aca:	881b      	ldrh	r3, [r3, #0]
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005ad8:	801a      	strh	r2, [r3, #0]
 8005ada:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005ade:	881b      	ldrh	r3, [r3, #0]
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ae6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005af0:	801a      	strh	r2, [r3, #0]
 8005af2:	e32c      	b.n	800614e <USB_EPStartXfer+0x11d8>
 8005af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005af8:	2b3e      	cmp	r3, #62	; 0x3e
 8005afa:	d818      	bhi.n	8005b2e <USB_EPStartXfer+0xbb8>
 8005afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b00:	085b      	lsrs	r3, r3, #1
 8005b02:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005b06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d004      	beq.n	8005b1c <USB_EPStartXfer+0xba6>
 8005b12:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005b16:	3301      	adds	r3, #1
 8005b18:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005b1c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	029b      	lsls	r3, r3, #10
 8005b24:	b29a      	uxth	r2, r3
 8005b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005b2a:	801a      	strh	r2, [r3, #0]
 8005b2c:	e30f      	b.n	800614e <USB_EPStartXfer+0x11d8>
 8005b2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b32:	095b      	lsrs	r3, r3, #5
 8005b34:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005b38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b3c:	f003 031f 	and.w	r3, r3, #31
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d104      	bne.n	8005b4e <USB_EPStartXfer+0xbd8>
 8005b44:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005b4e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	029b      	lsls	r3, r3, #10
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005b66:	801a      	strh	r2, [r3, #0]
 8005b68:	e2f1      	b.n	800614e <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005b6a:	463b      	mov	r3, r7
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	78db      	ldrb	r3, [r3, #3]
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	f040 818f 	bne.w	8005e94 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005b76:	463b      	mov	r3, r7
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	785b      	ldrb	r3, [r3, #1]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d175      	bne.n	8005c6c <USB_EPStartXfer+0xcf6>
 8005b80:	1d3b      	adds	r3, r7, #4
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b88:	1d3b      	adds	r3, r7, #4
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	461a      	mov	r2, r3
 8005b94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005b98:	4413      	add	r3, r2
 8005b9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b9e:	463b      	mov	r3, r7
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	00da      	lsls	r2, r3, #3
 8005ba6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005baa:	4413      	add	r3, r2
 8005bac:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005bb4:	463b      	mov	r3, r7
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d116      	bne.n	8005bec <USB_EPStartXfer+0xc76>
 8005bbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005bc2:	881b      	ldrh	r3, [r3, #0]
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005bd0:	801a      	strh	r2, [r3, #0]
 8005bd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005bd6:	881b      	ldrh	r3, [r3, #0]
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005be8:	801a      	strh	r2, [r3, #0]
 8005bea:	e065      	b.n	8005cb8 <USB_EPStartXfer+0xd42>
 8005bec:	463b      	mov	r3, r7
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	2b3e      	cmp	r3, #62	; 0x3e
 8005bf4:	d81a      	bhi.n	8005c2c <USB_EPStartXfer+0xcb6>
 8005bf6:	463b      	mov	r3, r7
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	085b      	lsrs	r3, r3, #1
 8005bfe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c02:	463b      	mov	r3, r7
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	f003 0301 	and.w	r3, r3, #1
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d004      	beq.n	8005c1a <USB_EPStartXfer+0xca4>
 8005c10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005c14:	3301      	adds	r3, #1
 8005c16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	029b      	lsls	r3, r3, #10
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005c28:	801a      	strh	r2, [r3, #0]
 8005c2a:	e045      	b.n	8005cb8 <USB_EPStartXfer+0xd42>
 8005c2c:	463b      	mov	r3, r7
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	095b      	lsrs	r3, r3, #5
 8005c34:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c38:	463b      	mov	r3, r7
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	f003 031f 	and.w	r3, r3, #31
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d104      	bne.n	8005c50 <USB_EPStartXfer+0xcda>
 8005c46:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c50:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	029b      	lsls	r3, r3, #10
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005c68:	801a      	strh	r2, [r3, #0]
 8005c6a:	e025      	b.n	8005cb8 <USB_EPStartXfer+0xd42>
 8005c6c:	463b      	mov	r3, r7
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d120      	bne.n	8005cb8 <USB_EPStartXfer+0xd42>
 8005c76:	1d3b      	adds	r3, r7, #4
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c7e:	1d3b      	adds	r3, r7, #4
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	461a      	mov	r2, r3
 8005c8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005c8e:	4413      	add	r3, r2
 8005c90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c94:	463b      	mov	r3, r7
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	00da      	lsls	r2, r3, #3
 8005c9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005caa:	463b      	mov	r3, r7
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005cb6:	801a      	strh	r2, [r3, #0]
 8005cb8:	1d3b      	adds	r3, r7, #4
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005cc0:	463b      	mov	r3, r7
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	785b      	ldrb	r3, [r3, #1]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d175      	bne.n	8005db6 <USB_EPStartXfer+0xe40>
 8005cca:	1d3b      	adds	r3, r7, #4
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005cd2:	1d3b      	adds	r3, r7, #4
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	461a      	mov	r2, r3
 8005cde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005ce8:	463b      	mov	r3, r7
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	00da      	lsls	r2, r3, #3
 8005cf0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005cfa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005cfe:	463b      	mov	r3, r7
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d116      	bne.n	8005d36 <USB_EPStartXfer+0xdc0>
 8005d08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d0c:	881b      	ldrh	r3, [r3, #0]
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d1a:	801a      	strh	r2, [r3, #0]
 8005d1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d20:	881b      	ldrh	r3, [r3, #0]
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d32:	801a      	strh	r2, [r3, #0]
 8005d34:	e061      	b.n	8005dfa <USB_EPStartXfer+0xe84>
 8005d36:	463b      	mov	r3, r7
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	2b3e      	cmp	r3, #62	; 0x3e
 8005d3e:	d81a      	bhi.n	8005d76 <USB_EPStartXfer+0xe00>
 8005d40:	463b      	mov	r3, r7
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	085b      	lsrs	r3, r3, #1
 8005d48:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d4c:	463b      	mov	r3, r7
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	f003 0301 	and.w	r3, r3, #1
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d004      	beq.n	8005d64 <USB_EPStartXfer+0xdee>
 8005d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d5e:	3301      	adds	r3, #1
 8005d60:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	029b      	lsls	r3, r3, #10
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d72:	801a      	strh	r2, [r3, #0]
 8005d74:	e041      	b.n	8005dfa <USB_EPStartXfer+0xe84>
 8005d76:	463b      	mov	r3, r7
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	095b      	lsrs	r3, r3, #5
 8005d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d82:	463b      	mov	r3, r7
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f003 031f 	and.w	r3, r3, #31
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d104      	bne.n	8005d9a <USB_EPStartXfer+0xe24>
 8005d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d94:	3b01      	subs	r3, #1
 8005d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	029b      	lsls	r3, r3, #10
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005da8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005db2:	801a      	strh	r2, [r3, #0]
 8005db4:	e021      	b.n	8005dfa <USB_EPStartXfer+0xe84>
 8005db6:	463b      	mov	r3, r7
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	785b      	ldrb	r3, [r3, #1]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d11c      	bne.n	8005dfa <USB_EPStartXfer+0xe84>
 8005dc0:	1d3b      	adds	r3, r7, #4
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	461a      	mov	r2, r3
 8005dcc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005dd6:	463b      	mov	r3, r7
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	00da      	lsls	r2, r3, #3
 8005dde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005de2:	4413      	add	r3, r2
 8005de4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005de8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005dec:	463b      	mov	r3, r7
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005df8:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005dfa:	463b      	mov	r3, r7
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 81a4 	beq.w	800614e <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005e06:	1d3b      	adds	r3, r7, #4
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	463b      	mov	r3, r7
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	4413      	add	r3, r2
 8005e14:	881b      	ldrh	r3, [r3, #0]
 8005e16:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005e1a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d005      	beq.n	8005e32 <USB_EPStartXfer+0xebc>
 8005e26:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10d      	bne.n	8005e4e <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005e32:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f040 8187 	bne.w	800614e <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005e40:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f040 8180 	bne.w	800614e <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8005e4e:	1d3b      	adds	r3, r7, #4
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	463b      	mov	r3, r7
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4413      	add	r3, r2
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e68:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8005e6c:	1d3b      	adds	r3, r7, #4
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	463b      	mov	r3, r7
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	441a      	add	r2, r3
 8005e7a:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8005e7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e8a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	8013      	strh	r3, [r2, #0]
 8005e92:	e15c      	b.n	800614e <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005e94:	463b      	mov	r3, r7
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	78db      	ldrb	r3, [r3, #3]
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	f040 8155 	bne.w	800614a <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8005ea0:	463b      	mov	r3, r7
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	699a      	ldr	r2, [r3, #24]
 8005ea6:	463b      	mov	r3, r7
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d90e      	bls.n	8005ece <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8005eb0:	463b      	mov	r3, r7
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8005eba:	463b      	mov	r3, r7
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	699a      	ldr	r2, [r3, #24]
 8005ec0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ec4:	1ad2      	subs	r2, r2, r3
 8005ec6:	463b      	mov	r3, r7
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	619a      	str	r2, [r3, #24]
 8005ecc:	e008      	b.n	8005ee0 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8005ece:	463b      	mov	r3, r7
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8005ed8:	463b      	mov	r3, r7
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2200      	movs	r2, #0
 8005ede:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005ee0:	463b      	mov	r3, r7
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	785b      	ldrb	r3, [r3, #1]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d16f      	bne.n	8005fca <USB_EPStartXfer+0x1054>
 8005eea:	1d3b      	adds	r3, r7, #4
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ef2:	1d3b      	adds	r3, r7, #4
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	461a      	mov	r2, r3
 8005efe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005f02:	4413      	add	r3, r2
 8005f04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f08:	463b      	mov	r3, r7
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	00da      	lsls	r2, r3, #3
 8005f10:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005f14:	4413      	add	r3, r2
 8005f16:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005f1a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005f1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d116      	bne.n	8005f54 <USB_EPStartXfer+0xfde>
 8005f26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005f2a:	881b      	ldrh	r3, [r3, #0]
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005f38:	801a      	strh	r2, [r3, #0]
 8005f3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005f3e:	881b      	ldrh	r3, [r3, #0]
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005f50:	801a      	strh	r2, [r3, #0]
 8005f52:	e05f      	b.n	8006014 <USB_EPStartXfer+0x109e>
 8005f54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f58:	2b3e      	cmp	r3, #62	; 0x3e
 8005f5a:	d818      	bhi.n	8005f8e <USB_EPStartXfer+0x1018>
 8005f5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f60:	085b      	lsrs	r3, r3, #1
 8005f62:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d004      	beq.n	8005f7c <USB_EPStartXfer+0x1006>
 8005f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f76:	3301      	adds	r3, #1
 8005f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	029b      	lsls	r3, r3, #10
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005f8a:	801a      	strh	r2, [r3, #0]
 8005f8c:	e042      	b.n	8006014 <USB_EPStartXfer+0x109e>
 8005f8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f92:	095b      	lsrs	r3, r3, #5
 8005f94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f9c:	f003 031f 	and.w	r3, r3, #31
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d104      	bne.n	8005fae <USB_EPStartXfer+0x1038>
 8005fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005fae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	029b      	lsls	r3, r3, #10
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005fc6:	801a      	strh	r2, [r3, #0]
 8005fc8:	e024      	b.n	8006014 <USB_EPStartXfer+0x109e>
 8005fca:	463b      	mov	r3, r7
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	785b      	ldrb	r3, [r3, #1]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d11f      	bne.n	8006014 <USB_EPStartXfer+0x109e>
 8005fd4:	1d3b      	adds	r3, r7, #4
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005fdc:	1d3b      	adds	r3, r7, #4
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005fec:	4413      	add	r3, r2
 8005fee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005ff2:	463b      	mov	r3, r7
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	00da      	lsls	r2, r3, #3
 8005ffa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ffe:	4413      	add	r3, r2
 8006000:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006004:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006008:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800600c:	b29a      	uxth	r2, r3
 800600e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006012:	801a      	strh	r2, [r3, #0]
 8006014:	1d3b      	adds	r3, r7, #4
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800601c:	463b      	mov	r3, r7
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	785b      	ldrb	r3, [r3, #1]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d16f      	bne.n	8006106 <USB_EPStartXfer+0x1190>
 8006026:	1d3b      	adds	r3, r7, #4
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800602e:	1d3b      	adds	r3, r7, #4
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006036:	b29b      	uxth	r3, r3
 8006038:	461a      	mov	r2, r3
 800603a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800603e:	4413      	add	r3, r2
 8006040:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006044:	463b      	mov	r3, r7
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	00da      	lsls	r2, r3, #3
 800604c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006050:	4413      	add	r3, r2
 8006052:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006056:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800605a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800605e:	2b00      	cmp	r3, #0
 8006060:	d116      	bne.n	8006090 <USB_EPStartXfer+0x111a>
 8006062:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006066:	881b      	ldrh	r3, [r3, #0]
 8006068:	b29b      	uxth	r3, r3
 800606a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800606e:	b29a      	uxth	r2, r3
 8006070:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006074:	801a      	strh	r2, [r3, #0]
 8006076:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800607a:	881b      	ldrh	r3, [r3, #0]
 800607c:	b29b      	uxth	r3, r3
 800607e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006082:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006086:	b29a      	uxth	r2, r3
 8006088:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800608c:	801a      	strh	r2, [r3, #0]
 800608e:	e05e      	b.n	800614e <USB_EPStartXfer+0x11d8>
 8006090:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006094:	2b3e      	cmp	r3, #62	; 0x3e
 8006096:	d818      	bhi.n	80060ca <USB_EPStartXfer+0x1154>
 8006098:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800609c:	085b      	lsrs	r3, r3, #1
 800609e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80060a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d004      	beq.n	80060b8 <USB_EPStartXfer+0x1142>
 80060ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060b2:	3301      	adds	r3, #1
 80060b4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80060b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060bc:	b29b      	uxth	r3, r3
 80060be:	029b      	lsls	r3, r3, #10
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80060c6:	801a      	strh	r2, [r3, #0]
 80060c8:	e041      	b.n	800614e <USB_EPStartXfer+0x11d8>
 80060ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060ce:	095b      	lsrs	r3, r3, #5
 80060d0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80060d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060d8:	f003 031f 	and.w	r3, r3, #31
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d104      	bne.n	80060ea <USB_EPStartXfer+0x1174>
 80060e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060e4:	3b01      	subs	r3, #1
 80060e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80060ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	029b      	lsls	r3, r3, #10
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060fc:	b29a      	uxth	r2, r3
 80060fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006102:	801a      	strh	r2, [r3, #0]
 8006104:	e023      	b.n	800614e <USB_EPStartXfer+0x11d8>
 8006106:	463b      	mov	r3, r7
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	785b      	ldrb	r3, [r3, #1]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d11e      	bne.n	800614e <USB_EPStartXfer+0x11d8>
 8006110:	1d3b      	adds	r3, r7, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006118:	b29b      	uxth	r3, r3
 800611a:	461a      	mov	r2, r3
 800611c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006120:	4413      	add	r3, r2
 8006122:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006126:	463b      	mov	r3, r7
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	00da      	lsls	r2, r3, #3
 800612e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006132:	4413      	add	r3, r2
 8006134:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006138:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800613c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006140:	b29a      	uxth	r2, r3
 8006142:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006146:	801a      	strh	r2, [r3, #0]
 8006148:	e001      	b.n	800614e <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e02e      	b.n	80061ac <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800614e:	1d3b      	adds	r3, r7, #4
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	463b      	mov	r3, r7
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	4413      	add	r3, r2
 800615c:	881b      	ldrh	r3, [r3, #0]
 800615e:	b29b      	uxth	r3, r3
 8006160:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006168:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800616c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006170:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006174:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006178:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800617c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006180:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006184:	1d3b      	adds	r3, r7, #4
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	463b      	mov	r3, r7
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	441a      	add	r2, r3
 8006192:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006196:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800619a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800619e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
 80061be:	460b      	mov	r3, r1
 80061c0:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80061c2:	78fb      	ldrb	r3, [r7, #3]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d103      	bne.n	80061d0 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2280      	movs	r2, #128	; 0x80
 80061cc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80061de:	b480      	push	{r7}
 80061e0:	b085      	sub	sp, #20
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80061f0:	68fb      	ldr	r3, [r7, #12]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80061fe:	b480      	push	{r7}
 8006200:	b08d      	sub	sp, #52	; 0x34
 8006202:	af00      	add	r7, sp, #0
 8006204:	60f8      	str	r0, [r7, #12]
 8006206:	60b9      	str	r1, [r7, #8]
 8006208:	4611      	mov	r1, r2
 800620a:	461a      	mov	r2, r3
 800620c:	460b      	mov	r3, r1
 800620e:	80fb      	strh	r3, [r7, #6]
 8006210:	4613      	mov	r3, r2
 8006212:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006214:	88bb      	ldrh	r3, [r7, #4]
 8006216:	3301      	adds	r3, #1
 8006218:	085b      	lsrs	r3, r3, #1
 800621a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006224:	88fa      	ldrh	r2, [r7, #6]
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	4413      	add	r3, r2
 800622a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800622e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006234:	e01b      	b.n	800626e <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	3301      	adds	r3, #1
 8006240:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	b29b      	uxth	r3, r3
 8006248:	021b      	lsls	r3, r3, #8
 800624a:	b29b      	uxth	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	4313      	orrs	r3, r2
 8006252:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	b29a      	uxth	r2, r3
 8006258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800625c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625e:	3302      	adds	r3, #2
 8006260:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	3301      	adds	r3, #1
 8006266:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626a:	3b01      	subs	r3, #1
 800626c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800626e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1e0      	bne.n	8006236 <USB_WritePMA+0x38>
  }
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	3734      	adds	r7, #52	; 0x34
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006282:	b480      	push	{r7}
 8006284:	b08b      	sub	sp, #44	; 0x2c
 8006286:	af00      	add	r7, sp, #0
 8006288:	60f8      	str	r0, [r7, #12]
 800628a:	60b9      	str	r1, [r7, #8]
 800628c:	4611      	mov	r1, r2
 800628e:	461a      	mov	r2, r3
 8006290:	460b      	mov	r3, r1
 8006292:	80fb      	strh	r3, [r7, #6]
 8006294:	4613      	mov	r3, r2
 8006296:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006298:	88bb      	ldrh	r3, [r7, #4]
 800629a:	085b      	lsrs	r3, r3, #1
 800629c:	b29b      	uxth	r3, r3
 800629e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80062a8:	88fa      	ldrh	r2, [r7, #6]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062b2:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	627b      	str	r3, [r7, #36]	; 0x24
 80062b8:	e018      	b.n	80062ec <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80062ba:	6a3b      	ldr	r3, [r7, #32]
 80062bc:	881b      	ldrh	r3, [r3, #0]
 80062be:	b29b      	uxth	r3, r3
 80062c0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	3302      	adds	r3, #2
 80062c6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	b2da      	uxtb	r2, r3
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	3301      	adds	r3, #1
 80062d4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	0a1b      	lsrs	r3, r3, #8
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	3301      	adds	r3, #1
 80062e4:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	3b01      	subs	r3, #1
 80062ea:	627b      	str	r3, [r7, #36]	; 0x24
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1e3      	bne.n	80062ba <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80062f2:	88bb      	ldrh	r3, [r7, #4]
 80062f4:	f003 0301 	and.w	r3, r3, #1
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d007      	beq.n	800630e <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	b29b      	uxth	r3, r3
 8006304:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	b2da      	uxtb	r2, r3
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	701a      	strb	r2, [r3, #0]
  }
}
 800630e:	bf00      	nop
 8006310:	372c      	adds	r7, #44	; 0x2c
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <initializeRegisters>:
		{0x7C, 0x84},
		{0x7D, 0x03},
		{0x7E, 0x01},
};

void initializeRegisters(void){
 800631c:	b5b0      	push	{r4, r5, r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
	uint8_t error = 0;
 8006322:	2300      	movs	r3, #0
 8006324:	71fb      	strb	r3, [r7, #7]

	error = gestureInit();
 8006326:	f000 fb11 	bl	800694c <gestureInit>
 800632a:	4603      	mov	r3, r0
 800632c:	71fb      	strb	r3, [r7, #7]
	if(error){
 800632e:	79fb      	ldrb	r3, [r7, #7]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d010      	beq.n	8006356 <initializeRegisters+0x3a>
		strcpy((char*)ref, "\r\nInitializing Error");
 8006334:	4a18      	ldr	r2, [pc, #96]	; (8006398 <initializeRegisters+0x7c>)
 8006336:	4b19      	ldr	r3, [pc, #100]	; (800639c <initializeRegisters+0x80>)
 8006338:	4615      	mov	r5, r2
 800633a:	461c      	mov	r4, r3
 800633c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800633e:	6028      	str	r0, [r5, #0]
 8006340:	6069      	str	r1, [r5, #4]
 8006342:	60aa      	str	r2, [r5, #8]
 8006344:	60eb      	str	r3, [r5, #12]
 8006346:	6820      	ldr	r0, [r4, #0]
 8006348:	6128      	str	r0, [r5, #16]
 800634a:	7923      	ldrb	r3, [r4, #4]
 800634c:	752b      	strb	r3, [r5, #20]
		printf("Initializing Error");
 800634e:	4814      	ldr	r0, [pc, #80]	; (80063a0 <initializeRegisters+0x84>)
 8006350:	f000 fb9c 	bl	8006a8c <iprintf>
 8006354:	e00d      	b.n	8006372 <initializeRegisters+0x56>
	}else{
		strcpy((char*)ref, "\n\r Initialized");
 8006356:	4a10      	ldr	r2, [pc, #64]	; (8006398 <initializeRegisters+0x7c>)
 8006358:	4b12      	ldr	r3, [pc, #72]	; (80063a4 <initializeRegisters+0x88>)
 800635a:	4614      	mov	r4, r2
 800635c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800635e:	6020      	str	r0, [r4, #0]
 8006360:	6061      	str	r1, [r4, #4]
 8006362:	60a2      	str	r2, [r4, #8]
 8006364:	881a      	ldrh	r2, [r3, #0]
 8006366:	789b      	ldrb	r3, [r3, #2]
 8006368:	81a2      	strh	r2, [r4, #12]
 800636a:	73a3      	strb	r3, [r4, #14]
		printf("Initialized \n");
 800636c:	480e      	ldr	r0, [pc, #56]	; (80063a8 <initializeRegisters+0x8c>)
 800636e:	f000 fc13 	bl	8006b98 <puts>
	}
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 8006372:	4809      	ldr	r0, [pc, #36]	; (8006398 <initializeRegisters+0x7c>)
 8006374:	f7f9 ff34 	bl	80001e0 <strlen>
 8006378:	4603      	mov	r3, r0
 800637a:	b29a      	uxth	r2, r3
 800637c:	f04f 33ff 	mov.w	r3, #4294967295
 8006380:	4905      	ldr	r1, [pc, #20]	; (8006398 <initializeRegisters+0x7c>)
 8006382:	480a      	ldr	r0, [pc, #40]	; (80063ac <initializeRegisters+0x90>)
 8006384:	f7fe f9e9 	bl	800475a <HAL_UART_Transmit>
	HAL_Delay(500);
 8006388:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800638c:	f7fa fca6 	bl	8000cdc <HAL_Delay>
};
 8006390:	bf00      	nop
 8006392:	3708      	adds	r7, #8
 8006394:	46bd      	mov	sp, r7
 8006396:	bdb0      	pop	{r4, r5, r7, pc}
 8006398:	20000808 	.word	0x20000808
 800639c:	08007de0 	.word	0x08007de0
 80063a0:	08007df8 	.word	0x08007df8
 80063a4:	08007e0c 	.word	0x08007e0c
 80063a8:	08007e1c 	.word	0x08007e1c
 80063ac:	20000250 	.word	0x20000250

080063b0 <GESTURE_Actions>:

void GESTURE_Actions(void)
{
 80063b0:	b5b0      	push	{r4, r5, r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
	uint8_t data0 = 0, error;
 80063b6:	2300      	movs	r3, #0
 80063b8:	71bb      	strb	r3, [r7, #6]
	error = registerRead(0x43, 1, &data0); /* Read Bank 0 for gestures */
 80063ba:	1dbb      	adds	r3, r7, #6
 80063bc:	461a      	mov	r2, r3
 80063be:	2101      	movs	r1, #1
 80063c0:	2043      	movs	r0, #67	; 0x43
 80063c2:	f000 fa63 	bl	800688c <registerRead>
 80063c6:	4603      	mov	r3, r0
 80063c8:	71fb      	strb	r3, [r7, #7]

	if(!error){
 80063ca:	79fb      	ldrb	r3, [r7, #7]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f040 81d8 	bne.w	8006782 <GESTURE_Actions+0x3d2>
		switch(data0){ /* When will gestures be detected, the "data" will change */
 80063d2:	79bb      	ldrb	r3, [r7, #6]
 80063d4:	2b80      	cmp	r3, #128	; 0x80
 80063d6:	f000 81bf 	beq.w	8006758 <GESTURE_Actions+0x3a8>
 80063da:	2b80      	cmp	r3, #128	; 0x80
 80063dc:	f300 81d2 	bgt.w	8006784 <GESTURE_Actions+0x3d4>
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	dc49      	bgt.n	8006478 <GESTURE_Actions+0xc8>
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f340 81cd 	ble.w	8006784 <GESTURE_Actions+0x3d4>
 80063ea:	3b01      	subs	r3, #1
 80063ec:	2b1f      	cmp	r3, #31
 80063ee:	f200 81c9 	bhi.w	8006784 <GESTURE_Actions+0x3d4>
 80063f2:	a201      	add	r2, pc, #4	; (adr r2, 80063f8 <GESTURE_Actions+0x48>)
 80063f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f8:	08006481 	.word	0x08006481
 80063fc:	08006515 	.word	0x08006515
 8006400:	08006785 	.word	0x08006785
 8006404:	080065a5 	.word	0x080065a5
 8006408:	08006785 	.word	0x08006785
 800640c:	08006785 	.word	0x08006785
 8006410:	08006785 	.word	0x08006785
 8006414:	0800663f 	.word	0x0800663f
 8006418:	08006785 	.word	0x08006785
 800641c:	08006785 	.word	0x08006785
 8006420:	08006785 	.word	0x08006785
 8006424:	08006785 	.word	0x08006785
 8006428:	08006785 	.word	0x08006785
 800642c:	08006785 	.word	0x08006785
 8006430:	08006785 	.word	0x08006785
 8006434:	080066d7 	.word	0x080066d7
 8006438:	08006785 	.word	0x08006785
 800643c:	08006785 	.word	0x08006785
 8006440:	08006785 	.word	0x08006785
 8006444:	08006785 	.word	0x08006785
 8006448:	08006785 	.word	0x08006785
 800644c:	08006785 	.word	0x08006785
 8006450:	08006785 	.word	0x08006785
 8006454:	08006785 	.word	0x08006785
 8006458:	08006785 	.word	0x08006785
 800645c:	08006785 	.word	0x08006785
 8006460:	08006785 	.word	0x08006785
 8006464:	08006785 	.word	0x08006785
 8006468:	08006785 	.word	0x08006785
 800646c:	08006785 	.word	0x08006785
 8006470:	08006785 	.word	0x08006785
 8006474:	08006701 	.word	0x08006701
 8006478:	2b40      	cmp	r3, #64	; 0x40
 800647a:	f000 8157 	beq.w	800672c <GESTURE_Actions+0x37c>
 800647e:	e181      	b.n	8006784 <GESTURE_Actions+0x3d4>
		case GestureRight:
			HAL_Delay(GEST_ENTR_T);
 8006480:	f44f 7016 	mov.w	r0, #600	; 0x258
 8006484:	f7fa fc2a 	bl	8000cdc <HAL_Delay>
			registerRead(0x43, 1, &data0);
 8006488:	1dbb      	adds	r3, r7, #6
 800648a:	461a      	mov	r2, r3
 800648c:	2101      	movs	r1, #1
 800648e:	2043      	movs	r0, #67	; 0x43
 8006490:	f000 f9fc 	bl	800688c <registerRead>
			if(data0 == GestureForward){
 8006494:	79bb      	ldrb	r3, [r7, #6]
 8006496:	2b40      	cmp	r3, #64	; 0x40
 8006498:	d115      	bne.n	80064c6 <GESTURE_Actions+0x116>
				printf("Forward Gesture \n");
 800649a:	48c4      	ldr	r0, [pc, #784]	; (80067ac <GESTURE_Actions+0x3fc>)
 800649c:	f000 fb7c 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Forward Gesture");
 80064a0:	4ac3      	ldr	r2, [pc, #780]	; (80067b0 <GESTURE_Actions+0x400>)
 80064a2:	4bc4      	ldr	r3, [pc, #784]	; (80067b4 <GESTURE_Actions+0x404>)
 80064a4:	4615      	mov	r5, r2
 80064a6:	461c      	mov	r4, r3
 80064a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80064aa:	6028      	str	r0, [r5, #0]
 80064ac:	6069      	str	r1, [r5, #4]
 80064ae:	60aa      	str	r2, [r5, #8]
 80064b0:	60eb      	str	r3, [r5, #12]
 80064b2:	8823      	ldrh	r3, [r4, #0]
 80064b4:	78a2      	ldrb	r2, [r4, #2]
 80064b6:	822b      	strh	r3, [r5, #16]
 80064b8:	4613      	mov	r3, r2
 80064ba:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 80064bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064c0:	f7fa fc0c 	bl	8000cdc <HAL_Delay>
				HAL_Delay(GEST_QUIT_T);
			}else{
				printf("Right \n");
				strcpy((char*)ref, "\r\n Gesture Right");
			}
			break;
 80064c4:	e15e      	b.n	8006784 <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 80064c6:	79bb      	ldrb	r3, [r7, #6]
 80064c8:	2b80      	cmp	r3, #128	; 0x80
 80064ca:	d114      	bne.n	80064f6 <GESTURE_Actions+0x146>
				printf("Backwards \n");
 80064cc:	48ba      	ldr	r0, [pc, #744]	; (80067b8 <GESTURE_Actions+0x408>)
 80064ce:	f000 fb63 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Backwards Gesture");
 80064d2:	4ab7      	ldr	r2, [pc, #732]	; (80067b0 <GESTURE_Actions+0x400>)
 80064d4:	4bb9      	ldr	r3, [pc, #740]	; (80067bc <GESTURE_Actions+0x40c>)
 80064d6:	4615      	mov	r5, r2
 80064d8:	461c      	mov	r4, r3
 80064da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80064dc:	6028      	str	r0, [r5, #0]
 80064de:	6069      	str	r1, [r5, #4]
 80064e0:	60aa      	str	r2, [r5, #8]
 80064e2:	60eb      	str	r3, [r5, #12]
 80064e4:	6820      	ldr	r0, [r4, #0]
 80064e6:	6128      	str	r0, [r5, #16]
 80064e8:	7923      	ldrb	r3, [r4, #4]
 80064ea:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 80064ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064f0:	f7fa fbf4 	bl	8000cdc <HAL_Delay>
			break;
 80064f4:	e146      	b.n	8006784 <GESTURE_Actions+0x3d4>
				printf("Right \n");
 80064f6:	48b2      	ldr	r0, [pc, #712]	; (80067c0 <GESTURE_Actions+0x410>)
 80064f8:	f000 fb4e 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Gesture Right");
 80064fc:	4aac      	ldr	r2, [pc, #688]	; (80067b0 <GESTURE_Actions+0x400>)
 80064fe:	4bb1      	ldr	r3, [pc, #708]	; (80067c4 <GESTURE_Actions+0x414>)
 8006500:	4615      	mov	r5, r2
 8006502:	461c      	mov	r4, r3
 8006504:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006506:	6028      	str	r0, [r5, #0]
 8006508:	6069      	str	r1, [r5, #4]
 800650a:	60aa      	str	r2, [r5, #8]
 800650c:	60eb      	str	r3, [r5, #12]
 800650e:	7823      	ldrb	r3, [r4, #0]
 8006510:	742b      	strb	r3, [r5, #16]
			break;
 8006512:	e137      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureLeft:
			HAL_Delay(GEST_ENTR_T);
 8006514:	f44f 7016 	mov.w	r0, #600	; 0x258
 8006518:	f7fa fbe0 	bl	8000cdc <HAL_Delay>
			registerRead(0x43, 1, &data0);
 800651c:	1dbb      	adds	r3, r7, #6
 800651e:	461a      	mov	r2, r3
 8006520:	2101      	movs	r1, #1
 8006522:	2043      	movs	r0, #67	; 0x43
 8006524:	f000 f9b2 	bl	800688c <registerRead>
			if(data0 == GestureForward){
 8006528:	79bb      	ldrb	r3, [r7, #6]
 800652a:	2b40      	cmp	r3, #64	; 0x40
 800652c:	d115      	bne.n	800655a <GESTURE_Actions+0x1aa>
				printf("Forward \n");
 800652e:	48a6      	ldr	r0, [pc, #664]	; (80067c8 <GESTURE_Actions+0x418>)
 8006530:	f000 fb32 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Forward Gesture");
 8006534:	4a9e      	ldr	r2, [pc, #632]	; (80067b0 <GESTURE_Actions+0x400>)
 8006536:	4b9f      	ldr	r3, [pc, #636]	; (80067b4 <GESTURE_Actions+0x404>)
 8006538:	4615      	mov	r5, r2
 800653a:	461c      	mov	r4, r3
 800653c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800653e:	6028      	str	r0, [r5, #0]
 8006540:	6069      	str	r1, [r5, #4]
 8006542:	60aa      	str	r2, [r5, #8]
 8006544:	60eb      	str	r3, [r5, #12]
 8006546:	8823      	ldrh	r3, [r4, #0]
 8006548:	78a2      	ldrb	r2, [r4, #2]
 800654a:	822b      	strh	r3, [r5, #16]
 800654c:	4613      	mov	r3, r2
 800654e:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 8006550:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006554:	f7fa fbc2 	bl	8000cdc <HAL_Delay>
			}else{
				printf("Left \n");
				strcpy((char*)ref, "\r\n Gesture Left");
			}

			break;
 8006558:	e114      	b.n	8006784 <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 800655a:	79bb      	ldrb	r3, [r7, #6]
 800655c:	2b80      	cmp	r3, #128	; 0x80
 800655e:	d114      	bne.n	800658a <GESTURE_Actions+0x1da>
				printf("Backwards \n");
 8006560:	4895      	ldr	r0, [pc, #596]	; (80067b8 <GESTURE_Actions+0x408>)
 8006562:	f000 fb19 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Backwards Gesture");
 8006566:	4a92      	ldr	r2, [pc, #584]	; (80067b0 <GESTURE_Actions+0x400>)
 8006568:	4b94      	ldr	r3, [pc, #592]	; (80067bc <GESTURE_Actions+0x40c>)
 800656a:	4615      	mov	r5, r2
 800656c:	461c      	mov	r4, r3
 800656e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006570:	6028      	str	r0, [r5, #0]
 8006572:	6069      	str	r1, [r5, #4]
 8006574:	60aa      	str	r2, [r5, #8]
 8006576:	60eb      	str	r3, [r5, #12]
 8006578:	6820      	ldr	r0, [r4, #0]
 800657a:	6128      	str	r0, [r5, #16]
 800657c:	7923      	ldrb	r3, [r4, #4]
 800657e:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 8006580:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006584:	f7fa fbaa 	bl	8000cdc <HAL_Delay>
			break;
 8006588:	e0fc      	b.n	8006784 <GESTURE_Actions+0x3d4>
				printf("Left \n");
 800658a:	4890      	ldr	r0, [pc, #576]	; (80067cc <GESTURE_Actions+0x41c>)
 800658c:	f000 fb04 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Gesture Left");
 8006590:	4a87      	ldr	r2, [pc, #540]	; (80067b0 <GESTURE_Actions+0x400>)
 8006592:	4b8f      	ldr	r3, [pc, #572]	; (80067d0 <GESTURE_Actions+0x420>)
 8006594:	4614      	mov	r4, r2
 8006596:	461d      	mov	r5, r3
 8006598:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800659a:	6020      	str	r0, [r4, #0]
 800659c:	6061      	str	r1, [r4, #4]
 800659e:	60a2      	str	r2, [r4, #8]
 80065a0:	60e3      	str	r3, [r4, #12]
			break;
 80065a2:	e0ef      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureUp:
			HAL_Delay(GEST_ENTR_T);
 80065a4:	f44f 7016 	mov.w	r0, #600	; 0x258
 80065a8:	f7fa fb98 	bl	8000cdc <HAL_Delay>
			registerRead(0x43, 1, &data0);
 80065ac:	1dbb      	adds	r3, r7, #6
 80065ae:	461a      	mov	r2, r3
 80065b0:	2101      	movs	r1, #1
 80065b2:	2043      	movs	r0, #67	; 0x43
 80065b4:	f000 f96a 	bl	800688c <registerRead>
			if(data0 == GestureForward){
 80065b8:	79bb      	ldrb	r3, [r7, #6]
 80065ba:	2b40      	cmp	r3, #64	; 0x40
 80065bc:	d115      	bne.n	80065ea <GESTURE_Actions+0x23a>
				printf("Forward \n");
 80065be:	4882      	ldr	r0, [pc, #520]	; (80067c8 <GESTURE_Actions+0x418>)
 80065c0:	f000 faea 	bl	8006b98 <puts>
				strcpy((char*)ref, "\n\r Forward Gesture");
 80065c4:	4a7a      	ldr	r2, [pc, #488]	; (80067b0 <GESTURE_Actions+0x400>)
 80065c6:	4b83      	ldr	r3, [pc, #524]	; (80067d4 <GESTURE_Actions+0x424>)
 80065c8:	4615      	mov	r5, r2
 80065ca:	461c      	mov	r4, r3
 80065cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80065ce:	6028      	str	r0, [r5, #0]
 80065d0:	6069      	str	r1, [r5, #4]
 80065d2:	60aa      	str	r2, [r5, #8]
 80065d4:	60eb      	str	r3, [r5, #12]
 80065d6:	8823      	ldrh	r3, [r4, #0]
 80065d8:	78a2      	ldrb	r2, [r4, #2]
 80065da:	822b      	strh	r3, [r5, #16]
 80065dc:	4613      	mov	r3, r2
 80065de:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 80065e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065e4:	f7fa fb7a 	bl	8000cdc <HAL_Delay>
				HAL_Delay(GEST_QUIT_T);
			}else{
				printf("Up \n");
				strcpy((char*)ref, "\r\n Upwards Gesture");
			}
			break;
 80065e8:	e0cc      	b.n	8006784 <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 80065ea:	79bb      	ldrb	r3, [r7, #6]
 80065ec:	2b80      	cmp	r3, #128	; 0x80
 80065ee:	d114      	bne.n	800661a <GESTURE_Actions+0x26a>
				printf("Backwards \n");
 80065f0:	4871      	ldr	r0, [pc, #452]	; (80067b8 <GESTURE_Actions+0x408>)
 80065f2:	f000 fad1 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Backwards Gesture");
 80065f6:	4a6e      	ldr	r2, [pc, #440]	; (80067b0 <GESTURE_Actions+0x400>)
 80065f8:	4b70      	ldr	r3, [pc, #448]	; (80067bc <GESTURE_Actions+0x40c>)
 80065fa:	4615      	mov	r5, r2
 80065fc:	461c      	mov	r4, r3
 80065fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006600:	6028      	str	r0, [r5, #0]
 8006602:	6069      	str	r1, [r5, #4]
 8006604:	60aa      	str	r2, [r5, #8]
 8006606:	60eb      	str	r3, [r5, #12]
 8006608:	6820      	ldr	r0, [r4, #0]
 800660a:	6128      	str	r0, [r5, #16]
 800660c:	7923      	ldrb	r3, [r4, #4]
 800660e:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 8006610:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006614:	f7fa fb62 	bl	8000cdc <HAL_Delay>
			break;
 8006618:	e0b4      	b.n	8006784 <GESTURE_Actions+0x3d4>
				printf("Up \n");
 800661a:	486f      	ldr	r0, [pc, #444]	; (80067d8 <GESTURE_Actions+0x428>)
 800661c:	f000 fabc 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Upwards Gesture");
 8006620:	4a63      	ldr	r2, [pc, #396]	; (80067b0 <GESTURE_Actions+0x400>)
 8006622:	4b6e      	ldr	r3, [pc, #440]	; (80067dc <GESTURE_Actions+0x42c>)
 8006624:	4615      	mov	r5, r2
 8006626:	461c      	mov	r4, r3
 8006628:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800662a:	6028      	str	r0, [r5, #0]
 800662c:	6069      	str	r1, [r5, #4]
 800662e:	60aa      	str	r2, [r5, #8]
 8006630:	60eb      	str	r3, [r5, #12]
 8006632:	8823      	ldrh	r3, [r4, #0]
 8006634:	78a2      	ldrb	r2, [r4, #2]
 8006636:	822b      	strh	r3, [r5, #16]
 8006638:	4613      	mov	r3, r2
 800663a:	74ab      	strb	r3, [r5, #18]
			break;
 800663c:	e0a2      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureDown:
			HAL_Delay(GEST_ENTR_T);
 800663e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8006642:	f7fa fb4b 	bl	8000cdc <HAL_Delay>
			registerRead(0x43, 1, &data0);
 8006646:	1dbb      	adds	r3, r7, #6
 8006648:	461a      	mov	r2, r3
 800664a:	2101      	movs	r1, #1
 800664c:	2043      	movs	r0, #67	; 0x43
 800664e:	f000 f91d 	bl	800688c <registerRead>
			if(data0 == GestureForward){
 8006652:	79bb      	ldrb	r3, [r7, #6]
 8006654:	2b40      	cmp	r3, #64	; 0x40
 8006656:	d115      	bne.n	8006684 <GESTURE_Actions+0x2d4>
				printf("Forward \n");
 8006658:	485b      	ldr	r0, [pc, #364]	; (80067c8 <GESTURE_Actions+0x418>)
 800665a:	f000 fa9d 	bl	8006b98 <puts>
				strcpy((char*)ref, "\r\n Forward Gesture");
 800665e:	4a54      	ldr	r2, [pc, #336]	; (80067b0 <GESTURE_Actions+0x400>)
 8006660:	4b54      	ldr	r3, [pc, #336]	; (80067b4 <GESTURE_Actions+0x404>)
 8006662:	4615      	mov	r5, r2
 8006664:	461c      	mov	r4, r3
 8006666:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006668:	6028      	str	r0, [r5, #0]
 800666a:	6069      	str	r1, [r5, #4]
 800666c:	60aa      	str	r2, [r5, #8]
 800666e:	60eb      	str	r3, [r5, #12]
 8006670:	8823      	ldrh	r3, [r4, #0]
 8006672:	78a2      	ldrb	r2, [r4, #2]
 8006674:	822b      	strh	r3, [r5, #16]
 8006676:	4613      	mov	r3, r2
 8006678:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 800667a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800667e:	f7fa fb2d 	bl	8000cdc <HAL_Delay>
				HAL_Delay(GEST_QUIT_T);
			}else{
				strcpy((char*)ref, "\r\n Downwards Gesture");
				printf("Downwards Gesture \n");
			}
			break;
 8006682:	e07f      	b.n	8006784 <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 8006684:	79bb      	ldrb	r3, [r7, #6]
 8006686:	2b80      	cmp	r3, #128	; 0x80
 8006688:	d114      	bne.n	80066b4 <GESTURE_Actions+0x304>
				printf("Backwards \n");
 800668a:	484b      	ldr	r0, [pc, #300]	; (80067b8 <GESTURE_Actions+0x408>)
 800668c:	f000 fa84 	bl	8006b98 <puts>
				strcpy((char*)ref, "\n\r Backwards Gesture");
 8006690:	4a47      	ldr	r2, [pc, #284]	; (80067b0 <GESTURE_Actions+0x400>)
 8006692:	4b53      	ldr	r3, [pc, #332]	; (80067e0 <GESTURE_Actions+0x430>)
 8006694:	4615      	mov	r5, r2
 8006696:	461c      	mov	r4, r3
 8006698:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800669a:	6028      	str	r0, [r5, #0]
 800669c:	6069      	str	r1, [r5, #4]
 800669e:	60aa      	str	r2, [r5, #8]
 80066a0:	60eb      	str	r3, [r5, #12]
 80066a2:	6820      	ldr	r0, [r4, #0]
 80066a4:	6128      	str	r0, [r5, #16]
 80066a6:	7923      	ldrb	r3, [r4, #4]
 80066a8:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 80066aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80066ae:	f7fa fb15 	bl	8000cdc <HAL_Delay>
			break;
 80066b2:	e067      	b.n	8006784 <GESTURE_Actions+0x3d4>
				strcpy((char*)ref, "\r\n Downwards Gesture");
 80066b4:	4a3e      	ldr	r2, [pc, #248]	; (80067b0 <GESTURE_Actions+0x400>)
 80066b6:	4b4b      	ldr	r3, [pc, #300]	; (80067e4 <GESTURE_Actions+0x434>)
 80066b8:	4615      	mov	r5, r2
 80066ba:	461c      	mov	r4, r3
 80066bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066be:	6028      	str	r0, [r5, #0]
 80066c0:	6069      	str	r1, [r5, #4]
 80066c2:	60aa      	str	r2, [r5, #8]
 80066c4:	60eb      	str	r3, [r5, #12]
 80066c6:	6820      	ldr	r0, [r4, #0]
 80066c8:	6128      	str	r0, [r5, #16]
 80066ca:	7923      	ldrb	r3, [r4, #4]
 80066cc:	752b      	strb	r3, [r5, #20]
				printf("Downwards Gesture \n");
 80066ce:	4846      	ldr	r0, [pc, #280]	; (80067e8 <GESTURE_Actions+0x438>)
 80066d0:	f000 fa62 	bl	8006b98 <puts>
			break;
 80066d4:	e056      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureCW:
			printf("Clockwise Gesture \n");
 80066d6:	4845      	ldr	r0, [pc, #276]	; (80067ec <GESTURE_Actions+0x43c>)
 80066d8:	f000 fa5e 	bl	8006b98 <puts>
			strcpy((char*)ref, "\r\n Clockwise Gesture");
 80066dc:	4a34      	ldr	r2, [pc, #208]	; (80067b0 <GESTURE_Actions+0x400>)
 80066de:	4b44      	ldr	r3, [pc, #272]	; (80067f0 <GESTURE_Actions+0x440>)
 80066e0:	4615      	mov	r5, r2
 80066e2:	461c      	mov	r4, r3
 80066e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066e6:	6028      	str	r0, [r5, #0]
 80066e8:	6069      	str	r1, [r5, #4]
 80066ea:	60aa      	str	r2, [r5, #8]
 80066ec:	60eb      	str	r3, [r5, #12]
 80066ee:	6820      	ldr	r0, [r4, #0]
 80066f0:	6128      	str	r0, [r5, #16]
 80066f2:	7923      	ldrb	r3, [r4, #4]
 80066f4:	752b      	strb	r3, [r5, #20]
			HAL_Delay(GEST_QUIT_T);
 80066f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80066fa:	f7fa faef 	bl	8000cdc <HAL_Delay>
			break;
 80066fe:	e041      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureACW:
			printf("Anti-Clockwise Gesture \n");
 8006700:	483c      	ldr	r0, [pc, #240]	; (80067f4 <GESTURE_Actions+0x444>)
 8006702:	f000 fa49 	bl	8006b98 <puts>
			strcpy((char*)ref, "\r\n Anti-clockwise Gesture");
 8006706:	4a2a      	ldr	r2, [pc, #168]	; (80067b0 <GESTURE_Actions+0x400>)
 8006708:	4b3b      	ldr	r3, [pc, #236]	; (80067f8 <GESTURE_Actions+0x448>)
 800670a:	4615      	mov	r5, r2
 800670c:	461c      	mov	r4, r3
 800670e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006710:	6028      	str	r0, [r5, #0]
 8006712:	6069      	str	r1, [r5, #4]
 8006714:	60aa      	str	r2, [r5, #8]
 8006716:	60eb      	str	r3, [r5, #12]
 8006718:	cc03      	ldmia	r4!, {r0, r1}
 800671a:	6128      	str	r0, [r5, #16]
 800671c:	6169      	str	r1, [r5, #20]
 800671e:	8823      	ldrh	r3, [r4, #0]
 8006720:	832b      	strh	r3, [r5, #24]
			HAL_Delay(GEST_QUIT_T);
 8006722:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006726:	f7fa fad9 	bl	8000cdc <HAL_Delay>
			break;
 800672a:	e02b      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureForward:
			printf("Forward \n");
 800672c:	4826      	ldr	r0, [pc, #152]	; (80067c8 <GESTURE_Actions+0x418>)
 800672e:	f000 fa33 	bl	8006b98 <puts>
			strcpy((char*)ref, "\r\n Forward Gesture");
 8006732:	4a1f      	ldr	r2, [pc, #124]	; (80067b0 <GESTURE_Actions+0x400>)
 8006734:	4b1f      	ldr	r3, [pc, #124]	; (80067b4 <GESTURE_Actions+0x404>)
 8006736:	4615      	mov	r5, r2
 8006738:	461c      	mov	r4, r3
 800673a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800673c:	6028      	str	r0, [r5, #0]
 800673e:	6069      	str	r1, [r5, #4]
 8006740:	60aa      	str	r2, [r5, #8]
 8006742:	60eb      	str	r3, [r5, #12]
 8006744:	8823      	ldrh	r3, [r4, #0]
 8006746:	78a2      	ldrb	r2, [r4, #2]
 8006748:	822b      	strh	r3, [r5, #16]
 800674a:	4613      	mov	r3, r2
 800674c:	74ab      	strb	r3, [r5, #18]
			HAL_Delay(GEST_QUIT_T);
 800674e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006752:	f7fa fac3 	bl	8000cdc <HAL_Delay>
			break;
 8006756:	e015      	b.n	8006784 <GESTURE_Actions+0x3d4>

		case GestureBackwards:
			printf("Backwards Gesture \n");
 8006758:	4828      	ldr	r0, [pc, #160]	; (80067fc <GESTURE_Actions+0x44c>)
 800675a:	f000 fa1d 	bl	8006b98 <puts>
			strcpy((char*)ref, "\r\n Backwards Gesture");
 800675e:	4a14      	ldr	r2, [pc, #80]	; (80067b0 <GESTURE_Actions+0x400>)
 8006760:	4b16      	ldr	r3, [pc, #88]	; (80067bc <GESTURE_Actions+0x40c>)
 8006762:	4615      	mov	r5, r2
 8006764:	461c      	mov	r4, r3
 8006766:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006768:	6028      	str	r0, [r5, #0]
 800676a:	6069      	str	r1, [r5, #4]
 800676c:	60aa      	str	r2, [r5, #8]
 800676e:	60eb      	str	r3, [r5, #12]
 8006770:	6820      	ldr	r0, [r4, #0]
 8006772:	6128      	str	r0, [r5, #16]
 8006774:	7923      	ldrb	r3, [r4, #4]
 8006776:	752b      	strb	r3, [r5, #20]
			HAL_Delay(GEST_QUIT_T);
 8006778:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800677c:	f7fa faae 	bl	8000cdc <HAL_Delay>
			break;
 8006780:	e000      	b.n	8006784 <GESTURE_Actions+0x3d4>
		}
	}
 8006782:	bf00      	nop
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 8006784:	480a      	ldr	r0, [pc, #40]	; (80067b0 <GESTURE_Actions+0x400>)
 8006786:	f7f9 fd2b 	bl	80001e0 <strlen>
 800678a:	4603      	mov	r3, r0
 800678c:	b29a      	uxth	r2, r3
 800678e:	f04f 33ff 	mov.w	r3, #4294967295
 8006792:	4907      	ldr	r1, [pc, #28]	; (80067b0 <GESTURE_Actions+0x400>)
 8006794:	481a      	ldr	r0, [pc, #104]	; (8006800 <GESTURE_Actions+0x450>)
 8006796:	f7fd ffe0 	bl	800475a <HAL_UART_Transmit>
	HAL_Delay(500);
 800679a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800679e:	f7fa fa9d 	bl	8000cdc <HAL_Delay>
};
 80067a2:	bf00      	nop
 80067a4:	3708      	adds	r7, #8
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bdb0      	pop	{r4, r5, r7, pc}
 80067aa:	bf00      	nop
 80067ac:	08007e2c 	.word	0x08007e2c
 80067b0:	20000808 	.word	0x20000808
 80067b4:	08007e40 	.word	0x08007e40
 80067b8:	08007e54 	.word	0x08007e54
 80067bc:	08007e60 	.word	0x08007e60
 80067c0:	08007e78 	.word	0x08007e78
 80067c4:	08007e80 	.word	0x08007e80
 80067c8:	08007e94 	.word	0x08007e94
 80067cc:	08007ea0 	.word	0x08007ea0
 80067d0:	08007ea8 	.word	0x08007ea8
 80067d4:	08007eb8 	.word	0x08007eb8
 80067d8:	08007ecc 	.word	0x08007ecc
 80067dc:	08007ed0 	.word	0x08007ed0
 80067e0:	08007ee4 	.word	0x08007ee4
 80067e4:	08007efc 	.word	0x08007efc
 80067e8:	08007f14 	.word	0x08007f14
 80067ec:	08007f28 	.word	0x08007f28
 80067f0:	08007f3c 	.word	0x08007f3c
 80067f4:	08007f54 	.word	0x08007f54
 80067f8:	08007f6c 	.word	0x08007f6c
 80067fc:	08007f88 	.word	0x08007f88
 8006800:	20000250 	.word	0x20000250

08006804 <registerWrite>:




static uint8_t registerWrite(uint8_t address, uint8_t cmd)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af02      	add	r7, sp, #8
 800680a:	4603      	mov	r3, r0
 800680c:	460a      	mov	r2, r1
 800680e:	71fb      	strb	r3, [r7, #7]
 8006810:	4613      	mov	r3, r2
 8006812:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[3];
	tmp[0] = address;
 8006814:	79fb      	ldrb	r3, [r7, #7]
 8006816:	733b      	strb	r3, [r7, #12]
	tmp[1] = cmd;
 8006818:	79bb      	ldrb	r3, [r7, #6]
 800681a:	737b      	strb	r3, [r7, #13]
	char result = 1;
 800681c:	2301      	movs	r3, #1
 800681e:	73fb      	strb	r3, [r7, #15]

	result = HAL_I2C_Master_Transmit(&HandleI2C, GESTURE_ADDRESS_I2C << 1, tmp, 2, 100);
 8006820:	f107 020c 	add.w	r2, r7, #12
 8006824:	2364      	movs	r3, #100	; 0x64
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	2302      	movs	r3, #2
 800682a:	21e6      	movs	r1, #230	; 0xe6
 800682c:	4812      	ldr	r0, [pc, #72]	; (8006878 <registerWrite+0x74>)
 800682e:	f7fa fdbd 	bl	80013ac <HAL_I2C_Master_Transmit>
 8006832:	4603      	mov	r3, r0
 8006834:	73fb      	strb	r3, [r7, #15]

	if (result != 0)
 8006836:	7bfb      	ldrb	r3, [r7, #15]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d008      	beq.n	800684e <registerWrite+0x4a>
	{
		sprintf((char*)ref, "\r\n Transmission Error %d", result);
 800683c:	7bfb      	ldrb	r3, [r7, #15]
 800683e:	461a      	mov	r2, r3
 8006840:	490e      	ldr	r1, [pc, #56]	; (800687c <registerWrite+0x78>)
 8006842:	480f      	ldr	r0, [pc, #60]	; (8006880 <registerWrite+0x7c>)
 8006844:	f000 f9b0 	bl	8006ba8 <siprintf>
		printf("Transmission Error \n");
 8006848:	480e      	ldr	r0, [pc, #56]	; (8006884 <registerWrite+0x80>)
 800684a:	f000 f9a5 	bl	8006b98 <puts>
	}
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 800684e:	480c      	ldr	r0, [pc, #48]	; (8006880 <registerWrite+0x7c>)
 8006850:	f7f9 fcc6 	bl	80001e0 <strlen>
 8006854:	4603      	mov	r3, r0
 8006856:	b29a      	uxth	r2, r3
 8006858:	f04f 33ff 	mov.w	r3, #4294967295
 800685c:	4908      	ldr	r1, [pc, #32]	; (8006880 <registerWrite+0x7c>)
 800685e:	480a      	ldr	r0, [pc, #40]	; (8006888 <registerWrite+0x84>)
 8006860:	f7fd ff7b 	bl	800475a <HAL_UART_Transmit>
	HAL_Delay(500);
 8006864:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006868:	f7fa fa38 	bl	8000cdc <HAL_Delay>
	return result;
 800686c:	7bfb      	ldrb	r3, [r7, #15]
};
 800686e:	4618      	mov	r0, r3
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	200003c4 	.word	0x200003c4
 800687c:	08007f9c 	.word	0x08007f9c
 8006880:	20000808 	.word	0x20000808
 8006884:	08007fb8 	.word	0x08007fb8
 8006888:	20000250 	.word	0x20000250

0800688c <registerRead>:

static uint8_t registerRead(uint8_t address, uint8_t qty, uint8_t data[])
{
 800688c:	b590      	push	{r4, r7, lr}
 800688e:	b087      	sub	sp, #28
 8006890:	af02      	add	r7, sp, #8
 8006892:	4603      	mov	r3, r0
 8006894:	603a      	str	r2, [r7, #0]
 8006896:	71fb      	strb	r3, [r7, #7]
 8006898:	460b      	mov	r3, r1
 800689a:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[3];
	tmp[0] = address;
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	733b      	strb	r3, [r7, #12]
	char result = 1;
 80068a0:	2301      	movs	r3, #1
 80068a2:	73fb      	strb	r3, [r7, #15]

	result = HAL_I2C_Master_Transmit(&HandleI2C, GESTURE_ADDRESS_I2C << 1, tmp, 1, 100);
 80068a4:	f107 020c 	add.w	r2, r7, #12
 80068a8:	2364      	movs	r3, #100	; 0x64
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	2301      	movs	r3, #1
 80068ae:	21e6      	movs	r1, #230	; 0xe6
 80068b0:	481f      	ldr	r0, [pc, #124]	; (8006930 <registerRead+0xa4>)
 80068b2:	f7fa fd7b 	bl	80013ac <HAL_I2C_Master_Transmit>
 80068b6:	4603      	mov	r3, r0
 80068b8:	73fb      	strb	r3, [r7, #15]

	if (result != 0)
 80068ba:	7bfb      	ldrb	r3, [r7, #15]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d009      	beq.n	80068d4 <registerRead+0x48>
	{
		strcpy((char*)ref, "\r\n Error TX");
 80068c0:	4a1c      	ldr	r2, [pc, #112]	; (8006934 <registerRead+0xa8>)
 80068c2:	4b1d      	ldr	r3, [pc, #116]	; (8006938 <registerRead+0xac>)
 80068c4:	4614      	mov	r4, r2
 80068c6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80068c8:	6020      	str	r0, [r4, #0]
 80068ca:	6061      	str	r1, [r4, #4]
 80068cc:	60a2      	str	r2, [r4, #8]
		printf("Error TX \n");
 80068ce:	481b      	ldr	r0, [pc, #108]	; (800693c <registerRead+0xb0>)
 80068d0:	f000 f962 	bl	8006b98 <puts>
	}

	result = 1;
 80068d4:	2301      	movs	r3, #1
 80068d6:	73fb      	strb	r3, [r7, #15]
	result = HAL_I2C_Master_Receive(&HandleI2C, (GESTURE_ADDRESS_I2C << 1) + 1, data, qty, 10);
 80068d8:	79bb      	ldrb	r3, [r7, #6]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	220a      	movs	r2, #10
 80068de:	9200      	str	r2, [sp, #0]
 80068e0:	683a      	ldr	r2, [r7, #0]
 80068e2:	21e7      	movs	r1, #231	; 0xe7
 80068e4:	4812      	ldr	r0, [pc, #72]	; (8006930 <registerRead+0xa4>)
 80068e6:	f7fa fe55 	bl	8001594 <HAL_I2C_Master_Receive>
 80068ea:	4603      	mov	r3, r0
 80068ec:	73fb      	strb	r3, [r7, #15]
	if (result != 0){
 80068ee:	7bfb      	ldrb	r3, [r7, #15]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d008      	beq.n	8006906 <registerRead+0x7a>
		sprintf((char*)ref, "\r\n Error RX %d", result);
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
 80068f6:	461a      	mov	r2, r3
 80068f8:	4911      	ldr	r1, [pc, #68]	; (8006940 <registerRead+0xb4>)
 80068fa:	480e      	ldr	r0, [pc, #56]	; (8006934 <registerRead+0xa8>)
 80068fc:	f000 f954 	bl	8006ba8 <siprintf>
		printf("Error RX \n");
 8006900:	4810      	ldr	r0, [pc, #64]	; (8006944 <registerRead+0xb8>)
 8006902:	f000 f949 	bl	8006b98 <puts>
	}
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 8006906:	480b      	ldr	r0, [pc, #44]	; (8006934 <registerRead+0xa8>)
 8006908:	f7f9 fc6a 	bl	80001e0 <strlen>
 800690c:	4603      	mov	r3, r0
 800690e:	b29a      	uxth	r2, r3
 8006910:	f04f 33ff 	mov.w	r3, #4294967295
 8006914:	4907      	ldr	r1, [pc, #28]	; (8006934 <registerRead+0xa8>)
 8006916:	480c      	ldr	r0, [pc, #48]	; (8006948 <registerRead+0xbc>)
 8006918:	f7fd ff1f 	bl	800475a <HAL_UART_Transmit>
	HAL_Delay(500);
 800691c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006920:	f7fa f9dc 	bl	8000cdc <HAL_Delay>
	return result;
 8006924:	7bfb      	ldrb	r3, [r7, #15]
};
 8006926:	4618      	mov	r0, r3
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	bd90      	pop	{r4, r7, pc}
 800692e:	bf00      	nop
 8006930:	200003c4 	.word	0x200003c4
 8006934:	20000808 	.word	0x20000808
 8006938:	08007fcc 	.word	0x08007fcc
 800693c:	08007fd8 	.word	0x08007fd8
 8006940:	08007fe4 	.word	0x08007fe4
 8006944:	08007ff4 	.word	0x08007ff4
 8006948:	20000250 	.word	0x20000250

0800694c <gestureInit>:

static uint8_t gestureInit(void)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
	uint8_t data0 = 0;
 8006952:	2300      	movs	r3, #0
 8006954:	71fb      	strb	r3, [r7, #7]
	uint8_t data1 = 1;
 8006956:	2301      	movs	r3, #1
 8006958:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	60fb      	str	r3, [r7, #12]

	registerWrite(GESTURE_REG_BANK_SEL, GESTURE_BANK0);
 800695e:	2100      	movs	r1, #0
 8006960:	20ef      	movs	r0, #239	; 0xef
 8006962:	f7ff ff4f 	bl	8006804 <registerWrite>
	registerWrite(GESTURE_REG_BANK_SEL, GESTURE_BANK0);
 8006966:	2100      	movs	r1, #0
 8006968:	20ef      	movs	r0, #239	; 0xef
 800696a:	f7ff ff4b 	bl	8006804 <registerWrite>

	registerRead(0,1, &data0);
 800696e:	1dfb      	adds	r3, r7, #7
 8006970:	461a      	mov	r2, r3
 8006972:	2101      	movs	r1, #1
 8006974:	2000      	movs	r0, #0
 8006976:	f7ff ff89 	bl	800688c <registerRead>
	registerRead(1,1, &data1);
 800697a:	1dbb      	adds	r3, r7, #6
 800697c:	461a      	mov	r2, r3
 800697e:	2101      	movs	r1, #1
 8006980:	2001      	movs	r0, #1
 8006982:	f7ff ff83 	bl	800688c <registerRead>

	if ((data0 != 0x20) || (data1 != 0x76)){
 8006986:	79fb      	ldrb	r3, [r7, #7]
 8006988:	2b20      	cmp	r3, #32
 800698a:	d102      	bne.n	8006992 <gestureInit+0x46>
 800698c:	79bb      	ldrb	r3, [r7, #6]
 800698e:	2b76      	cmp	r3, #118	; 0x76
 8006990:	d001      	beq.n	8006996 <gestureInit+0x4a>
		result = 1;
 8006992:	2301      	movs	r3, #1
 8006994:	60fb      	str	r3, [r7, #12]
	}

	if(data0 == 0x20){
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	2b20      	cmp	r3, #32
 800699a:	d10b      	bne.n	80069b4 <gestureInit+0x68>
		strcpy((char*)ref, "\n\r Wake Up");
 800699c:	4a1d      	ldr	r2, [pc, #116]	; (8006a14 <gestureInit+0xc8>)
 800699e:	4b1e      	ldr	r3, [pc, #120]	; (8006a18 <gestureInit+0xcc>)
 80069a0:	cb03      	ldmia	r3!, {r0, r1}
 80069a2:	6010      	str	r0, [r2, #0]
 80069a4:	6051      	str	r1, [r2, #4]
 80069a6:	8819      	ldrh	r1, [r3, #0]
 80069a8:	789b      	ldrb	r3, [r3, #2]
 80069aa:	8111      	strh	r1, [r2, #8]
 80069ac:	7293      	strb	r3, [r2, #10]
		printf("\n\rWake Up");
 80069ae:	481b      	ldr	r0, [pc, #108]	; (8006a1c <gestureInit+0xd0>)
 80069b0:	f000 f86c 	bl	8006a8c <iprintf>
	}

	for(int i = 1; i < InitialRegister; i++){
 80069b4:	2301      	movs	r3, #1
 80069b6:	60bb      	str	r3, [r7, #8]
 80069b8:	e00f      	b.n	80069da <gestureInit+0x8e>
		registerWrite(RegisterArray[i][0], RegisterArray[i][1]);
 80069ba:	4a19      	ldr	r2, [pc, #100]	; (8006a20 <gestureInit+0xd4>)
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80069c2:	4917      	ldr	r1, [pc, #92]	; (8006a20 <gestureInit+0xd4>)
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	005b      	lsls	r3, r3, #1
 80069c8:	440b      	add	r3, r1
 80069ca:	785b      	ldrb	r3, [r3, #1]
 80069cc:	4619      	mov	r1, r3
 80069ce:	4610      	mov	r0, r2
 80069d0:	f7ff ff18 	bl	8006804 <registerWrite>
	for(int i = 1; i < InitialRegister; i++){
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	3301      	adds	r3, #1
 80069d8:	60bb      	str	r3, [r7, #8]
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	2bda      	cmp	r3, #218	; 0xda
 80069de:	d9ec      	bls.n	80069ba <gestureInit+0x6e>
	}

	registerWrite(GESTURE_REG_BANK_SEL, GESTURE_BANK0);
 80069e0:	2100      	movs	r1, #0
 80069e2:	20ef      	movs	r0, #239	; 0xef
 80069e4:	f7ff ff0e 	bl	8006804 <registerWrite>
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 80069e8:	480a      	ldr	r0, [pc, #40]	; (8006a14 <gestureInit+0xc8>)
 80069ea:	f7f9 fbf9 	bl	80001e0 <strlen>
 80069ee:	4603      	mov	r3, r0
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	f04f 33ff 	mov.w	r3, #4294967295
 80069f6:	4907      	ldr	r1, [pc, #28]	; (8006a14 <gestureInit+0xc8>)
 80069f8:	480a      	ldr	r0, [pc, #40]	; (8006a24 <gestureInit+0xd8>)
 80069fa:	f7fd feae 	bl	800475a <HAL_UART_Transmit>
	HAL_Delay(500);
 80069fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006a02:	f7fa f96b 	bl	8000cdc <HAL_Delay>
	return result;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	b2db      	uxtb	r3, r3
};
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	20000808 	.word	0x20000808
 8006a18:	08008000 	.word	0x08008000
 8006a1c:	0800800c 	.word	0x0800800c
 8006a20:	2000000c 	.word	0x2000000c
 8006a24:	20000250 	.word	0x20000250

08006a28 <__errno>:
 8006a28:	4b01      	ldr	r3, [pc, #4]	; (8006a30 <__errno+0x8>)
 8006a2a:	6818      	ldr	r0, [r3, #0]
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	200001c4 	.word	0x200001c4

08006a34 <__libc_init_array>:
 8006a34:	b570      	push	{r4, r5, r6, lr}
 8006a36:	4d0d      	ldr	r5, [pc, #52]	; (8006a6c <__libc_init_array+0x38>)
 8006a38:	4c0d      	ldr	r4, [pc, #52]	; (8006a70 <__libc_init_array+0x3c>)
 8006a3a:	1b64      	subs	r4, r4, r5
 8006a3c:	10a4      	asrs	r4, r4, #2
 8006a3e:	2600      	movs	r6, #0
 8006a40:	42a6      	cmp	r6, r4
 8006a42:	d109      	bne.n	8006a58 <__libc_init_array+0x24>
 8006a44:	4d0b      	ldr	r5, [pc, #44]	; (8006a74 <__libc_init_array+0x40>)
 8006a46:	4c0c      	ldr	r4, [pc, #48]	; (8006a78 <__libc_init_array+0x44>)
 8006a48:	f001 f9be 	bl	8007dc8 <_init>
 8006a4c:	1b64      	subs	r4, r4, r5
 8006a4e:	10a4      	asrs	r4, r4, #2
 8006a50:	2600      	movs	r6, #0
 8006a52:	42a6      	cmp	r6, r4
 8006a54:	d105      	bne.n	8006a62 <__libc_init_array+0x2e>
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a5c:	4798      	blx	r3
 8006a5e:	3601      	adds	r6, #1
 8006a60:	e7ee      	b.n	8006a40 <__libc_init_array+0xc>
 8006a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a66:	4798      	blx	r3
 8006a68:	3601      	adds	r6, #1
 8006a6a:	e7f2      	b.n	8006a52 <__libc_init_array+0x1e>
 8006a6c:	080080e8 	.word	0x080080e8
 8006a70:	080080e8 	.word	0x080080e8
 8006a74:	080080e8 	.word	0x080080e8
 8006a78:	080080ec 	.word	0x080080ec

08006a7c <memset>:
 8006a7c:	4402      	add	r2, r0
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d100      	bne.n	8006a86 <memset+0xa>
 8006a84:	4770      	bx	lr
 8006a86:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8a:	e7f9      	b.n	8006a80 <memset+0x4>

08006a8c <iprintf>:
 8006a8c:	b40f      	push	{r0, r1, r2, r3}
 8006a8e:	4b0a      	ldr	r3, [pc, #40]	; (8006ab8 <iprintf+0x2c>)
 8006a90:	b513      	push	{r0, r1, r4, lr}
 8006a92:	681c      	ldr	r4, [r3, #0]
 8006a94:	b124      	cbz	r4, 8006aa0 <iprintf+0x14>
 8006a96:	69a3      	ldr	r3, [r4, #24]
 8006a98:	b913      	cbnz	r3, 8006aa0 <iprintf+0x14>
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f000 fa7e 	bl	8006f9c <__sinit>
 8006aa0:	ab05      	add	r3, sp, #20
 8006aa2:	9a04      	ldr	r2, [sp, #16]
 8006aa4:	68a1      	ldr	r1, [r4, #8]
 8006aa6:	9301      	str	r3, [sp, #4]
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f000 fdab 	bl	8007604 <_vfiprintf_r>
 8006aae:	b002      	add	sp, #8
 8006ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab4:	b004      	add	sp, #16
 8006ab6:	4770      	bx	lr
 8006ab8:	200001c4 	.word	0x200001c4

08006abc <_puts_r>:
 8006abc:	b570      	push	{r4, r5, r6, lr}
 8006abe:	460e      	mov	r6, r1
 8006ac0:	4605      	mov	r5, r0
 8006ac2:	b118      	cbz	r0, 8006acc <_puts_r+0x10>
 8006ac4:	6983      	ldr	r3, [r0, #24]
 8006ac6:	b90b      	cbnz	r3, 8006acc <_puts_r+0x10>
 8006ac8:	f000 fa68 	bl	8006f9c <__sinit>
 8006acc:	69ab      	ldr	r3, [r5, #24]
 8006ace:	68ac      	ldr	r4, [r5, #8]
 8006ad0:	b913      	cbnz	r3, 8006ad8 <_puts_r+0x1c>
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	f000 fa62 	bl	8006f9c <__sinit>
 8006ad8:	4b2c      	ldr	r3, [pc, #176]	; (8006b8c <_puts_r+0xd0>)
 8006ada:	429c      	cmp	r4, r3
 8006adc:	d120      	bne.n	8006b20 <_puts_r+0x64>
 8006ade:	686c      	ldr	r4, [r5, #4]
 8006ae0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ae2:	07db      	lsls	r3, r3, #31
 8006ae4:	d405      	bmi.n	8006af2 <_puts_r+0x36>
 8006ae6:	89a3      	ldrh	r3, [r4, #12]
 8006ae8:	0598      	lsls	r0, r3, #22
 8006aea:	d402      	bmi.n	8006af2 <_puts_r+0x36>
 8006aec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006aee:	f000 faf3 	bl	80070d8 <__retarget_lock_acquire_recursive>
 8006af2:	89a3      	ldrh	r3, [r4, #12]
 8006af4:	0719      	lsls	r1, r3, #28
 8006af6:	d51d      	bpl.n	8006b34 <_puts_r+0x78>
 8006af8:	6923      	ldr	r3, [r4, #16]
 8006afa:	b1db      	cbz	r3, 8006b34 <_puts_r+0x78>
 8006afc:	3e01      	subs	r6, #1
 8006afe:	68a3      	ldr	r3, [r4, #8]
 8006b00:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b04:	3b01      	subs	r3, #1
 8006b06:	60a3      	str	r3, [r4, #8]
 8006b08:	bb39      	cbnz	r1, 8006b5a <_puts_r+0x9e>
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	da38      	bge.n	8006b80 <_puts_r+0xc4>
 8006b0e:	4622      	mov	r2, r4
 8006b10:	210a      	movs	r1, #10
 8006b12:	4628      	mov	r0, r5
 8006b14:	f000 f868 	bl	8006be8 <__swbuf_r>
 8006b18:	3001      	adds	r0, #1
 8006b1a:	d011      	beq.n	8006b40 <_puts_r+0x84>
 8006b1c:	250a      	movs	r5, #10
 8006b1e:	e011      	b.n	8006b44 <_puts_r+0x88>
 8006b20:	4b1b      	ldr	r3, [pc, #108]	; (8006b90 <_puts_r+0xd4>)
 8006b22:	429c      	cmp	r4, r3
 8006b24:	d101      	bne.n	8006b2a <_puts_r+0x6e>
 8006b26:	68ac      	ldr	r4, [r5, #8]
 8006b28:	e7da      	b.n	8006ae0 <_puts_r+0x24>
 8006b2a:	4b1a      	ldr	r3, [pc, #104]	; (8006b94 <_puts_r+0xd8>)
 8006b2c:	429c      	cmp	r4, r3
 8006b2e:	bf08      	it	eq
 8006b30:	68ec      	ldreq	r4, [r5, #12]
 8006b32:	e7d5      	b.n	8006ae0 <_puts_r+0x24>
 8006b34:	4621      	mov	r1, r4
 8006b36:	4628      	mov	r0, r5
 8006b38:	f000 f8a8 	bl	8006c8c <__swsetup_r>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	d0dd      	beq.n	8006afc <_puts_r+0x40>
 8006b40:	f04f 35ff 	mov.w	r5, #4294967295
 8006b44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b46:	07da      	lsls	r2, r3, #31
 8006b48:	d405      	bmi.n	8006b56 <_puts_r+0x9a>
 8006b4a:	89a3      	ldrh	r3, [r4, #12]
 8006b4c:	059b      	lsls	r3, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_puts_r+0x9a>
 8006b50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b52:	f000 fac2 	bl	80070da <__retarget_lock_release_recursive>
 8006b56:	4628      	mov	r0, r5
 8006b58:	bd70      	pop	{r4, r5, r6, pc}
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	da04      	bge.n	8006b68 <_puts_r+0xac>
 8006b5e:	69a2      	ldr	r2, [r4, #24]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	dc06      	bgt.n	8006b72 <_puts_r+0xb6>
 8006b64:	290a      	cmp	r1, #10
 8006b66:	d004      	beq.n	8006b72 <_puts_r+0xb6>
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	1c5a      	adds	r2, r3, #1
 8006b6c:	6022      	str	r2, [r4, #0]
 8006b6e:	7019      	strb	r1, [r3, #0]
 8006b70:	e7c5      	b.n	8006afe <_puts_r+0x42>
 8006b72:	4622      	mov	r2, r4
 8006b74:	4628      	mov	r0, r5
 8006b76:	f000 f837 	bl	8006be8 <__swbuf_r>
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	d1bf      	bne.n	8006afe <_puts_r+0x42>
 8006b7e:	e7df      	b.n	8006b40 <_puts_r+0x84>
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	250a      	movs	r5, #10
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	6022      	str	r2, [r4, #0]
 8006b88:	701d      	strb	r5, [r3, #0]
 8006b8a:	e7db      	b.n	8006b44 <_puts_r+0x88>
 8006b8c:	08008074 	.word	0x08008074
 8006b90:	08008094 	.word	0x08008094
 8006b94:	08008054 	.word	0x08008054

08006b98 <puts>:
 8006b98:	4b02      	ldr	r3, [pc, #8]	; (8006ba4 <puts+0xc>)
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	6818      	ldr	r0, [r3, #0]
 8006b9e:	f7ff bf8d 	b.w	8006abc <_puts_r>
 8006ba2:	bf00      	nop
 8006ba4:	200001c4 	.word	0x200001c4

08006ba8 <siprintf>:
 8006ba8:	b40e      	push	{r1, r2, r3}
 8006baa:	b500      	push	{lr}
 8006bac:	b09c      	sub	sp, #112	; 0x70
 8006bae:	ab1d      	add	r3, sp, #116	; 0x74
 8006bb0:	9002      	str	r0, [sp, #8]
 8006bb2:	9006      	str	r0, [sp, #24]
 8006bb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006bb8:	4809      	ldr	r0, [pc, #36]	; (8006be0 <siprintf+0x38>)
 8006bba:	9107      	str	r1, [sp, #28]
 8006bbc:	9104      	str	r1, [sp, #16]
 8006bbe:	4909      	ldr	r1, [pc, #36]	; (8006be4 <siprintf+0x3c>)
 8006bc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bc4:	9105      	str	r1, [sp, #20]
 8006bc6:	6800      	ldr	r0, [r0, #0]
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	a902      	add	r1, sp, #8
 8006bcc:	f000 fbf0 	bl	80073b0 <_svfiprintf_r>
 8006bd0:	9b02      	ldr	r3, [sp, #8]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	701a      	strb	r2, [r3, #0]
 8006bd6:	b01c      	add	sp, #112	; 0x70
 8006bd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bdc:	b003      	add	sp, #12
 8006bde:	4770      	bx	lr
 8006be0:	200001c4 	.word	0x200001c4
 8006be4:	ffff0208 	.word	0xffff0208

08006be8 <__swbuf_r>:
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	460e      	mov	r6, r1
 8006bec:	4614      	mov	r4, r2
 8006bee:	4605      	mov	r5, r0
 8006bf0:	b118      	cbz	r0, 8006bfa <__swbuf_r+0x12>
 8006bf2:	6983      	ldr	r3, [r0, #24]
 8006bf4:	b90b      	cbnz	r3, 8006bfa <__swbuf_r+0x12>
 8006bf6:	f000 f9d1 	bl	8006f9c <__sinit>
 8006bfa:	4b21      	ldr	r3, [pc, #132]	; (8006c80 <__swbuf_r+0x98>)
 8006bfc:	429c      	cmp	r4, r3
 8006bfe:	d12b      	bne.n	8006c58 <__swbuf_r+0x70>
 8006c00:	686c      	ldr	r4, [r5, #4]
 8006c02:	69a3      	ldr	r3, [r4, #24]
 8006c04:	60a3      	str	r3, [r4, #8]
 8006c06:	89a3      	ldrh	r3, [r4, #12]
 8006c08:	071a      	lsls	r2, r3, #28
 8006c0a:	d52f      	bpl.n	8006c6c <__swbuf_r+0x84>
 8006c0c:	6923      	ldr	r3, [r4, #16]
 8006c0e:	b36b      	cbz	r3, 8006c6c <__swbuf_r+0x84>
 8006c10:	6923      	ldr	r3, [r4, #16]
 8006c12:	6820      	ldr	r0, [r4, #0]
 8006c14:	1ac0      	subs	r0, r0, r3
 8006c16:	6963      	ldr	r3, [r4, #20]
 8006c18:	b2f6      	uxtb	r6, r6
 8006c1a:	4283      	cmp	r3, r0
 8006c1c:	4637      	mov	r7, r6
 8006c1e:	dc04      	bgt.n	8006c2a <__swbuf_r+0x42>
 8006c20:	4621      	mov	r1, r4
 8006c22:	4628      	mov	r0, r5
 8006c24:	f000 f926 	bl	8006e74 <_fflush_r>
 8006c28:	bb30      	cbnz	r0, 8006c78 <__swbuf_r+0x90>
 8006c2a:	68a3      	ldr	r3, [r4, #8]
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	60a3      	str	r3, [r4, #8]
 8006c30:	6823      	ldr	r3, [r4, #0]
 8006c32:	1c5a      	adds	r2, r3, #1
 8006c34:	6022      	str	r2, [r4, #0]
 8006c36:	701e      	strb	r6, [r3, #0]
 8006c38:	6963      	ldr	r3, [r4, #20]
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	4283      	cmp	r3, r0
 8006c3e:	d004      	beq.n	8006c4a <__swbuf_r+0x62>
 8006c40:	89a3      	ldrh	r3, [r4, #12]
 8006c42:	07db      	lsls	r3, r3, #31
 8006c44:	d506      	bpl.n	8006c54 <__swbuf_r+0x6c>
 8006c46:	2e0a      	cmp	r6, #10
 8006c48:	d104      	bne.n	8006c54 <__swbuf_r+0x6c>
 8006c4a:	4621      	mov	r1, r4
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	f000 f911 	bl	8006e74 <_fflush_r>
 8006c52:	b988      	cbnz	r0, 8006c78 <__swbuf_r+0x90>
 8006c54:	4638      	mov	r0, r7
 8006c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c58:	4b0a      	ldr	r3, [pc, #40]	; (8006c84 <__swbuf_r+0x9c>)
 8006c5a:	429c      	cmp	r4, r3
 8006c5c:	d101      	bne.n	8006c62 <__swbuf_r+0x7a>
 8006c5e:	68ac      	ldr	r4, [r5, #8]
 8006c60:	e7cf      	b.n	8006c02 <__swbuf_r+0x1a>
 8006c62:	4b09      	ldr	r3, [pc, #36]	; (8006c88 <__swbuf_r+0xa0>)
 8006c64:	429c      	cmp	r4, r3
 8006c66:	bf08      	it	eq
 8006c68:	68ec      	ldreq	r4, [r5, #12]
 8006c6a:	e7ca      	b.n	8006c02 <__swbuf_r+0x1a>
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	4628      	mov	r0, r5
 8006c70:	f000 f80c 	bl	8006c8c <__swsetup_r>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	d0cb      	beq.n	8006c10 <__swbuf_r+0x28>
 8006c78:	f04f 37ff 	mov.w	r7, #4294967295
 8006c7c:	e7ea      	b.n	8006c54 <__swbuf_r+0x6c>
 8006c7e:	bf00      	nop
 8006c80:	08008074 	.word	0x08008074
 8006c84:	08008094 	.word	0x08008094
 8006c88:	08008054 	.word	0x08008054

08006c8c <__swsetup_r>:
 8006c8c:	4b32      	ldr	r3, [pc, #200]	; (8006d58 <__swsetup_r+0xcc>)
 8006c8e:	b570      	push	{r4, r5, r6, lr}
 8006c90:	681d      	ldr	r5, [r3, #0]
 8006c92:	4606      	mov	r6, r0
 8006c94:	460c      	mov	r4, r1
 8006c96:	b125      	cbz	r5, 8006ca2 <__swsetup_r+0x16>
 8006c98:	69ab      	ldr	r3, [r5, #24]
 8006c9a:	b913      	cbnz	r3, 8006ca2 <__swsetup_r+0x16>
 8006c9c:	4628      	mov	r0, r5
 8006c9e:	f000 f97d 	bl	8006f9c <__sinit>
 8006ca2:	4b2e      	ldr	r3, [pc, #184]	; (8006d5c <__swsetup_r+0xd0>)
 8006ca4:	429c      	cmp	r4, r3
 8006ca6:	d10f      	bne.n	8006cc8 <__swsetup_r+0x3c>
 8006ca8:	686c      	ldr	r4, [r5, #4]
 8006caa:	89a3      	ldrh	r3, [r4, #12]
 8006cac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cb0:	0719      	lsls	r1, r3, #28
 8006cb2:	d42c      	bmi.n	8006d0e <__swsetup_r+0x82>
 8006cb4:	06dd      	lsls	r5, r3, #27
 8006cb6:	d411      	bmi.n	8006cdc <__swsetup_r+0x50>
 8006cb8:	2309      	movs	r3, #9
 8006cba:	6033      	str	r3, [r6, #0]
 8006cbc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006cc0:	81a3      	strh	r3, [r4, #12]
 8006cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cc6:	e03e      	b.n	8006d46 <__swsetup_r+0xba>
 8006cc8:	4b25      	ldr	r3, [pc, #148]	; (8006d60 <__swsetup_r+0xd4>)
 8006cca:	429c      	cmp	r4, r3
 8006ccc:	d101      	bne.n	8006cd2 <__swsetup_r+0x46>
 8006cce:	68ac      	ldr	r4, [r5, #8]
 8006cd0:	e7eb      	b.n	8006caa <__swsetup_r+0x1e>
 8006cd2:	4b24      	ldr	r3, [pc, #144]	; (8006d64 <__swsetup_r+0xd8>)
 8006cd4:	429c      	cmp	r4, r3
 8006cd6:	bf08      	it	eq
 8006cd8:	68ec      	ldreq	r4, [r5, #12]
 8006cda:	e7e6      	b.n	8006caa <__swsetup_r+0x1e>
 8006cdc:	0758      	lsls	r0, r3, #29
 8006cde:	d512      	bpl.n	8006d06 <__swsetup_r+0x7a>
 8006ce0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ce2:	b141      	cbz	r1, 8006cf6 <__swsetup_r+0x6a>
 8006ce4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ce8:	4299      	cmp	r1, r3
 8006cea:	d002      	beq.n	8006cf2 <__swsetup_r+0x66>
 8006cec:	4630      	mov	r0, r6
 8006cee:	f000 fa59 	bl	80071a4 <_free_r>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	6363      	str	r3, [r4, #52]	; 0x34
 8006cf6:	89a3      	ldrh	r3, [r4, #12]
 8006cf8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006cfc:	81a3      	strh	r3, [r4, #12]
 8006cfe:	2300      	movs	r3, #0
 8006d00:	6063      	str	r3, [r4, #4]
 8006d02:	6923      	ldr	r3, [r4, #16]
 8006d04:	6023      	str	r3, [r4, #0]
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	f043 0308 	orr.w	r3, r3, #8
 8006d0c:	81a3      	strh	r3, [r4, #12]
 8006d0e:	6923      	ldr	r3, [r4, #16]
 8006d10:	b94b      	cbnz	r3, 8006d26 <__swsetup_r+0x9a>
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d1c:	d003      	beq.n	8006d26 <__swsetup_r+0x9a>
 8006d1e:	4621      	mov	r1, r4
 8006d20:	4630      	mov	r0, r6
 8006d22:	f000 f9ff 	bl	8007124 <__smakebuf_r>
 8006d26:	89a0      	ldrh	r0, [r4, #12]
 8006d28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d2c:	f010 0301 	ands.w	r3, r0, #1
 8006d30:	d00a      	beq.n	8006d48 <__swsetup_r+0xbc>
 8006d32:	2300      	movs	r3, #0
 8006d34:	60a3      	str	r3, [r4, #8]
 8006d36:	6963      	ldr	r3, [r4, #20]
 8006d38:	425b      	negs	r3, r3
 8006d3a:	61a3      	str	r3, [r4, #24]
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	b943      	cbnz	r3, 8006d52 <__swsetup_r+0xc6>
 8006d40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d44:	d1ba      	bne.n	8006cbc <__swsetup_r+0x30>
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	0781      	lsls	r1, r0, #30
 8006d4a:	bf58      	it	pl
 8006d4c:	6963      	ldrpl	r3, [r4, #20]
 8006d4e:	60a3      	str	r3, [r4, #8]
 8006d50:	e7f4      	b.n	8006d3c <__swsetup_r+0xb0>
 8006d52:	2000      	movs	r0, #0
 8006d54:	e7f7      	b.n	8006d46 <__swsetup_r+0xba>
 8006d56:	bf00      	nop
 8006d58:	200001c4 	.word	0x200001c4
 8006d5c:	08008074 	.word	0x08008074
 8006d60:	08008094 	.word	0x08008094
 8006d64:	08008054 	.word	0x08008054

08006d68 <__sflush_r>:
 8006d68:	898a      	ldrh	r2, [r1, #12]
 8006d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6e:	4605      	mov	r5, r0
 8006d70:	0710      	lsls	r0, r2, #28
 8006d72:	460c      	mov	r4, r1
 8006d74:	d458      	bmi.n	8006e28 <__sflush_r+0xc0>
 8006d76:	684b      	ldr	r3, [r1, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	dc05      	bgt.n	8006d88 <__sflush_r+0x20>
 8006d7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	dc02      	bgt.n	8006d88 <__sflush_r+0x20>
 8006d82:	2000      	movs	r0, #0
 8006d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d8a:	2e00      	cmp	r6, #0
 8006d8c:	d0f9      	beq.n	8006d82 <__sflush_r+0x1a>
 8006d8e:	2300      	movs	r3, #0
 8006d90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d94:	682f      	ldr	r7, [r5, #0]
 8006d96:	602b      	str	r3, [r5, #0]
 8006d98:	d032      	beq.n	8006e00 <__sflush_r+0x98>
 8006d9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d9c:	89a3      	ldrh	r3, [r4, #12]
 8006d9e:	075a      	lsls	r2, r3, #29
 8006da0:	d505      	bpl.n	8006dae <__sflush_r+0x46>
 8006da2:	6863      	ldr	r3, [r4, #4]
 8006da4:	1ac0      	subs	r0, r0, r3
 8006da6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006da8:	b10b      	cbz	r3, 8006dae <__sflush_r+0x46>
 8006daa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006dac:	1ac0      	subs	r0, r0, r3
 8006dae:	2300      	movs	r3, #0
 8006db0:	4602      	mov	r2, r0
 8006db2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006db4:	6a21      	ldr	r1, [r4, #32]
 8006db6:	4628      	mov	r0, r5
 8006db8:	47b0      	blx	r6
 8006dba:	1c43      	adds	r3, r0, #1
 8006dbc:	89a3      	ldrh	r3, [r4, #12]
 8006dbe:	d106      	bne.n	8006dce <__sflush_r+0x66>
 8006dc0:	6829      	ldr	r1, [r5, #0]
 8006dc2:	291d      	cmp	r1, #29
 8006dc4:	d82c      	bhi.n	8006e20 <__sflush_r+0xb8>
 8006dc6:	4a2a      	ldr	r2, [pc, #168]	; (8006e70 <__sflush_r+0x108>)
 8006dc8:	40ca      	lsrs	r2, r1
 8006dca:	07d6      	lsls	r6, r2, #31
 8006dcc:	d528      	bpl.n	8006e20 <__sflush_r+0xb8>
 8006dce:	2200      	movs	r2, #0
 8006dd0:	6062      	str	r2, [r4, #4]
 8006dd2:	04d9      	lsls	r1, r3, #19
 8006dd4:	6922      	ldr	r2, [r4, #16]
 8006dd6:	6022      	str	r2, [r4, #0]
 8006dd8:	d504      	bpl.n	8006de4 <__sflush_r+0x7c>
 8006dda:	1c42      	adds	r2, r0, #1
 8006ddc:	d101      	bne.n	8006de2 <__sflush_r+0x7a>
 8006dde:	682b      	ldr	r3, [r5, #0]
 8006de0:	b903      	cbnz	r3, 8006de4 <__sflush_r+0x7c>
 8006de2:	6560      	str	r0, [r4, #84]	; 0x54
 8006de4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006de6:	602f      	str	r7, [r5, #0]
 8006de8:	2900      	cmp	r1, #0
 8006dea:	d0ca      	beq.n	8006d82 <__sflush_r+0x1a>
 8006dec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006df0:	4299      	cmp	r1, r3
 8006df2:	d002      	beq.n	8006dfa <__sflush_r+0x92>
 8006df4:	4628      	mov	r0, r5
 8006df6:	f000 f9d5 	bl	80071a4 <_free_r>
 8006dfa:	2000      	movs	r0, #0
 8006dfc:	6360      	str	r0, [r4, #52]	; 0x34
 8006dfe:	e7c1      	b.n	8006d84 <__sflush_r+0x1c>
 8006e00:	6a21      	ldr	r1, [r4, #32]
 8006e02:	2301      	movs	r3, #1
 8006e04:	4628      	mov	r0, r5
 8006e06:	47b0      	blx	r6
 8006e08:	1c41      	adds	r1, r0, #1
 8006e0a:	d1c7      	bne.n	8006d9c <__sflush_r+0x34>
 8006e0c:	682b      	ldr	r3, [r5, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0c4      	beq.n	8006d9c <__sflush_r+0x34>
 8006e12:	2b1d      	cmp	r3, #29
 8006e14:	d001      	beq.n	8006e1a <__sflush_r+0xb2>
 8006e16:	2b16      	cmp	r3, #22
 8006e18:	d101      	bne.n	8006e1e <__sflush_r+0xb6>
 8006e1a:	602f      	str	r7, [r5, #0]
 8006e1c:	e7b1      	b.n	8006d82 <__sflush_r+0x1a>
 8006e1e:	89a3      	ldrh	r3, [r4, #12]
 8006e20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e24:	81a3      	strh	r3, [r4, #12]
 8006e26:	e7ad      	b.n	8006d84 <__sflush_r+0x1c>
 8006e28:	690f      	ldr	r7, [r1, #16]
 8006e2a:	2f00      	cmp	r7, #0
 8006e2c:	d0a9      	beq.n	8006d82 <__sflush_r+0x1a>
 8006e2e:	0793      	lsls	r3, r2, #30
 8006e30:	680e      	ldr	r6, [r1, #0]
 8006e32:	bf08      	it	eq
 8006e34:	694b      	ldreq	r3, [r1, #20]
 8006e36:	600f      	str	r7, [r1, #0]
 8006e38:	bf18      	it	ne
 8006e3a:	2300      	movne	r3, #0
 8006e3c:	eba6 0807 	sub.w	r8, r6, r7
 8006e40:	608b      	str	r3, [r1, #8]
 8006e42:	f1b8 0f00 	cmp.w	r8, #0
 8006e46:	dd9c      	ble.n	8006d82 <__sflush_r+0x1a>
 8006e48:	6a21      	ldr	r1, [r4, #32]
 8006e4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e4c:	4643      	mov	r3, r8
 8006e4e:	463a      	mov	r2, r7
 8006e50:	4628      	mov	r0, r5
 8006e52:	47b0      	blx	r6
 8006e54:	2800      	cmp	r0, #0
 8006e56:	dc06      	bgt.n	8006e66 <__sflush_r+0xfe>
 8006e58:	89a3      	ldrh	r3, [r4, #12]
 8006e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e5e:	81a3      	strh	r3, [r4, #12]
 8006e60:	f04f 30ff 	mov.w	r0, #4294967295
 8006e64:	e78e      	b.n	8006d84 <__sflush_r+0x1c>
 8006e66:	4407      	add	r7, r0
 8006e68:	eba8 0800 	sub.w	r8, r8, r0
 8006e6c:	e7e9      	b.n	8006e42 <__sflush_r+0xda>
 8006e6e:	bf00      	nop
 8006e70:	20400001 	.word	0x20400001

08006e74 <_fflush_r>:
 8006e74:	b538      	push	{r3, r4, r5, lr}
 8006e76:	690b      	ldr	r3, [r1, #16]
 8006e78:	4605      	mov	r5, r0
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	b913      	cbnz	r3, 8006e84 <_fflush_r+0x10>
 8006e7e:	2500      	movs	r5, #0
 8006e80:	4628      	mov	r0, r5
 8006e82:	bd38      	pop	{r3, r4, r5, pc}
 8006e84:	b118      	cbz	r0, 8006e8e <_fflush_r+0x1a>
 8006e86:	6983      	ldr	r3, [r0, #24]
 8006e88:	b90b      	cbnz	r3, 8006e8e <_fflush_r+0x1a>
 8006e8a:	f000 f887 	bl	8006f9c <__sinit>
 8006e8e:	4b14      	ldr	r3, [pc, #80]	; (8006ee0 <_fflush_r+0x6c>)
 8006e90:	429c      	cmp	r4, r3
 8006e92:	d11b      	bne.n	8006ecc <_fflush_r+0x58>
 8006e94:	686c      	ldr	r4, [r5, #4]
 8006e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d0ef      	beq.n	8006e7e <_fflush_r+0xa>
 8006e9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ea0:	07d0      	lsls	r0, r2, #31
 8006ea2:	d404      	bmi.n	8006eae <_fflush_r+0x3a>
 8006ea4:	0599      	lsls	r1, r3, #22
 8006ea6:	d402      	bmi.n	8006eae <_fflush_r+0x3a>
 8006ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006eaa:	f000 f915 	bl	80070d8 <__retarget_lock_acquire_recursive>
 8006eae:	4628      	mov	r0, r5
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	f7ff ff59 	bl	8006d68 <__sflush_r>
 8006eb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006eb8:	07da      	lsls	r2, r3, #31
 8006eba:	4605      	mov	r5, r0
 8006ebc:	d4e0      	bmi.n	8006e80 <_fflush_r+0xc>
 8006ebe:	89a3      	ldrh	r3, [r4, #12]
 8006ec0:	059b      	lsls	r3, r3, #22
 8006ec2:	d4dd      	bmi.n	8006e80 <_fflush_r+0xc>
 8006ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ec6:	f000 f908 	bl	80070da <__retarget_lock_release_recursive>
 8006eca:	e7d9      	b.n	8006e80 <_fflush_r+0xc>
 8006ecc:	4b05      	ldr	r3, [pc, #20]	; (8006ee4 <_fflush_r+0x70>)
 8006ece:	429c      	cmp	r4, r3
 8006ed0:	d101      	bne.n	8006ed6 <_fflush_r+0x62>
 8006ed2:	68ac      	ldr	r4, [r5, #8]
 8006ed4:	e7df      	b.n	8006e96 <_fflush_r+0x22>
 8006ed6:	4b04      	ldr	r3, [pc, #16]	; (8006ee8 <_fflush_r+0x74>)
 8006ed8:	429c      	cmp	r4, r3
 8006eda:	bf08      	it	eq
 8006edc:	68ec      	ldreq	r4, [r5, #12]
 8006ede:	e7da      	b.n	8006e96 <_fflush_r+0x22>
 8006ee0:	08008074 	.word	0x08008074
 8006ee4:	08008094 	.word	0x08008094
 8006ee8:	08008054 	.word	0x08008054

08006eec <std>:
 8006eec:	2300      	movs	r3, #0
 8006eee:	b510      	push	{r4, lr}
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ef6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006efa:	6083      	str	r3, [r0, #8]
 8006efc:	8181      	strh	r1, [r0, #12]
 8006efe:	6643      	str	r3, [r0, #100]	; 0x64
 8006f00:	81c2      	strh	r2, [r0, #14]
 8006f02:	6183      	str	r3, [r0, #24]
 8006f04:	4619      	mov	r1, r3
 8006f06:	2208      	movs	r2, #8
 8006f08:	305c      	adds	r0, #92	; 0x5c
 8006f0a:	f7ff fdb7 	bl	8006a7c <memset>
 8006f0e:	4b05      	ldr	r3, [pc, #20]	; (8006f24 <std+0x38>)
 8006f10:	6263      	str	r3, [r4, #36]	; 0x24
 8006f12:	4b05      	ldr	r3, [pc, #20]	; (8006f28 <std+0x3c>)
 8006f14:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f16:	4b05      	ldr	r3, [pc, #20]	; (8006f2c <std+0x40>)
 8006f18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f1a:	4b05      	ldr	r3, [pc, #20]	; (8006f30 <std+0x44>)
 8006f1c:	6224      	str	r4, [r4, #32]
 8006f1e:	6323      	str	r3, [r4, #48]	; 0x30
 8006f20:	bd10      	pop	{r4, pc}
 8006f22:	bf00      	nop
 8006f24:	08007bad 	.word	0x08007bad
 8006f28:	08007bcf 	.word	0x08007bcf
 8006f2c:	08007c07 	.word	0x08007c07
 8006f30:	08007c2b 	.word	0x08007c2b

08006f34 <_cleanup_r>:
 8006f34:	4901      	ldr	r1, [pc, #4]	; (8006f3c <_cleanup_r+0x8>)
 8006f36:	f000 b8af 	b.w	8007098 <_fwalk_reent>
 8006f3a:	bf00      	nop
 8006f3c:	08006e75 	.word	0x08006e75

08006f40 <__sfmoreglue>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	1e4a      	subs	r2, r1, #1
 8006f44:	2568      	movs	r5, #104	; 0x68
 8006f46:	4355      	muls	r5, r2
 8006f48:	460e      	mov	r6, r1
 8006f4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006f4e:	f000 f979 	bl	8007244 <_malloc_r>
 8006f52:	4604      	mov	r4, r0
 8006f54:	b140      	cbz	r0, 8006f68 <__sfmoreglue+0x28>
 8006f56:	2100      	movs	r1, #0
 8006f58:	e9c0 1600 	strd	r1, r6, [r0]
 8006f5c:	300c      	adds	r0, #12
 8006f5e:	60a0      	str	r0, [r4, #8]
 8006f60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f64:	f7ff fd8a 	bl	8006a7c <memset>
 8006f68:	4620      	mov	r0, r4
 8006f6a:	bd70      	pop	{r4, r5, r6, pc}

08006f6c <__sfp_lock_acquire>:
 8006f6c:	4801      	ldr	r0, [pc, #4]	; (8006f74 <__sfp_lock_acquire+0x8>)
 8006f6e:	f000 b8b3 	b.w	80070d8 <__retarget_lock_acquire_recursive>
 8006f72:	bf00      	nop
 8006f74:	20000842 	.word	0x20000842

08006f78 <__sfp_lock_release>:
 8006f78:	4801      	ldr	r0, [pc, #4]	; (8006f80 <__sfp_lock_release+0x8>)
 8006f7a:	f000 b8ae 	b.w	80070da <__retarget_lock_release_recursive>
 8006f7e:	bf00      	nop
 8006f80:	20000842 	.word	0x20000842

08006f84 <__sinit_lock_acquire>:
 8006f84:	4801      	ldr	r0, [pc, #4]	; (8006f8c <__sinit_lock_acquire+0x8>)
 8006f86:	f000 b8a7 	b.w	80070d8 <__retarget_lock_acquire_recursive>
 8006f8a:	bf00      	nop
 8006f8c:	2000083d 	.word	0x2000083d

08006f90 <__sinit_lock_release>:
 8006f90:	4801      	ldr	r0, [pc, #4]	; (8006f98 <__sinit_lock_release+0x8>)
 8006f92:	f000 b8a2 	b.w	80070da <__retarget_lock_release_recursive>
 8006f96:	bf00      	nop
 8006f98:	2000083d 	.word	0x2000083d

08006f9c <__sinit>:
 8006f9c:	b510      	push	{r4, lr}
 8006f9e:	4604      	mov	r4, r0
 8006fa0:	f7ff fff0 	bl	8006f84 <__sinit_lock_acquire>
 8006fa4:	69a3      	ldr	r3, [r4, #24]
 8006fa6:	b11b      	cbz	r3, 8006fb0 <__sinit+0x14>
 8006fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fac:	f7ff bff0 	b.w	8006f90 <__sinit_lock_release>
 8006fb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006fb4:	6523      	str	r3, [r4, #80]	; 0x50
 8006fb6:	4b13      	ldr	r3, [pc, #76]	; (8007004 <__sinit+0x68>)
 8006fb8:	4a13      	ldr	r2, [pc, #76]	; (8007008 <__sinit+0x6c>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8006fbe:	42a3      	cmp	r3, r4
 8006fc0:	bf04      	itt	eq
 8006fc2:	2301      	moveq	r3, #1
 8006fc4:	61a3      	streq	r3, [r4, #24]
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f000 f820 	bl	800700c <__sfp>
 8006fcc:	6060      	str	r0, [r4, #4]
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f000 f81c 	bl	800700c <__sfp>
 8006fd4:	60a0      	str	r0, [r4, #8]
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f000 f818 	bl	800700c <__sfp>
 8006fdc:	2200      	movs	r2, #0
 8006fde:	60e0      	str	r0, [r4, #12]
 8006fe0:	2104      	movs	r1, #4
 8006fe2:	6860      	ldr	r0, [r4, #4]
 8006fe4:	f7ff ff82 	bl	8006eec <std>
 8006fe8:	68a0      	ldr	r0, [r4, #8]
 8006fea:	2201      	movs	r2, #1
 8006fec:	2109      	movs	r1, #9
 8006fee:	f7ff ff7d 	bl	8006eec <std>
 8006ff2:	68e0      	ldr	r0, [r4, #12]
 8006ff4:	2202      	movs	r2, #2
 8006ff6:	2112      	movs	r1, #18
 8006ff8:	f7ff ff78 	bl	8006eec <std>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	61a3      	str	r3, [r4, #24]
 8007000:	e7d2      	b.n	8006fa8 <__sinit+0xc>
 8007002:	bf00      	nop
 8007004:	08008050 	.word	0x08008050
 8007008:	08006f35 	.word	0x08006f35

0800700c <__sfp>:
 800700c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800700e:	4607      	mov	r7, r0
 8007010:	f7ff ffac 	bl	8006f6c <__sfp_lock_acquire>
 8007014:	4b1e      	ldr	r3, [pc, #120]	; (8007090 <__sfp+0x84>)
 8007016:	681e      	ldr	r6, [r3, #0]
 8007018:	69b3      	ldr	r3, [r6, #24]
 800701a:	b913      	cbnz	r3, 8007022 <__sfp+0x16>
 800701c:	4630      	mov	r0, r6
 800701e:	f7ff ffbd 	bl	8006f9c <__sinit>
 8007022:	3648      	adds	r6, #72	; 0x48
 8007024:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007028:	3b01      	subs	r3, #1
 800702a:	d503      	bpl.n	8007034 <__sfp+0x28>
 800702c:	6833      	ldr	r3, [r6, #0]
 800702e:	b30b      	cbz	r3, 8007074 <__sfp+0x68>
 8007030:	6836      	ldr	r6, [r6, #0]
 8007032:	e7f7      	b.n	8007024 <__sfp+0x18>
 8007034:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007038:	b9d5      	cbnz	r5, 8007070 <__sfp+0x64>
 800703a:	4b16      	ldr	r3, [pc, #88]	; (8007094 <__sfp+0x88>)
 800703c:	60e3      	str	r3, [r4, #12]
 800703e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007042:	6665      	str	r5, [r4, #100]	; 0x64
 8007044:	f000 f847 	bl	80070d6 <__retarget_lock_init_recursive>
 8007048:	f7ff ff96 	bl	8006f78 <__sfp_lock_release>
 800704c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007050:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007054:	6025      	str	r5, [r4, #0]
 8007056:	61a5      	str	r5, [r4, #24]
 8007058:	2208      	movs	r2, #8
 800705a:	4629      	mov	r1, r5
 800705c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007060:	f7ff fd0c 	bl	8006a7c <memset>
 8007064:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007068:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800706c:	4620      	mov	r0, r4
 800706e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007070:	3468      	adds	r4, #104	; 0x68
 8007072:	e7d9      	b.n	8007028 <__sfp+0x1c>
 8007074:	2104      	movs	r1, #4
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ff62 	bl	8006f40 <__sfmoreglue>
 800707c:	4604      	mov	r4, r0
 800707e:	6030      	str	r0, [r6, #0]
 8007080:	2800      	cmp	r0, #0
 8007082:	d1d5      	bne.n	8007030 <__sfp+0x24>
 8007084:	f7ff ff78 	bl	8006f78 <__sfp_lock_release>
 8007088:	230c      	movs	r3, #12
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	e7ee      	b.n	800706c <__sfp+0x60>
 800708e:	bf00      	nop
 8007090:	08008050 	.word	0x08008050
 8007094:	ffff0001 	.word	0xffff0001

08007098 <_fwalk_reent>:
 8007098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800709c:	4606      	mov	r6, r0
 800709e:	4688      	mov	r8, r1
 80070a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80070a4:	2700      	movs	r7, #0
 80070a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070aa:	f1b9 0901 	subs.w	r9, r9, #1
 80070ae:	d505      	bpl.n	80070bc <_fwalk_reent+0x24>
 80070b0:	6824      	ldr	r4, [r4, #0]
 80070b2:	2c00      	cmp	r4, #0
 80070b4:	d1f7      	bne.n	80070a6 <_fwalk_reent+0xe>
 80070b6:	4638      	mov	r0, r7
 80070b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070bc:	89ab      	ldrh	r3, [r5, #12]
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d907      	bls.n	80070d2 <_fwalk_reent+0x3a>
 80070c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070c6:	3301      	adds	r3, #1
 80070c8:	d003      	beq.n	80070d2 <_fwalk_reent+0x3a>
 80070ca:	4629      	mov	r1, r5
 80070cc:	4630      	mov	r0, r6
 80070ce:	47c0      	blx	r8
 80070d0:	4307      	orrs	r7, r0
 80070d2:	3568      	adds	r5, #104	; 0x68
 80070d4:	e7e9      	b.n	80070aa <_fwalk_reent+0x12>

080070d6 <__retarget_lock_init_recursive>:
 80070d6:	4770      	bx	lr

080070d8 <__retarget_lock_acquire_recursive>:
 80070d8:	4770      	bx	lr

080070da <__retarget_lock_release_recursive>:
 80070da:	4770      	bx	lr

080070dc <__swhatbuf_r>:
 80070dc:	b570      	push	{r4, r5, r6, lr}
 80070de:	460e      	mov	r6, r1
 80070e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e4:	2900      	cmp	r1, #0
 80070e6:	b096      	sub	sp, #88	; 0x58
 80070e8:	4614      	mov	r4, r2
 80070ea:	461d      	mov	r5, r3
 80070ec:	da07      	bge.n	80070fe <__swhatbuf_r+0x22>
 80070ee:	2300      	movs	r3, #0
 80070f0:	602b      	str	r3, [r5, #0]
 80070f2:	89b3      	ldrh	r3, [r6, #12]
 80070f4:	061a      	lsls	r2, r3, #24
 80070f6:	d410      	bmi.n	800711a <__swhatbuf_r+0x3e>
 80070f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070fc:	e00e      	b.n	800711c <__swhatbuf_r+0x40>
 80070fe:	466a      	mov	r2, sp
 8007100:	f000 fdba 	bl	8007c78 <_fstat_r>
 8007104:	2800      	cmp	r0, #0
 8007106:	dbf2      	blt.n	80070ee <__swhatbuf_r+0x12>
 8007108:	9a01      	ldr	r2, [sp, #4]
 800710a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800710e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007112:	425a      	negs	r2, r3
 8007114:	415a      	adcs	r2, r3
 8007116:	602a      	str	r2, [r5, #0]
 8007118:	e7ee      	b.n	80070f8 <__swhatbuf_r+0x1c>
 800711a:	2340      	movs	r3, #64	; 0x40
 800711c:	2000      	movs	r0, #0
 800711e:	6023      	str	r3, [r4, #0]
 8007120:	b016      	add	sp, #88	; 0x58
 8007122:	bd70      	pop	{r4, r5, r6, pc}

08007124 <__smakebuf_r>:
 8007124:	898b      	ldrh	r3, [r1, #12]
 8007126:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007128:	079d      	lsls	r5, r3, #30
 800712a:	4606      	mov	r6, r0
 800712c:	460c      	mov	r4, r1
 800712e:	d507      	bpl.n	8007140 <__smakebuf_r+0x1c>
 8007130:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007134:	6023      	str	r3, [r4, #0]
 8007136:	6123      	str	r3, [r4, #16]
 8007138:	2301      	movs	r3, #1
 800713a:	6163      	str	r3, [r4, #20]
 800713c:	b002      	add	sp, #8
 800713e:	bd70      	pop	{r4, r5, r6, pc}
 8007140:	ab01      	add	r3, sp, #4
 8007142:	466a      	mov	r2, sp
 8007144:	f7ff ffca 	bl	80070dc <__swhatbuf_r>
 8007148:	9900      	ldr	r1, [sp, #0]
 800714a:	4605      	mov	r5, r0
 800714c:	4630      	mov	r0, r6
 800714e:	f000 f879 	bl	8007244 <_malloc_r>
 8007152:	b948      	cbnz	r0, 8007168 <__smakebuf_r+0x44>
 8007154:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007158:	059a      	lsls	r2, r3, #22
 800715a:	d4ef      	bmi.n	800713c <__smakebuf_r+0x18>
 800715c:	f023 0303 	bic.w	r3, r3, #3
 8007160:	f043 0302 	orr.w	r3, r3, #2
 8007164:	81a3      	strh	r3, [r4, #12]
 8007166:	e7e3      	b.n	8007130 <__smakebuf_r+0xc>
 8007168:	4b0d      	ldr	r3, [pc, #52]	; (80071a0 <__smakebuf_r+0x7c>)
 800716a:	62b3      	str	r3, [r6, #40]	; 0x28
 800716c:	89a3      	ldrh	r3, [r4, #12]
 800716e:	6020      	str	r0, [r4, #0]
 8007170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007174:	81a3      	strh	r3, [r4, #12]
 8007176:	9b00      	ldr	r3, [sp, #0]
 8007178:	6163      	str	r3, [r4, #20]
 800717a:	9b01      	ldr	r3, [sp, #4]
 800717c:	6120      	str	r0, [r4, #16]
 800717e:	b15b      	cbz	r3, 8007198 <__smakebuf_r+0x74>
 8007180:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007184:	4630      	mov	r0, r6
 8007186:	f000 fd89 	bl	8007c9c <_isatty_r>
 800718a:	b128      	cbz	r0, 8007198 <__smakebuf_r+0x74>
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	f023 0303 	bic.w	r3, r3, #3
 8007192:	f043 0301 	orr.w	r3, r3, #1
 8007196:	81a3      	strh	r3, [r4, #12]
 8007198:	89a0      	ldrh	r0, [r4, #12]
 800719a:	4305      	orrs	r5, r0
 800719c:	81a5      	strh	r5, [r4, #12]
 800719e:	e7cd      	b.n	800713c <__smakebuf_r+0x18>
 80071a0:	08006f35 	.word	0x08006f35

080071a4 <_free_r>:
 80071a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071a6:	2900      	cmp	r1, #0
 80071a8:	d048      	beq.n	800723c <_free_r+0x98>
 80071aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071ae:	9001      	str	r0, [sp, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f1a1 0404 	sub.w	r4, r1, #4
 80071b6:	bfb8      	it	lt
 80071b8:	18e4      	addlt	r4, r4, r3
 80071ba:	f000 fdb9 	bl	8007d30 <__malloc_lock>
 80071be:	4a20      	ldr	r2, [pc, #128]	; (8007240 <_free_r+0x9c>)
 80071c0:	9801      	ldr	r0, [sp, #4]
 80071c2:	6813      	ldr	r3, [r2, #0]
 80071c4:	4615      	mov	r5, r2
 80071c6:	b933      	cbnz	r3, 80071d6 <_free_r+0x32>
 80071c8:	6063      	str	r3, [r4, #4]
 80071ca:	6014      	str	r4, [r2, #0]
 80071cc:	b003      	add	sp, #12
 80071ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071d2:	f000 bdb3 	b.w	8007d3c <__malloc_unlock>
 80071d6:	42a3      	cmp	r3, r4
 80071d8:	d90b      	bls.n	80071f2 <_free_r+0x4e>
 80071da:	6821      	ldr	r1, [r4, #0]
 80071dc:	1862      	adds	r2, r4, r1
 80071de:	4293      	cmp	r3, r2
 80071e0:	bf04      	itt	eq
 80071e2:	681a      	ldreq	r2, [r3, #0]
 80071e4:	685b      	ldreq	r3, [r3, #4]
 80071e6:	6063      	str	r3, [r4, #4]
 80071e8:	bf04      	itt	eq
 80071ea:	1852      	addeq	r2, r2, r1
 80071ec:	6022      	streq	r2, [r4, #0]
 80071ee:	602c      	str	r4, [r5, #0]
 80071f0:	e7ec      	b.n	80071cc <_free_r+0x28>
 80071f2:	461a      	mov	r2, r3
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	b10b      	cbz	r3, 80071fc <_free_r+0x58>
 80071f8:	42a3      	cmp	r3, r4
 80071fa:	d9fa      	bls.n	80071f2 <_free_r+0x4e>
 80071fc:	6811      	ldr	r1, [r2, #0]
 80071fe:	1855      	adds	r5, r2, r1
 8007200:	42a5      	cmp	r5, r4
 8007202:	d10b      	bne.n	800721c <_free_r+0x78>
 8007204:	6824      	ldr	r4, [r4, #0]
 8007206:	4421      	add	r1, r4
 8007208:	1854      	adds	r4, r2, r1
 800720a:	42a3      	cmp	r3, r4
 800720c:	6011      	str	r1, [r2, #0]
 800720e:	d1dd      	bne.n	80071cc <_free_r+0x28>
 8007210:	681c      	ldr	r4, [r3, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	6053      	str	r3, [r2, #4]
 8007216:	4421      	add	r1, r4
 8007218:	6011      	str	r1, [r2, #0]
 800721a:	e7d7      	b.n	80071cc <_free_r+0x28>
 800721c:	d902      	bls.n	8007224 <_free_r+0x80>
 800721e:	230c      	movs	r3, #12
 8007220:	6003      	str	r3, [r0, #0]
 8007222:	e7d3      	b.n	80071cc <_free_r+0x28>
 8007224:	6825      	ldr	r5, [r4, #0]
 8007226:	1961      	adds	r1, r4, r5
 8007228:	428b      	cmp	r3, r1
 800722a:	bf04      	itt	eq
 800722c:	6819      	ldreq	r1, [r3, #0]
 800722e:	685b      	ldreq	r3, [r3, #4]
 8007230:	6063      	str	r3, [r4, #4]
 8007232:	bf04      	itt	eq
 8007234:	1949      	addeq	r1, r1, r5
 8007236:	6021      	streq	r1, [r4, #0]
 8007238:	6054      	str	r4, [r2, #4]
 800723a:	e7c7      	b.n	80071cc <_free_r+0x28>
 800723c:	b003      	add	sp, #12
 800723e:	bd30      	pop	{r4, r5, pc}
 8007240:	20000248 	.word	0x20000248

08007244 <_malloc_r>:
 8007244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007246:	1ccd      	adds	r5, r1, #3
 8007248:	f025 0503 	bic.w	r5, r5, #3
 800724c:	3508      	adds	r5, #8
 800724e:	2d0c      	cmp	r5, #12
 8007250:	bf38      	it	cc
 8007252:	250c      	movcc	r5, #12
 8007254:	2d00      	cmp	r5, #0
 8007256:	4606      	mov	r6, r0
 8007258:	db01      	blt.n	800725e <_malloc_r+0x1a>
 800725a:	42a9      	cmp	r1, r5
 800725c:	d903      	bls.n	8007266 <_malloc_r+0x22>
 800725e:	230c      	movs	r3, #12
 8007260:	6033      	str	r3, [r6, #0]
 8007262:	2000      	movs	r0, #0
 8007264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007266:	f000 fd63 	bl	8007d30 <__malloc_lock>
 800726a:	4921      	ldr	r1, [pc, #132]	; (80072f0 <_malloc_r+0xac>)
 800726c:	680a      	ldr	r2, [r1, #0]
 800726e:	4614      	mov	r4, r2
 8007270:	b99c      	cbnz	r4, 800729a <_malloc_r+0x56>
 8007272:	4f20      	ldr	r7, [pc, #128]	; (80072f4 <_malloc_r+0xb0>)
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	b923      	cbnz	r3, 8007282 <_malloc_r+0x3e>
 8007278:	4621      	mov	r1, r4
 800727a:	4630      	mov	r0, r6
 800727c:	f000 fc86 	bl	8007b8c <_sbrk_r>
 8007280:	6038      	str	r0, [r7, #0]
 8007282:	4629      	mov	r1, r5
 8007284:	4630      	mov	r0, r6
 8007286:	f000 fc81 	bl	8007b8c <_sbrk_r>
 800728a:	1c43      	adds	r3, r0, #1
 800728c:	d123      	bne.n	80072d6 <_malloc_r+0x92>
 800728e:	230c      	movs	r3, #12
 8007290:	6033      	str	r3, [r6, #0]
 8007292:	4630      	mov	r0, r6
 8007294:	f000 fd52 	bl	8007d3c <__malloc_unlock>
 8007298:	e7e3      	b.n	8007262 <_malloc_r+0x1e>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	1b5b      	subs	r3, r3, r5
 800729e:	d417      	bmi.n	80072d0 <_malloc_r+0x8c>
 80072a0:	2b0b      	cmp	r3, #11
 80072a2:	d903      	bls.n	80072ac <_malloc_r+0x68>
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	441c      	add	r4, r3
 80072a8:	6025      	str	r5, [r4, #0]
 80072aa:	e004      	b.n	80072b6 <_malloc_r+0x72>
 80072ac:	6863      	ldr	r3, [r4, #4]
 80072ae:	42a2      	cmp	r2, r4
 80072b0:	bf0c      	ite	eq
 80072b2:	600b      	streq	r3, [r1, #0]
 80072b4:	6053      	strne	r3, [r2, #4]
 80072b6:	4630      	mov	r0, r6
 80072b8:	f000 fd40 	bl	8007d3c <__malloc_unlock>
 80072bc:	f104 000b 	add.w	r0, r4, #11
 80072c0:	1d23      	adds	r3, r4, #4
 80072c2:	f020 0007 	bic.w	r0, r0, #7
 80072c6:	1ac2      	subs	r2, r0, r3
 80072c8:	d0cc      	beq.n	8007264 <_malloc_r+0x20>
 80072ca:	1a1b      	subs	r3, r3, r0
 80072cc:	50a3      	str	r3, [r4, r2]
 80072ce:	e7c9      	b.n	8007264 <_malloc_r+0x20>
 80072d0:	4622      	mov	r2, r4
 80072d2:	6864      	ldr	r4, [r4, #4]
 80072d4:	e7cc      	b.n	8007270 <_malloc_r+0x2c>
 80072d6:	1cc4      	adds	r4, r0, #3
 80072d8:	f024 0403 	bic.w	r4, r4, #3
 80072dc:	42a0      	cmp	r0, r4
 80072de:	d0e3      	beq.n	80072a8 <_malloc_r+0x64>
 80072e0:	1a21      	subs	r1, r4, r0
 80072e2:	4630      	mov	r0, r6
 80072e4:	f000 fc52 	bl	8007b8c <_sbrk_r>
 80072e8:	3001      	adds	r0, #1
 80072ea:	d1dd      	bne.n	80072a8 <_malloc_r+0x64>
 80072ec:	e7cf      	b.n	800728e <_malloc_r+0x4a>
 80072ee:	bf00      	nop
 80072f0:	20000248 	.word	0x20000248
 80072f4:	2000024c 	.word	0x2000024c

080072f8 <__ssputs_r>:
 80072f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072fc:	688e      	ldr	r6, [r1, #8]
 80072fe:	429e      	cmp	r6, r3
 8007300:	4682      	mov	sl, r0
 8007302:	460c      	mov	r4, r1
 8007304:	4690      	mov	r8, r2
 8007306:	461f      	mov	r7, r3
 8007308:	d838      	bhi.n	800737c <__ssputs_r+0x84>
 800730a:	898a      	ldrh	r2, [r1, #12]
 800730c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007310:	d032      	beq.n	8007378 <__ssputs_r+0x80>
 8007312:	6825      	ldr	r5, [r4, #0]
 8007314:	6909      	ldr	r1, [r1, #16]
 8007316:	eba5 0901 	sub.w	r9, r5, r1
 800731a:	6965      	ldr	r5, [r4, #20]
 800731c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007320:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007324:	3301      	adds	r3, #1
 8007326:	444b      	add	r3, r9
 8007328:	106d      	asrs	r5, r5, #1
 800732a:	429d      	cmp	r5, r3
 800732c:	bf38      	it	cc
 800732e:	461d      	movcc	r5, r3
 8007330:	0553      	lsls	r3, r2, #21
 8007332:	d531      	bpl.n	8007398 <__ssputs_r+0xa0>
 8007334:	4629      	mov	r1, r5
 8007336:	f7ff ff85 	bl	8007244 <_malloc_r>
 800733a:	4606      	mov	r6, r0
 800733c:	b950      	cbnz	r0, 8007354 <__ssputs_r+0x5c>
 800733e:	230c      	movs	r3, #12
 8007340:	f8ca 3000 	str.w	r3, [sl]
 8007344:	89a3      	ldrh	r3, [r4, #12]
 8007346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800734a:	81a3      	strh	r3, [r4, #12]
 800734c:	f04f 30ff 	mov.w	r0, #4294967295
 8007350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007354:	6921      	ldr	r1, [r4, #16]
 8007356:	464a      	mov	r2, r9
 8007358:	f000 fcc2 	bl	8007ce0 <memcpy>
 800735c:	89a3      	ldrh	r3, [r4, #12]
 800735e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007366:	81a3      	strh	r3, [r4, #12]
 8007368:	6126      	str	r6, [r4, #16]
 800736a:	6165      	str	r5, [r4, #20]
 800736c:	444e      	add	r6, r9
 800736e:	eba5 0509 	sub.w	r5, r5, r9
 8007372:	6026      	str	r6, [r4, #0]
 8007374:	60a5      	str	r5, [r4, #8]
 8007376:	463e      	mov	r6, r7
 8007378:	42be      	cmp	r6, r7
 800737a:	d900      	bls.n	800737e <__ssputs_r+0x86>
 800737c:	463e      	mov	r6, r7
 800737e:	4632      	mov	r2, r6
 8007380:	6820      	ldr	r0, [r4, #0]
 8007382:	4641      	mov	r1, r8
 8007384:	f000 fcba 	bl	8007cfc <memmove>
 8007388:	68a3      	ldr	r3, [r4, #8]
 800738a:	6822      	ldr	r2, [r4, #0]
 800738c:	1b9b      	subs	r3, r3, r6
 800738e:	4432      	add	r2, r6
 8007390:	60a3      	str	r3, [r4, #8]
 8007392:	6022      	str	r2, [r4, #0]
 8007394:	2000      	movs	r0, #0
 8007396:	e7db      	b.n	8007350 <__ssputs_r+0x58>
 8007398:	462a      	mov	r2, r5
 800739a:	f000 fcd5 	bl	8007d48 <_realloc_r>
 800739e:	4606      	mov	r6, r0
 80073a0:	2800      	cmp	r0, #0
 80073a2:	d1e1      	bne.n	8007368 <__ssputs_r+0x70>
 80073a4:	6921      	ldr	r1, [r4, #16]
 80073a6:	4650      	mov	r0, sl
 80073a8:	f7ff fefc 	bl	80071a4 <_free_r>
 80073ac:	e7c7      	b.n	800733e <__ssputs_r+0x46>
	...

080073b0 <_svfiprintf_r>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	4698      	mov	r8, r3
 80073b6:	898b      	ldrh	r3, [r1, #12]
 80073b8:	061b      	lsls	r3, r3, #24
 80073ba:	b09d      	sub	sp, #116	; 0x74
 80073bc:	4607      	mov	r7, r0
 80073be:	460d      	mov	r5, r1
 80073c0:	4614      	mov	r4, r2
 80073c2:	d50e      	bpl.n	80073e2 <_svfiprintf_r+0x32>
 80073c4:	690b      	ldr	r3, [r1, #16]
 80073c6:	b963      	cbnz	r3, 80073e2 <_svfiprintf_r+0x32>
 80073c8:	2140      	movs	r1, #64	; 0x40
 80073ca:	f7ff ff3b 	bl	8007244 <_malloc_r>
 80073ce:	6028      	str	r0, [r5, #0]
 80073d0:	6128      	str	r0, [r5, #16]
 80073d2:	b920      	cbnz	r0, 80073de <_svfiprintf_r+0x2e>
 80073d4:	230c      	movs	r3, #12
 80073d6:	603b      	str	r3, [r7, #0]
 80073d8:	f04f 30ff 	mov.w	r0, #4294967295
 80073dc:	e0d1      	b.n	8007582 <_svfiprintf_r+0x1d2>
 80073de:	2340      	movs	r3, #64	; 0x40
 80073e0:	616b      	str	r3, [r5, #20]
 80073e2:	2300      	movs	r3, #0
 80073e4:	9309      	str	r3, [sp, #36]	; 0x24
 80073e6:	2320      	movs	r3, #32
 80073e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80073f0:	2330      	movs	r3, #48	; 0x30
 80073f2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800759c <_svfiprintf_r+0x1ec>
 80073f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073fa:	f04f 0901 	mov.w	r9, #1
 80073fe:	4623      	mov	r3, r4
 8007400:	469a      	mov	sl, r3
 8007402:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007406:	b10a      	cbz	r2, 800740c <_svfiprintf_r+0x5c>
 8007408:	2a25      	cmp	r2, #37	; 0x25
 800740a:	d1f9      	bne.n	8007400 <_svfiprintf_r+0x50>
 800740c:	ebba 0b04 	subs.w	fp, sl, r4
 8007410:	d00b      	beq.n	800742a <_svfiprintf_r+0x7a>
 8007412:	465b      	mov	r3, fp
 8007414:	4622      	mov	r2, r4
 8007416:	4629      	mov	r1, r5
 8007418:	4638      	mov	r0, r7
 800741a:	f7ff ff6d 	bl	80072f8 <__ssputs_r>
 800741e:	3001      	adds	r0, #1
 8007420:	f000 80aa 	beq.w	8007578 <_svfiprintf_r+0x1c8>
 8007424:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007426:	445a      	add	r2, fp
 8007428:	9209      	str	r2, [sp, #36]	; 0x24
 800742a:	f89a 3000 	ldrb.w	r3, [sl]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f000 80a2 	beq.w	8007578 <_svfiprintf_r+0x1c8>
 8007434:	2300      	movs	r3, #0
 8007436:	f04f 32ff 	mov.w	r2, #4294967295
 800743a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800743e:	f10a 0a01 	add.w	sl, sl, #1
 8007442:	9304      	str	r3, [sp, #16]
 8007444:	9307      	str	r3, [sp, #28]
 8007446:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800744a:	931a      	str	r3, [sp, #104]	; 0x68
 800744c:	4654      	mov	r4, sl
 800744e:	2205      	movs	r2, #5
 8007450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007454:	4851      	ldr	r0, [pc, #324]	; (800759c <_svfiprintf_r+0x1ec>)
 8007456:	f7f8 fecb 	bl	80001f0 <memchr>
 800745a:	9a04      	ldr	r2, [sp, #16]
 800745c:	b9d8      	cbnz	r0, 8007496 <_svfiprintf_r+0xe6>
 800745e:	06d0      	lsls	r0, r2, #27
 8007460:	bf44      	itt	mi
 8007462:	2320      	movmi	r3, #32
 8007464:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007468:	0711      	lsls	r1, r2, #28
 800746a:	bf44      	itt	mi
 800746c:	232b      	movmi	r3, #43	; 0x2b
 800746e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007472:	f89a 3000 	ldrb.w	r3, [sl]
 8007476:	2b2a      	cmp	r3, #42	; 0x2a
 8007478:	d015      	beq.n	80074a6 <_svfiprintf_r+0xf6>
 800747a:	9a07      	ldr	r2, [sp, #28]
 800747c:	4654      	mov	r4, sl
 800747e:	2000      	movs	r0, #0
 8007480:	f04f 0c0a 	mov.w	ip, #10
 8007484:	4621      	mov	r1, r4
 8007486:	f811 3b01 	ldrb.w	r3, [r1], #1
 800748a:	3b30      	subs	r3, #48	; 0x30
 800748c:	2b09      	cmp	r3, #9
 800748e:	d94e      	bls.n	800752e <_svfiprintf_r+0x17e>
 8007490:	b1b0      	cbz	r0, 80074c0 <_svfiprintf_r+0x110>
 8007492:	9207      	str	r2, [sp, #28]
 8007494:	e014      	b.n	80074c0 <_svfiprintf_r+0x110>
 8007496:	eba0 0308 	sub.w	r3, r0, r8
 800749a:	fa09 f303 	lsl.w	r3, r9, r3
 800749e:	4313      	orrs	r3, r2
 80074a0:	9304      	str	r3, [sp, #16]
 80074a2:	46a2      	mov	sl, r4
 80074a4:	e7d2      	b.n	800744c <_svfiprintf_r+0x9c>
 80074a6:	9b03      	ldr	r3, [sp, #12]
 80074a8:	1d19      	adds	r1, r3, #4
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	9103      	str	r1, [sp, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	bfbb      	ittet	lt
 80074b2:	425b      	neglt	r3, r3
 80074b4:	f042 0202 	orrlt.w	r2, r2, #2
 80074b8:	9307      	strge	r3, [sp, #28]
 80074ba:	9307      	strlt	r3, [sp, #28]
 80074bc:	bfb8      	it	lt
 80074be:	9204      	strlt	r2, [sp, #16]
 80074c0:	7823      	ldrb	r3, [r4, #0]
 80074c2:	2b2e      	cmp	r3, #46	; 0x2e
 80074c4:	d10c      	bne.n	80074e0 <_svfiprintf_r+0x130>
 80074c6:	7863      	ldrb	r3, [r4, #1]
 80074c8:	2b2a      	cmp	r3, #42	; 0x2a
 80074ca:	d135      	bne.n	8007538 <_svfiprintf_r+0x188>
 80074cc:	9b03      	ldr	r3, [sp, #12]
 80074ce:	1d1a      	adds	r2, r3, #4
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	9203      	str	r2, [sp, #12]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	bfb8      	it	lt
 80074d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80074dc:	3402      	adds	r4, #2
 80074de:	9305      	str	r3, [sp, #20]
 80074e0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80075ac <_svfiprintf_r+0x1fc>
 80074e4:	7821      	ldrb	r1, [r4, #0]
 80074e6:	2203      	movs	r2, #3
 80074e8:	4650      	mov	r0, sl
 80074ea:	f7f8 fe81 	bl	80001f0 <memchr>
 80074ee:	b140      	cbz	r0, 8007502 <_svfiprintf_r+0x152>
 80074f0:	2340      	movs	r3, #64	; 0x40
 80074f2:	eba0 000a 	sub.w	r0, r0, sl
 80074f6:	fa03 f000 	lsl.w	r0, r3, r0
 80074fa:	9b04      	ldr	r3, [sp, #16]
 80074fc:	4303      	orrs	r3, r0
 80074fe:	3401      	adds	r4, #1
 8007500:	9304      	str	r3, [sp, #16]
 8007502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007506:	4826      	ldr	r0, [pc, #152]	; (80075a0 <_svfiprintf_r+0x1f0>)
 8007508:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800750c:	2206      	movs	r2, #6
 800750e:	f7f8 fe6f 	bl	80001f0 <memchr>
 8007512:	2800      	cmp	r0, #0
 8007514:	d038      	beq.n	8007588 <_svfiprintf_r+0x1d8>
 8007516:	4b23      	ldr	r3, [pc, #140]	; (80075a4 <_svfiprintf_r+0x1f4>)
 8007518:	bb1b      	cbnz	r3, 8007562 <_svfiprintf_r+0x1b2>
 800751a:	9b03      	ldr	r3, [sp, #12]
 800751c:	3307      	adds	r3, #7
 800751e:	f023 0307 	bic.w	r3, r3, #7
 8007522:	3308      	adds	r3, #8
 8007524:	9303      	str	r3, [sp, #12]
 8007526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007528:	4433      	add	r3, r6
 800752a:	9309      	str	r3, [sp, #36]	; 0x24
 800752c:	e767      	b.n	80073fe <_svfiprintf_r+0x4e>
 800752e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007532:	460c      	mov	r4, r1
 8007534:	2001      	movs	r0, #1
 8007536:	e7a5      	b.n	8007484 <_svfiprintf_r+0xd4>
 8007538:	2300      	movs	r3, #0
 800753a:	3401      	adds	r4, #1
 800753c:	9305      	str	r3, [sp, #20]
 800753e:	4619      	mov	r1, r3
 8007540:	f04f 0c0a 	mov.w	ip, #10
 8007544:	4620      	mov	r0, r4
 8007546:	f810 2b01 	ldrb.w	r2, [r0], #1
 800754a:	3a30      	subs	r2, #48	; 0x30
 800754c:	2a09      	cmp	r2, #9
 800754e:	d903      	bls.n	8007558 <_svfiprintf_r+0x1a8>
 8007550:	2b00      	cmp	r3, #0
 8007552:	d0c5      	beq.n	80074e0 <_svfiprintf_r+0x130>
 8007554:	9105      	str	r1, [sp, #20]
 8007556:	e7c3      	b.n	80074e0 <_svfiprintf_r+0x130>
 8007558:	fb0c 2101 	mla	r1, ip, r1, r2
 800755c:	4604      	mov	r4, r0
 800755e:	2301      	movs	r3, #1
 8007560:	e7f0      	b.n	8007544 <_svfiprintf_r+0x194>
 8007562:	ab03      	add	r3, sp, #12
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	462a      	mov	r2, r5
 8007568:	4b0f      	ldr	r3, [pc, #60]	; (80075a8 <_svfiprintf_r+0x1f8>)
 800756a:	a904      	add	r1, sp, #16
 800756c:	4638      	mov	r0, r7
 800756e:	f3af 8000 	nop.w
 8007572:	1c42      	adds	r2, r0, #1
 8007574:	4606      	mov	r6, r0
 8007576:	d1d6      	bne.n	8007526 <_svfiprintf_r+0x176>
 8007578:	89ab      	ldrh	r3, [r5, #12]
 800757a:	065b      	lsls	r3, r3, #25
 800757c:	f53f af2c 	bmi.w	80073d8 <_svfiprintf_r+0x28>
 8007580:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007582:	b01d      	add	sp, #116	; 0x74
 8007584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007588:	ab03      	add	r3, sp, #12
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	462a      	mov	r2, r5
 800758e:	4b06      	ldr	r3, [pc, #24]	; (80075a8 <_svfiprintf_r+0x1f8>)
 8007590:	a904      	add	r1, sp, #16
 8007592:	4638      	mov	r0, r7
 8007594:	f000 f9d4 	bl	8007940 <_printf_i>
 8007598:	e7eb      	b.n	8007572 <_svfiprintf_r+0x1c2>
 800759a:	bf00      	nop
 800759c:	080080b4 	.word	0x080080b4
 80075a0:	080080be 	.word	0x080080be
 80075a4:	00000000 	.word	0x00000000
 80075a8:	080072f9 	.word	0x080072f9
 80075ac:	080080ba 	.word	0x080080ba

080075b0 <__sfputc_r>:
 80075b0:	6893      	ldr	r3, [r2, #8]
 80075b2:	3b01      	subs	r3, #1
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	b410      	push	{r4}
 80075b8:	6093      	str	r3, [r2, #8]
 80075ba:	da08      	bge.n	80075ce <__sfputc_r+0x1e>
 80075bc:	6994      	ldr	r4, [r2, #24]
 80075be:	42a3      	cmp	r3, r4
 80075c0:	db01      	blt.n	80075c6 <__sfputc_r+0x16>
 80075c2:	290a      	cmp	r1, #10
 80075c4:	d103      	bne.n	80075ce <__sfputc_r+0x1e>
 80075c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ca:	f7ff bb0d 	b.w	8006be8 <__swbuf_r>
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	1c58      	adds	r0, r3, #1
 80075d2:	6010      	str	r0, [r2, #0]
 80075d4:	7019      	strb	r1, [r3, #0]
 80075d6:	4608      	mov	r0, r1
 80075d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075dc:	4770      	bx	lr

080075de <__sfputs_r>:
 80075de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e0:	4606      	mov	r6, r0
 80075e2:	460f      	mov	r7, r1
 80075e4:	4614      	mov	r4, r2
 80075e6:	18d5      	adds	r5, r2, r3
 80075e8:	42ac      	cmp	r4, r5
 80075ea:	d101      	bne.n	80075f0 <__sfputs_r+0x12>
 80075ec:	2000      	movs	r0, #0
 80075ee:	e007      	b.n	8007600 <__sfputs_r+0x22>
 80075f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f4:	463a      	mov	r2, r7
 80075f6:	4630      	mov	r0, r6
 80075f8:	f7ff ffda 	bl	80075b0 <__sfputc_r>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	d1f3      	bne.n	80075e8 <__sfputs_r+0xa>
 8007600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007604 <_vfiprintf_r>:
 8007604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007608:	460d      	mov	r5, r1
 800760a:	b09d      	sub	sp, #116	; 0x74
 800760c:	4614      	mov	r4, r2
 800760e:	4698      	mov	r8, r3
 8007610:	4606      	mov	r6, r0
 8007612:	b118      	cbz	r0, 800761c <_vfiprintf_r+0x18>
 8007614:	6983      	ldr	r3, [r0, #24]
 8007616:	b90b      	cbnz	r3, 800761c <_vfiprintf_r+0x18>
 8007618:	f7ff fcc0 	bl	8006f9c <__sinit>
 800761c:	4b89      	ldr	r3, [pc, #548]	; (8007844 <_vfiprintf_r+0x240>)
 800761e:	429d      	cmp	r5, r3
 8007620:	d11b      	bne.n	800765a <_vfiprintf_r+0x56>
 8007622:	6875      	ldr	r5, [r6, #4]
 8007624:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007626:	07d9      	lsls	r1, r3, #31
 8007628:	d405      	bmi.n	8007636 <_vfiprintf_r+0x32>
 800762a:	89ab      	ldrh	r3, [r5, #12]
 800762c:	059a      	lsls	r2, r3, #22
 800762e:	d402      	bmi.n	8007636 <_vfiprintf_r+0x32>
 8007630:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007632:	f7ff fd51 	bl	80070d8 <__retarget_lock_acquire_recursive>
 8007636:	89ab      	ldrh	r3, [r5, #12]
 8007638:	071b      	lsls	r3, r3, #28
 800763a:	d501      	bpl.n	8007640 <_vfiprintf_r+0x3c>
 800763c:	692b      	ldr	r3, [r5, #16]
 800763e:	b9eb      	cbnz	r3, 800767c <_vfiprintf_r+0x78>
 8007640:	4629      	mov	r1, r5
 8007642:	4630      	mov	r0, r6
 8007644:	f7ff fb22 	bl	8006c8c <__swsetup_r>
 8007648:	b1c0      	cbz	r0, 800767c <_vfiprintf_r+0x78>
 800764a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800764c:	07dc      	lsls	r4, r3, #31
 800764e:	d50e      	bpl.n	800766e <_vfiprintf_r+0x6a>
 8007650:	f04f 30ff 	mov.w	r0, #4294967295
 8007654:	b01d      	add	sp, #116	; 0x74
 8007656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765a:	4b7b      	ldr	r3, [pc, #492]	; (8007848 <_vfiprintf_r+0x244>)
 800765c:	429d      	cmp	r5, r3
 800765e:	d101      	bne.n	8007664 <_vfiprintf_r+0x60>
 8007660:	68b5      	ldr	r5, [r6, #8]
 8007662:	e7df      	b.n	8007624 <_vfiprintf_r+0x20>
 8007664:	4b79      	ldr	r3, [pc, #484]	; (800784c <_vfiprintf_r+0x248>)
 8007666:	429d      	cmp	r5, r3
 8007668:	bf08      	it	eq
 800766a:	68f5      	ldreq	r5, [r6, #12]
 800766c:	e7da      	b.n	8007624 <_vfiprintf_r+0x20>
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	0598      	lsls	r0, r3, #22
 8007672:	d4ed      	bmi.n	8007650 <_vfiprintf_r+0x4c>
 8007674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007676:	f7ff fd30 	bl	80070da <__retarget_lock_release_recursive>
 800767a:	e7e9      	b.n	8007650 <_vfiprintf_r+0x4c>
 800767c:	2300      	movs	r3, #0
 800767e:	9309      	str	r3, [sp, #36]	; 0x24
 8007680:	2320      	movs	r3, #32
 8007682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007686:	f8cd 800c 	str.w	r8, [sp, #12]
 800768a:	2330      	movs	r3, #48	; 0x30
 800768c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007850 <_vfiprintf_r+0x24c>
 8007690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007694:	f04f 0901 	mov.w	r9, #1
 8007698:	4623      	mov	r3, r4
 800769a:	469a      	mov	sl, r3
 800769c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076a0:	b10a      	cbz	r2, 80076a6 <_vfiprintf_r+0xa2>
 80076a2:	2a25      	cmp	r2, #37	; 0x25
 80076a4:	d1f9      	bne.n	800769a <_vfiprintf_r+0x96>
 80076a6:	ebba 0b04 	subs.w	fp, sl, r4
 80076aa:	d00b      	beq.n	80076c4 <_vfiprintf_r+0xc0>
 80076ac:	465b      	mov	r3, fp
 80076ae:	4622      	mov	r2, r4
 80076b0:	4629      	mov	r1, r5
 80076b2:	4630      	mov	r0, r6
 80076b4:	f7ff ff93 	bl	80075de <__sfputs_r>
 80076b8:	3001      	adds	r0, #1
 80076ba:	f000 80aa 	beq.w	8007812 <_vfiprintf_r+0x20e>
 80076be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c0:	445a      	add	r2, fp
 80076c2:	9209      	str	r2, [sp, #36]	; 0x24
 80076c4:	f89a 3000 	ldrb.w	r3, [sl]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f000 80a2 	beq.w	8007812 <_vfiprintf_r+0x20e>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295
 80076d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076d8:	f10a 0a01 	add.w	sl, sl, #1
 80076dc:	9304      	str	r3, [sp, #16]
 80076de:	9307      	str	r3, [sp, #28]
 80076e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076e4:	931a      	str	r3, [sp, #104]	; 0x68
 80076e6:	4654      	mov	r4, sl
 80076e8:	2205      	movs	r2, #5
 80076ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ee:	4858      	ldr	r0, [pc, #352]	; (8007850 <_vfiprintf_r+0x24c>)
 80076f0:	f7f8 fd7e 	bl	80001f0 <memchr>
 80076f4:	9a04      	ldr	r2, [sp, #16]
 80076f6:	b9d8      	cbnz	r0, 8007730 <_vfiprintf_r+0x12c>
 80076f8:	06d1      	lsls	r1, r2, #27
 80076fa:	bf44      	itt	mi
 80076fc:	2320      	movmi	r3, #32
 80076fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007702:	0713      	lsls	r3, r2, #28
 8007704:	bf44      	itt	mi
 8007706:	232b      	movmi	r3, #43	; 0x2b
 8007708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800770c:	f89a 3000 	ldrb.w	r3, [sl]
 8007710:	2b2a      	cmp	r3, #42	; 0x2a
 8007712:	d015      	beq.n	8007740 <_vfiprintf_r+0x13c>
 8007714:	9a07      	ldr	r2, [sp, #28]
 8007716:	4654      	mov	r4, sl
 8007718:	2000      	movs	r0, #0
 800771a:	f04f 0c0a 	mov.w	ip, #10
 800771e:	4621      	mov	r1, r4
 8007720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007724:	3b30      	subs	r3, #48	; 0x30
 8007726:	2b09      	cmp	r3, #9
 8007728:	d94e      	bls.n	80077c8 <_vfiprintf_r+0x1c4>
 800772a:	b1b0      	cbz	r0, 800775a <_vfiprintf_r+0x156>
 800772c:	9207      	str	r2, [sp, #28]
 800772e:	e014      	b.n	800775a <_vfiprintf_r+0x156>
 8007730:	eba0 0308 	sub.w	r3, r0, r8
 8007734:	fa09 f303 	lsl.w	r3, r9, r3
 8007738:	4313      	orrs	r3, r2
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	46a2      	mov	sl, r4
 800773e:	e7d2      	b.n	80076e6 <_vfiprintf_r+0xe2>
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	1d19      	adds	r1, r3, #4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	9103      	str	r1, [sp, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	bfbb      	ittet	lt
 800774c:	425b      	neglt	r3, r3
 800774e:	f042 0202 	orrlt.w	r2, r2, #2
 8007752:	9307      	strge	r3, [sp, #28]
 8007754:	9307      	strlt	r3, [sp, #28]
 8007756:	bfb8      	it	lt
 8007758:	9204      	strlt	r2, [sp, #16]
 800775a:	7823      	ldrb	r3, [r4, #0]
 800775c:	2b2e      	cmp	r3, #46	; 0x2e
 800775e:	d10c      	bne.n	800777a <_vfiprintf_r+0x176>
 8007760:	7863      	ldrb	r3, [r4, #1]
 8007762:	2b2a      	cmp	r3, #42	; 0x2a
 8007764:	d135      	bne.n	80077d2 <_vfiprintf_r+0x1ce>
 8007766:	9b03      	ldr	r3, [sp, #12]
 8007768:	1d1a      	adds	r2, r3, #4
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	9203      	str	r2, [sp, #12]
 800776e:	2b00      	cmp	r3, #0
 8007770:	bfb8      	it	lt
 8007772:	f04f 33ff 	movlt.w	r3, #4294967295
 8007776:	3402      	adds	r4, #2
 8007778:	9305      	str	r3, [sp, #20]
 800777a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007860 <_vfiprintf_r+0x25c>
 800777e:	7821      	ldrb	r1, [r4, #0]
 8007780:	2203      	movs	r2, #3
 8007782:	4650      	mov	r0, sl
 8007784:	f7f8 fd34 	bl	80001f0 <memchr>
 8007788:	b140      	cbz	r0, 800779c <_vfiprintf_r+0x198>
 800778a:	2340      	movs	r3, #64	; 0x40
 800778c:	eba0 000a 	sub.w	r0, r0, sl
 8007790:	fa03 f000 	lsl.w	r0, r3, r0
 8007794:	9b04      	ldr	r3, [sp, #16]
 8007796:	4303      	orrs	r3, r0
 8007798:	3401      	adds	r4, #1
 800779a:	9304      	str	r3, [sp, #16]
 800779c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a0:	482c      	ldr	r0, [pc, #176]	; (8007854 <_vfiprintf_r+0x250>)
 80077a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077a6:	2206      	movs	r2, #6
 80077a8:	f7f8 fd22 	bl	80001f0 <memchr>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d03f      	beq.n	8007830 <_vfiprintf_r+0x22c>
 80077b0:	4b29      	ldr	r3, [pc, #164]	; (8007858 <_vfiprintf_r+0x254>)
 80077b2:	bb1b      	cbnz	r3, 80077fc <_vfiprintf_r+0x1f8>
 80077b4:	9b03      	ldr	r3, [sp, #12]
 80077b6:	3307      	adds	r3, #7
 80077b8:	f023 0307 	bic.w	r3, r3, #7
 80077bc:	3308      	adds	r3, #8
 80077be:	9303      	str	r3, [sp, #12]
 80077c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c2:	443b      	add	r3, r7
 80077c4:	9309      	str	r3, [sp, #36]	; 0x24
 80077c6:	e767      	b.n	8007698 <_vfiprintf_r+0x94>
 80077c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80077cc:	460c      	mov	r4, r1
 80077ce:	2001      	movs	r0, #1
 80077d0:	e7a5      	b.n	800771e <_vfiprintf_r+0x11a>
 80077d2:	2300      	movs	r3, #0
 80077d4:	3401      	adds	r4, #1
 80077d6:	9305      	str	r3, [sp, #20]
 80077d8:	4619      	mov	r1, r3
 80077da:	f04f 0c0a 	mov.w	ip, #10
 80077de:	4620      	mov	r0, r4
 80077e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e4:	3a30      	subs	r2, #48	; 0x30
 80077e6:	2a09      	cmp	r2, #9
 80077e8:	d903      	bls.n	80077f2 <_vfiprintf_r+0x1ee>
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d0c5      	beq.n	800777a <_vfiprintf_r+0x176>
 80077ee:	9105      	str	r1, [sp, #20]
 80077f0:	e7c3      	b.n	800777a <_vfiprintf_r+0x176>
 80077f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80077f6:	4604      	mov	r4, r0
 80077f8:	2301      	movs	r3, #1
 80077fa:	e7f0      	b.n	80077de <_vfiprintf_r+0x1da>
 80077fc:	ab03      	add	r3, sp, #12
 80077fe:	9300      	str	r3, [sp, #0]
 8007800:	462a      	mov	r2, r5
 8007802:	4b16      	ldr	r3, [pc, #88]	; (800785c <_vfiprintf_r+0x258>)
 8007804:	a904      	add	r1, sp, #16
 8007806:	4630      	mov	r0, r6
 8007808:	f3af 8000 	nop.w
 800780c:	4607      	mov	r7, r0
 800780e:	1c78      	adds	r0, r7, #1
 8007810:	d1d6      	bne.n	80077c0 <_vfiprintf_r+0x1bc>
 8007812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007814:	07d9      	lsls	r1, r3, #31
 8007816:	d405      	bmi.n	8007824 <_vfiprintf_r+0x220>
 8007818:	89ab      	ldrh	r3, [r5, #12]
 800781a:	059a      	lsls	r2, r3, #22
 800781c:	d402      	bmi.n	8007824 <_vfiprintf_r+0x220>
 800781e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007820:	f7ff fc5b 	bl	80070da <__retarget_lock_release_recursive>
 8007824:	89ab      	ldrh	r3, [r5, #12]
 8007826:	065b      	lsls	r3, r3, #25
 8007828:	f53f af12 	bmi.w	8007650 <_vfiprintf_r+0x4c>
 800782c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800782e:	e711      	b.n	8007654 <_vfiprintf_r+0x50>
 8007830:	ab03      	add	r3, sp, #12
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	462a      	mov	r2, r5
 8007836:	4b09      	ldr	r3, [pc, #36]	; (800785c <_vfiprintf_r+0x258>)
 8007838:	a904      	add	r1, sp, #16
 800783a:	4630      	mov	r0, r6
 800783c:	f000 f880 	bl	8007940 <_printf_i>
 8007840:	e7e4      	b.n	800780c <_vfiprintf_r+0x208>
 8007842:	bf00      	nop
 8007844:	08008074 	.word	0x08008074
 8007848:	08008094 	.word	0x08008094
 800784c:	08008054 	.word	0x08008054
 8007850:	080080b4 	.word	0x080080b4
 8007854:	080080be 	.word	0x080080be
 8007858:	00000000 	.word	0x00000000
 800785c:	080075df 	.word	0x080075df
 8007860:	080080ba 	.word	0x080080ba

08007864 <_printf_common>:
 8007864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007868:	4616      	mov	r6, r2
 800786a:	4699      	mov	r9, r3
 800786c:	688a      	ldr	r2, [r1, #8]
 800786e:	690b      	ldr	r3, [r1, #16]
 8007870:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007874:	4293      	cmp	r3, r2
 8007876:	bfb8      	it	lt
 8007878:	4613      	movlt	r3, r2
 800787a:	6033      	str	r3, [r6, #0]
 800787c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007880:	4607      	mov	r7, r0
 8007882:	460c      	mov	r4, r1
 8007884:	b10a      	cbz	r2, 800788a <_printf_common+0x26>
 8007886:	3301      	adds	r3, #1
 8007888:	6033      	str	r3, [r6, #0]
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	0699      	lsls	r1, r3, #26
 800788e:	bf42      	ittt	mi
 8007890:	6833      	ldrmi	r3, [r6, #0]
 8007892:	3302      	addmi	r3, #2
 8007894:	6033      	strmi	r3, [r6, #0]
 8007896:	6825      	ldr	r5, [r4, #0]
 8007898:	f015 0506 	ands.w	r5, r5, #6
 800789c:	d106      	bne.n	80078ac <_printf_common+0x48>
 800789e:	f104 0a19 	add.w	sl, r4, #25
 80078a2:	68e3      	ldr	r3, [r4, #12]
 80078a4:	6832      	ldr	r2, [r6, #0]
 80078a6:	1a9b      	subs	r3, r3, r2
 80078a8:	42ab      	cmp	r3, r5
 80078aa:	dc26      	bgt.n	80078fa <_printf_common+0x96>
 80078ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078b0:	1e13      	subs	r3, r2, #0
 80078b2:	6822      	ldr	r2, [r4, #0]
 80078b4:	bf18      	it	ne
 80078b6:	2301      	movne	r3, #1
 80078b8:	0692      	lsls	r2, r2, #26
 80078ba:	d42b      	bmi.n	8007914 <_printf_common+0xb0>
 80078bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078c0:	4649      	mov	r1, r9
 80078c2:	4638      	mov	r0, r7
 80078c4:	47c0      	blx	r8
 80078c6:	3001      	adds	r0, #1
 80078c8:	d01e      	beq.n	8007908 <_printf_common+0xa4>
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	68e5      	ldr	r5, [r4, #12]
 80078ce:	6832      	ldr	r2, [r6, #0]
 80078d0:	f003 0306 	and.w	r3, r3, #6
 80078d4:	2b04      	cmp	r3, #4
 80078d6:	bf08      	it	eq
 80078d8:	1aad      	subeq	r5, r5, r2
 80078da:	68a3      	ldr	r3, [r4, #8]
 80078dc:	6922      	ldr	r2, [r4, #16]
 80078de:	bf0c      	ite	eq
 80078e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078e4:	2500      	movne	r5, #0
 80078e6:	4293      	cmp	r3, r2
 80078e8:	bfc4      	itt	gt
 80078ea:	1a9b      	subgt	r3, r3, r2
 80078ec:	18ed      	addgt	r5, r5, r3
 80078ee:	2600      	movs	r6, #0
 80078f0:	341a      	adds	r4, #26
 80078f2:	42b5      	cmp	r5, r6
 80078f4:	d11a      	bne.n	800792c <_printf_common+0xc8>
 80078f6:	2000      	movs	r0, #0
 80078f8:	e008      	b.n	800790c <_printf_common+0xa8>
 80078fa:	2301      	movs	r3, #1
 80078fc:	4652      	mov	r2, sl
 80078fe:	4649      	mov	r1, r9
 8007900:	4638      	mov	r0, r7
 8007902:	47c0      	blx	r8
 8007904:	3001      	adds	r0, #1
 8007906:	d103      	bne.n	8007910 <_printf_common+0xac>
 8007908:	f04f 30ff 	mov.w	r0, #4294967295
 800790c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007910:	3501      	adds	r5, #1
 8007912:	e7c6      	b.n	80078a2 <_printf_common+0x3e>
 8007914:	18e1      	adds	r1, r4, r3
 8007916:	1c5a      	adds	r2, r3, #1
 8007918:	2030      	movs	r0, #48	; 0x30
 800791a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800791e:	4422      	add	r2, r4
 8007920:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007924:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007928:	3302      	adds	r3, #2
 800792a:	e7c7      	b.n	80078bc <_printf_common+0x58>
 800792c:	2301      	movs	r3, #1
 800792e:	4622      	mov	r2, r4
 8007930:	4649      	mov	r1, r9
 8007932:	4638      	mov	r0, r7
 8007934:	47c0      	blx	r8
 8007936:	3001      	adds	r0, #1
 8007938:	d0e6      	beq.n	8007908 <_printf_common+0xa4>
 800793a:	3601      	adds	r6, #1
 800793c:	e7d9      	b.n	80078f2 <_printf_common+0x8e>
	...

08007940 <_printf_i>:
 8007940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007944:	460c      	mov	r4, r1
 8007946:	4691      	mov	r9, r2
 8007948:	7e27      	ldrb	r7, [r4, #24]
 800794a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800794c:	2f78      	cmp	r7, #120	; 0x78
 800794e:	4680      	mov	r8, r0
 8007950:	469a      	mov	sl, r3
 8007952:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007956:	d807      	bhi.n	8007968 <_printf_i+0x28>
 8007958:	2f62      	cmp	r7, #98	; 0x62
 800795a:	d80a      	bhi.n	8007972 <_printf_i+0x32>
 800795c:	2f00      	cmp	r7, #0
 800795e:	f000 80d8 	beq.w	8007b12 <_printf_i+0x1d2>
 8007962:	2f58      	cmp	r7, #88	; 0x58
 8007964:	f000 80a3 	beq.w	8007aae <_printf_i+0x16e>
 8007968:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800796c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007970:	e03a      	b.n	80079e8 <_printf_i+0xa8>
 8007972:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007976:	2b15      	cmp	r3, #21
 8007978:	d8f6      	bhi.n	8007968 <_printf_i+0x28>
 800797a:	a001      	add	r0, pc, #4	; (adr r0, 8007980 <_printf_i+0x40>)
 800797c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007980:	080079d9 	.word	0x080079d9
 8007984:	080079ed 	.word	0x080079ed
 8007988:	08007969 	.word	0x08007969
 800798c:	08007969 	.word	0x08007969
 8007990:	08007969 	.word	0x08007969
 8007994:	08007969 	.word	0x08007969
 8007998:	080079ed 	.word	0x080079ed
 800799c:	08007969 	.word	0x08007969
 80079a0:	08007969 	.word	0x08007969
 80079a4:	08007969 	.word	0x08007969
 80079a8:	08007969 	.word	0x08007969
 80079ac:	08007af9 	.word	0x08007af9
 80079b0:	08007a1d 	.word	0x08007a1d
 80079b4:	08007adb 	.word	0x08007adb
 80079b8:	08007969 	.word	0x08007969
 80079bc:	08007969 	.word	0x08007969
 80079c0:	08007b1b 	.word	0x08007b1b
 80079c4:	08007969 	.word	0x08007969
 80079c8:	08007a1d 	.word	0x08007a1d
 80079cc:	08007969 	.word	0x08007969
 80079d0:	08007969 	.word	0x08007969
 80079d4:	08007ae3 	.word	0x08007ae3
 80079d8:	680b      	ldr	r3, [r1, #0]
 80079da:	1d1a      	adds	r2, r3, #4
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	600a      	str	r2, [r1, #0]
 80079e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80079e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079e8:	2301      	movs	r3, #1
 80079ea:	e0a3      	b.n	8007b34 <_printf_i+0x1f4>
 80079ec:	6825      	ldr	r5, [r4, #0]
 80079ee:	6808      	ldr	r0, [r1, #0]
 80079f0:	062e      	lsls	r6, r5, #24
 80079f2:	f100 0304 	add.w	r3, r0, #4
 80079f6:	d50a      	bpl.n	8007a0e <_printf_i+0xce>
 80079f8:	6805      	ldr	r5, [r0, #0]
 80079fa:	600b      	str	r3, [r1, #0]
 80079fc:	2d00      	cmp	r5, #0
 80079fe:	da03      	bge.n	8007a08 <_printf_i+0xc8>
 8007a00:	232d      	movs	r3, #45	; 0x2d
 8007a02:	426d      	negs	r5, r5
 8007a04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a08:	485e      	ldr	r0, [pc, #376]	; (8007b84 <_printf_i+0x244>)
 8007a0a:	230a      	movs	r3, #10
 8007a0c:	e019      	b.n	8007a42 <_printf_i+0x102>
 8007a0e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007a12:	6805      	ldr	r5, [r0, #0]
 8007a14:	600b      	str	r3, [r1, #0]
 8007a16:	bf18      	it	ne
 8007a18:	b22d      	sxthne	r5, r5
 8007a1a:	e7ef      	b.n	80079fc <_printf_i+0xbc>
 8007a1c:	680b      	ldr	r3, [r1, #0]
 8007a1e:	6825      	ldr	r5, [r4, #0]
 8007a20:	1d18      	adds	r0, r3, #4
 8007a22:	6008      	str	r0, [r1, #0]
 8007a24:	0628      	lsls	r0, r5, #24
 8007a26:	d501      	bpl.n	8007a2c <_printf_i+0xec>
 8007a28:	681d      	ldr	r5, [r3, #0]
 8007a2a:	e002      	b.n	8007a32 <_printf_i+0xf2>
 8007a2c:	0669      	lsls	r1, r5, #25
 8007a2e:	d5fb      	bpl.n	8007a28 <_printf_i+0xe8>
 8007a30:	881d      	ldrh	r5, [r3, #0]
 8007a32:	4854      	ldr	r0, [pc, #336]	; (8007b84 <_printf_i+0x244>)
 8007a34:	2f6f      	cmp	r7, #111	; 0x6f
 8007a36:	bf0c      	ite	eq
 8007a38:	2308      	moveq	r3, #8
 8007a3a:	230a      	movne	r3, #10
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a42:	6866      	ldr	r6, [r4, #4]
 8007a44:	60a6      	str	r6, [r4, #8]
 8007a46:	2e00      	cmp	r6, #0
 8007a48:	bfa2      	ittt	ge
 8007a4a:	6821      	ldrge	r1, [r4, #0]
 8007a4c:	f021 0104 	bicge.w	r1, r1, #4
 8007a50:	6021      	strge	r1, [r4, #0]
 8007a52:	b90d      	cbnz	r5, 8007a58 <_printf_i+0x118>
 8007a54:	2e00      	cmp	r6, #0
 8007a56:	d04d      	beq.n	8007af4 <_printf_i+0x1b4>
 8007a58:	4616      	mov	r6, r2
 8007a5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a5e:	fb03 5711 	mls	r7, r3, r1, r5
 8007a62:	5dc7      	ldrb	r7, [r0, r7]
 8007a64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a68:	462f      	mov	r7, r5
 8007a6a:	42bb      	cmp	r3, r7
 8007a6c:	460d      	mov	r5, r1
 8007a6e:	d9f4      	bls.n	8007a5a <_printf_i+0x11a>
 8007a70:	2b08      	cmp	r3, #8
 8007a72:	d10b      	bne.n	8007a8c <_printf_i+0x14c>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	07df      	lsls	r7, r3, #31
 8007a78:	d508      	bpl.n	8007a8c <_printf_i+0x14c>
 8007a7a:	6923      	ldr	r3, [r4, #16]
 8007a7c:	6861      	ldr	r1, [r4, #4]
 8007a7e:	4299      	cmp	r1, r3
 8007a80:	bfde      	ittt	le
 8007a82:	2330      	movle	r3, #48	; 0x30
 8007a84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a8c:	1b92      	subs	r2, r2, r6
 8007a8e:	6122      	str	r2, [r4, #16]
 8007a90:	f8cd a000 	str.w	sl, [sp]
 8007a94:	464b      	mov	r3, r9
 8007a96:	aa03      	add	r2, sp, #12
 8007a98:	4621      	mov	r1, r4
 8007a9a:	4640      	mov	r0, r8
 8007a9c:	f7ff fee2 	bl	8007864 <_printf_common>
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	d14c      	bne.n	8007b3e <_printf_i+0x1fe>
 8007aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa8:	b004      	add	sp, #16
 8007aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aae:	4835      	ldr	r0, [pc, #212]	; (8007b84 <_printf_i+0x244>)
 8007ab0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007ab4:	6823      	ldr	r3, [r4, #0]
 8007ab6:	680e      	ldr	r6, [r1, #0]
 8007ab8:	061f      	lsls	r7, r3, #24
 8007aba:	f856 5b04 	ldr.w	r5, [r6], #4
 8007abe:	600e      	str	r6, [r1, #0]
 8007ac0:	d514      	bpl.n	8007aec <_printf_i+0x1ac>
 8007ac2:	07d9      	lsls	r1, r3, #31
 8007ac4:	bf44      	itt	mi
 8007ac6:	f043 0320 	orrmi.w	r3, r3, #32
 8007aca:	6023      	strmi	r3, [r4, #0]
 8007acc:	b91d      	cbnz	r5, 8007ad6 <_printf_i+0x196>
 8007ace:	6823      	ldr	r3, [r4, #0]
 8007ad0:	f023 0320 	bic.w	r3, r3, #32
 8007ad4:	6023      	str	r3, [r4, #0]
 8007ad6:	2310      	movs	r3, #16
 8007ad8:	e7b0      	b.n	8007a3c <_printf_i+0xfc>
 8007ada:	6823      	ldr	r3, [r4, #0]
 8007adc:	f043 0320 	orr.w	r3, r3, #32
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	2378      	movs	r3, #120	; 0x78
 8007ae4:	4828      	ldr	r0, [pc, #160]	; (8007b88 <_printf_i+0x248>)
 8007ae6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007aea:	e7e3      	b.n	8007ab4 <_printf_i+0x174>
 8007aec:	065e      	lsls	r6, r3, #25
 8007aee:	bf48      	it	mi
 8007af0:	b2ad      	uxthmi	r5, r5
 8007af2:	e7e6      	b.n	8007ac2 <_printf_i+0x182>
 8007af4:	4616      	mov	r6, r2
 8007af6:	e7bb      	b.n	8007a70 <_printf_i+0x130>
 8007af8:	680b      	ldr	r3, [r1, #0]
 8007afa:	6826      	ldr	r6, [r4, #0]
 8007afc:	6960      	ldr	r0, [r4, #20]
 8007afe:	1d1d      	adds	r5, r3, #4
 8007b00:	600d      	str	r5, [r1, #0]
 8007b02:	0635      	lsls	r5, r6, #24
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	d501      	bpl.n	8007b0c <_printf_i+0x1cc>
 8007b08:	6018      	str	r0, [r3, #0]
 8007b0a:	e002      	b.n	8007b12 <_printf_i+0x1d2>
 8007b0c:	0671      	lsls	r1, r6, #25
 8007b0e:	d5fb      	bpl.n	8007b08 <_printf_i+0x1c8>
 8007b10:	8018      	strh	r0, [r3, #0]
 8007b12:	2300      	movs	r3, #0
 8007b14:	6123      	str	r3, [r4, #16]
 8007b16:	4616      	mov	r6, r2
 8007b18:	e7ba      	b.n	8007a90 <_printf_i+0x150>
 8007b1a:	680b      	ldr	r3, [r1, #0]
 8007b1c:	1d1a      	adds	r2, r3, #4
 8007b1e:	600a      	str	r2, [r1, #0]
 8007b20:	681e      	ldr	r6, [r3, #0]
 8007b22:	6862      	ldr	r2, [r4, #4]
 8007b24:	2100      	movs	r1, #0
 8007b26:	4630      	mov	r0, r6
 8007b28:	f7f8 fb62 	bl	80001f0 <memchr>
 8007b2c:	b108      	cbz	r0, 8007b32 <_printf_i+0x1f2>
 8007b2e:	1b80      	subs	r0, r0, r6
 8007b30:	6060      	str	r0, [r4, #4]
 8007b32:	6863      	ldr	r3, [r4, #4]
 8007b34:	6123      	str	r3, [r4, #16]
 8007b36:	2300      	movs	r3, #0
 8007b38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b3c:	e7a8      	b.n	8007a90 <_printf_i+0x150>
 8007b3e:	6923      	ldr	r3, [r4, #16]
 8007b40:	4632      	mov	r2, r6
 8007b42:	4649      	mov	r1, r9
 8007b44:	4640      	mov	r0, r8
 8007b46:	47d0      	blx	sl
 8007b48:	3001      	adds	r0, #1
 8007b4a:	d0ab      	beq.n	8007aa4 <_printf_i+0x164>
 8007b4c:	6823      	ldr	r3, [r4, #0]
 8007b4e:	079b      	lsls	r3, r3, #30
 8007b50:	d413      	bmi.n	8007b7a <_printf_i+0x23a>
 8007b52:	68e0      	ldr	r0, [r4, #12]
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	4298      	cmp	r0, r3
 8007b58:	bfb8      	it	lt
 8007b5a:	4618      	movlt	r0, r3
 8007b5c:	e7a4      	b.n	8007aa8 <_printf_i+0x168>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	4632      	mov	r2, r6
 8007b62:	4649      	mov	r1, r9
 8007b64:	4640      	mov	r0, r8
 8007b66:	47d0      	blx	sl
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d09b      	beq.n	8007aa4 <_printf_i+0x164>
 8007b6c:	3501      	adds	r5, #1
 8007b6e:	68e3      	ldr	r3, [r4, #12]
 8007b70:	9903      	ldr	r1, [sp, #12]
 8007b72:	1a5b      	subs	r3, r3, r1
 8007b74:	42ab      	cmp	r3, r5
 8007b76:	dcf2      	bgt.n	8007b5e <_printf_i+0x21e>
 8007b78:	e7eb      	b.n	8007b52 <_printf_i+0x212>
 8007b7a:	2500      	movs	r5, #0
 8007b7c:	f104 0619 	add.w	r6, r4, #25
 8007b80:	e7f5      	b.n	8007b6e <_printf_i+0x22e>
 8007b82:	bf00      	nop
 8007b84:	080080c5 	.word	0x080080c5
 8007b88:	080080d6 	.word	0x080080d6

08007b8c <_sbrk_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	4d06      	ldr	r5, [pc, #24]	; (8007ba8 <_sbrk_r+0x1c>)
 8007b90:	2300      	movs	r3, #0
 8007b92:	4604      	mov	r4, r0
 8007b94:	4608      	mov	r0, r1
 8007b96:	602b      	str	r3, [r5, #0]
 8007b98:	f7f8 ffc8 	bl	8000b2c <_sbrk>
 8007b9c:	1c43      	adds	r3, r0, #1
 8007b9e:	d102      	bne.n	8007ba6 <_sbrk_r+0x1a>
 8007ba0:	682b      	ldr	r3, [r5, #0]
 8007ba2:	b103      	cbz	r3, 8007ba6 <_sbrk_r+0x1a>
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	bd38      	pop	{r3, r4, r5, pc}
 8007ba8:	20000844 	.word	0x20000844

08007bac <__sread>:
 8007bac:	b510      	push	{r4, lr}
 8007bae:	460c      	mov	r4, r1
 8007bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb4:	f000 f8ee 	bl	8007d94 <_read_r>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	bfab      	itete	ge
 8007bbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007bbe:	89a3      	ldrhlt	r3, [r4, #12]
 8007bc0:	181b      	addge	r3, r3, r0
 8007bc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007bc6:	bfac      	ite	ge
 8007bc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007bca:	81a3      	strhlt	r3, [r4, #12]
 8007bcc:	bd10      	pop	{r4, pc}

08007bce <__swrite>:
 8007bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd2:	461f      	mov	r7, r3
 8007bd4:	898b      	ldrh	r3, [r1, #12]
 8007bd6:	05db      	lsls	r3, r3, #23
 8007bd8:	4605      	mov	r5, r0
 8007bda:	460c      	mov	r4, r1
 8007bdc:	4616      	mov	r6, r2
 8007bde:	d505      	bpl.n	8007bec <__swrite+0x1e>
 8007be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be4:	2302      	movs	r3, #2
 8007be6:	2200      	movs	r2, #0
 8007be8:	f000 f868 	bl	8007cbc <_lseek_r>
 8007bec:	89a3      	ldrh	r3, [r4, #12]
 8007bee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bf6:	81a3      	strh	r3, [r4, #12]
 8007bf8:	4632      	mov	r2, r6
 8007bfa:	463b      	mov	r3, r7
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c02:	f000 b817 	b.w	8007c34 <_write_r>

08007c06 <__sseek>:
 8007c06:	b510      	push	{r4, lr}
 8007c08:	460c      	mov	r4, r1
 8007c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c0e:	f000 f855 	bl	8007cbc <_lseek_r>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	89a3      	ldrh	r3, [r4, #12]
 8007c16:	bf15      	itete	ne
 8007c18:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c22:	81a3      	strheq	r3, [r4, #12]
 8007c24:	bf18      	it	ne
 8007c26:	81a3      	strhne	r3, [r4, #12]
 8007c28:	bd10      	pop	{r4, pc}

08007c2a <__sclose>:
 8007c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c2e:	f000 b813 	b.w	8007c58 <_close_r>
	...

08007c34 <_write_r>:
 8007c34:	b538      	push	{r3, r4, r5, lr}
 8007c36:	4d07      	ldr	r5, [pc, #28]	; (8007c54 <_write_r+0x20>)
 8007c38:	4604      	mov	r4, r0
 8007c3a:	4608      	mov	r0, r1
 8007c3c:	4611      	mov	r1, r2
 8007c3e:	2200      	movs	r2, #0
 8007c40:	602a      	str	r2, [r5, #0]
 8007c42:	461a      	mov	r2, r3
 8007c44:	f7f8 ff21 	bl	8000a8a <_write>
 8007c48:	1c43      	adds	r3, r0, #1
 8007c4a:	d102      	bne.n	8007c52 <_write_r+0x1e>
 8007c4c:	682b      	ldr	r3, [r5, #0]
 8007c4e:	b103      	cbz	r3, 8007c52 <_write_r+0x1e>
 8007c50:	6023      	str	r3, [r4, #0]
 8007c52:	bd38      	pop	{r3, r4, r5, pc}
 8007c54:	20000844 	.word	0x20000844

08007c58 <_close_r>:
 8007c58:	b538      	push	{r3, r4, r5, lr}
 8007c5a:	4d06      	ldr	r5, [pc, #24]	; (8007c74 <_close_r+0x1c>)
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	4604      	mov	r4, r0
 8007c60:	4608      	mov	r0, r1
 8007c62:	602b      	str	r3, [r5, #0]
 8007c64:	f7f8 ff2d 	bl	8000ac2 <_close>
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	d102      	bne.n	8007c72 <_close_r+0x1a>
 8007c6c:	682b      	ldr	r3, [r5, #0]
 8007c6e:	b103      	cbz	r3, 8007c72 <_close_r+0x1a>
 8007c70:	6023      	str	r3, [r4, #0]
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	20000844 	.word	0x20000844

08007c78 <_fstat_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	4d07      	ldr	r5, [pc, #28]	; (8007c98 <_fstat_r+0x20>)
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	4604      	mov	r4, r0
 8007c80:	4608      	mov	r0, r1
 8007c82:	4611      	mov	r1, r2
 8007c84:	602b      	str	r3, [r5, #0]
 8007c86:	f7f8 ff28 	bl	8000ada <_fstat>
 8007c8a:	1c43      	adds	r3, r0, #1
 8007c8c:	d102      	bne.n	8007c94 <_fstat_r+0x1c>
 8007c8e:	682b      	ldr	r3, [r5, #0]
 8007c90:	b103      	cbz	r3, 8007c94 <_fstat_r+0x1c>
 8007c92:	6023      	str	r3, [r4, #0]
 8007c94:	bd38      	pop	{r3, r4, r5, pc}
 8007c96:	bf00      	nop
 8007c98:	20000844 	.word	0x20000844

08007c9c <_isatty_r>:
 8007c9c:	b538      	push	{r3, r4, r5, lr}
 8007c9e:	4d06      	ldr	r5, [pc, #24]	; (8007cb8 <_isatty_r+0x1c>)
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	4604      	mov	r4, r0
 8007ca4:	4608      	mov	r0, r1
 8007ca6:	602b      	str	r3, [r5, #0]
 8007ca8:	f7f8 ff27 	bl	8000afa <_isatty>
 8007cac:	1c43      	adds	r3, r0, #1
 8007cae:	d102      	bne.n	8007cb6 <_isatty_r+0x1a>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	b103      	cbz	r3, 8007cb6 <_isatty_r+0x1a>
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	bd38      	pop	{r3, r4, r5, pc}
 8007cb8:	20000844 	.word	0x20000844

08007cbc <_lseek_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4d07      	ldr	r5, [pc, #28]	; (8007cdc <_lseek_r+0x20>)
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	4608      	mov	r0, r1
 8007cc4:	4611      	mov	r1, r2
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	602a      	str	r2, [r5, #0]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	f7f8 ff20 	bl	8000b10 <_lseek>
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d102      	bne.n	8007cda <_lseek_r+0x1e>
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	b103      	cbz	r3, 8007cda <_lseek_r+0x1e>
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	bd38      	pop	{r3, r4, r5, pc}
 8007cdc:	20000844 	.word	0x20000844

08007ce0 <memcpy>:
 8007ce0:	440a      	add	r2, r1
 8007ce2:	4291      	cmp	r1, r2
 8007ce4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ce8:	d100      	bne.n	8007cec <memcpy+0xc>
 8007cea:	4770      	bx	lr
 8007cec:	b510      	push	{r4, lr}
 8007cee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cf6:	4291      	cmp	r1, r2
 8007cf8:	d1f9      	bne.n	8007cee <memcpy+0xe>
 8007cfa:	bd10      	pop	{r4, pc}

08007cfc <memmove>:
 8007cfc:	4288      	cmp	r0, r1
 8007cfe:	b510      	push	{r4, lr}
 8007d00:	eb01 0402 	add.w	r4, r1, r2
 8007d04:	d902      	bls.n	8007d0c <memmove+0x10>
 8007d06:	4284      	cmp	r4, r0
 8007d08:	4623      	mov	r3, r4
 8007d0a:	d807      	bhi.n	8007d1c <memmove+0x20>
 8007d0c:	1e43      	subs	r3, r0, #1
 8007d0e:	42a1      	cmp	r1, r4
 8007d10:	d008      	beq.n	8007d24 <memmove+0x28>
 8007d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d1a:	e7f8      	b.n	8007d0e <memmove+0x12>
 8007d1c:	4402      	add	r2, r0
 8007d1e:	4601      	mov	r1, r0
 8007d20:	428a      	cmp	r2, r1
 8007d22:	d100      	bne.n	8007d26 <memmove+0x2a>
 8007d24:	bd10      	pop	{r4, pc}
 8007d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d2e:	e7f7      	b.n	8007d20 <memmove+0x24>

08007d30 <__malloc_lock>:
 8007d30:	4801      	ldr	r0, [pc, #4]	; (8007d38 <__malloc_lock+0x8>)
 8007d32:	f7ff b9d1 	b.w	80070d8 <__retarget_lock_acquire_recursive>
 8007d36:	bf00      	nop
 8007d38:	2000083e 	.word	0x2000083e

08007d3c <__malloc_unlock>:
 8007d3c:	4801      	ldr	r0, [pc, #4]	; (8007d44 <__malloc_unlock+0x8>)
 8007d3e:	f7ff b9cc 	b.w	80070da <__retarget_lock_release_recursive>
 8007d42:	bf00      	nop
 8007d44:	2000083e 	.word	0x2000083e

08007d48 <_realloc_r>:
 8007d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d4a:	4607      	mov	r7, r0
 8007d4c:	4614      	mov	r4, r2
 8007d4e:	460e      	mov	r6, r1
 8007d50:	b921      	cbnz	r1, 8007d5c <_realloc_r+0x14>
 8007d52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d56:	4611      	mov	r1, r2
 8007d58:	f7ff ba74 	b.w	8007244 <_malloc_r>
 8007d5c:	b922      	cbnz	r2, 8007d68 <_realloc_r+0x20>
 8007d5e:	f7ff fa21 	bl	80071a4 <_free_r>
 8007d62:	4625      	mov	r5, r4
 8007d64:	4628      	mov	r0, r5
 8007d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d68:	f000 f826 	bl	8007db8 <_malloc_usable_size_r>
 8007d6c:	42a0      	cmp	r0, r4
 8007d6e:	d20f      	bcs.n	8007d90 <_realloc_r+0x48>
 8007d70:	4621      	mov	r1, r4
 8007d72:	4638      	mov	r0, r7
 8007d74:	f7ff fa66 	bl	8007244 <_malloc_r>
 8007d78:	4605      	mov	r5, r0
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d0f2      	beq.n	8007d64 <_realloc_r+0x1c>
 8007d7e:	4631      	mov	r1, r6
 8007d80:	4622      	mov	r2, r4
 8007d82:	f7ff ffad 	bl	8007ce0 <memcpy>
 8007d86:	4631      	mov	r1, r6
 8007d88:	4638      	mov	r0, r7
 8007d8a:	f7ff fa0b 	bl	80071a4 <_free_r>
 8007d8e:	e7e9      	b.n	8007d64 <_realloc_r+0x1c>
 8007d90:	4635      	mov	r5, r6
 8007d92:	e7e7      	b.n	8007d64 <_realloc_r+0x1c>

08007d94 <_read_r>:
 8007d94:	b538      	push	{r3, r4, r5, lr}
 8007d96:	4d07      	ldr	r5, [pc, #28]	; (8007db4 <_read_r+0x20>)
 8007d98:	4604      	mov	r4, r0
 8007d9a:	4608      	mov	r0, r1
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	2200      	movs	r2, #0
 8007da0:	602a      	str	r2, [r5, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	f7f8 fe54 	bl	8000a50 <_read>
 8007da8:	1c43      	adds	r3, r0, #1
 8007daa:	d102      	bne.n	8007db2 <_read_r+0x1e>
 8007dac:	682b      	ldr	r3, [r5, #0]
 8007dae:	b103      	cbz	r3, 8007db2 <_read_r+0x1e>
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	bd38      	pop	{r3, r4, r5, pc}
 8007db4:	20000844 	.word	0x20000844

08007db8 <_malloc_usable_size_r>:
 8007db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dbc:	1f18      	subs	r0, r3, #4
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	bfbc      	itt	lt
 8007dc2:	580b      	ldrlt	r3, [r1, r0]
 8007dc4:	18c0      	addlt	r0, r0, r3
 8007dc6:	4770      	bx	lr

08007dc8 <_init>:
 8007dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dca:	bf00      	nop
 8007dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dce:	bc08      	pop	{r3}
 8007dd0:	469e      	mov	lr, r3
 8007dd2:	4770      	bx	lr

08007dd4 <_fini>:
 8007dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dd6:	bf00      	nop
 8007dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dda:	bc08      	pop	{r3}
 8007ddc:	469e      	mov	lr, r3
 8007dde:	4770      	bx	lr
