module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
  
  wire [15:0] sum1, sum2, sum3, sum4;
  wire cout;

  add16 ins1 ( a[15:0], b[15:0], 1'b0, sum1, cout );

  add16 ins2 ( a[31:16], b[31:16], 1'b0, sum2 );
  add16 ins3 ( a[31:16], b[31:16], 1'b1, sum3 );

  always_comb begin 
    case ( cout ) 
        1'b0 : sum4 = sum2;
        1'b1 : sum4 = sum3;
    endcase
  end

  assign sum = { sum4, sum1 };



endmodule
