`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/08/30 14:16:05
// Design Name: 
// Module Name: registers_sim
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module registers_sim();

    //å˜é‡å£°æ˜
    reg clk;
    // clk<=0;
    reg [4:0]raddr1,raddr2;
    reg we;
    reg [4:0]waddr;
    reg [31:0]wdata;
    wire [31:0]rdata1,rdata2;

    //æ¨¡å—ä¾‹åŒ–
    registers registers_u(
        clk,raddr1,raddr2,we,waddr,wdata,rdata1,rdata2
    );


    //åˆå§‹åŒ?
    initial begin
        clk=0;
        raddr1=5'b0;
        raddr2=5'b0;
        waddr=5'b0;
        wdata=32'b10111000_11011110_00001111_10100101;
    end

    //æ—¶é’Ÿä¿¡å·
    always #5 clk=~clk;

    //ä»¿çœŸ
    initial begin
        //è¯?0å·å¯„å­˜å™¨


        //å†?1ï¼?2å·å¯„å­˜å™¨
        #6;
        we=1;
        waddr=5'b1;
        
       
        //è¯»ç«¯å?1è¯?1å·å¯„å­˜å™¨ã€‚ç«¯å?2è¯?1å·å¯„å­˜å™¨ï¼Œåè¯?2å·å¯„å­˜å™¨
        raddr1=5'b1;
        
        
        //æ²¡æœ‰å†™ä½¿èƒ½çš„æƒ…å†µä¸‹çš„æµ‹è¯•
        wdata=32'b0;
        waddr=5'b1;
        #10;

        //å†?0å·å¯„å­˜å™¨æµ‹è¯•
        we=1;
        waddr=0;
        wdata=32'b111;
        #10;
        raddr1=0;
    end

    //80ns stop
    initial begin
        forever begin
            #80;
            if ($time >= 80) begin
                $finish;
            end
        end
    end
    
endmodule
