{"vcs1":{"timestamp_begin":1728706450.472127136, "rt":2.22, "ut":0.67, "st":0.28}}
{"vcselab":{"timestamp_begin":1728706452.766002171, "rt":0.96, "ut":0.33, "st":0.11}}
{"link":{"timestamp_begin":1728706453.794958319, "rt":0.34, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728706449.814606816}
{"VCS_COMP_START_TIME": 1728706449.814606816}
{"VCS_COMP_END_TIME": 1728706455.792378329}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331676}}
{"stitch_vcselab": {"peak_mem": 231552}}
