INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan0138/Desktop/project_4/project_4.sim/sim_1/impl/func/lab4_toptb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module clock_divider_0
INFO: [VRFC 10-311] analyzing module lab4_top
INFO: [VRFC 10-311] analyzing module led_segment
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan0138/Desktop/project_4/project_4.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2458] undeclared symbol din, assumed default net type wire [C:/Users/guan0138/Desktop/project_4/project_4.srcs/sources_1/new/lfsr.v:31]
WARNING: [VRFC 10-1195] overwriting previous definition of module lfsr [C:/Users/guan0138/Desktop/project_4/project_4.srcs/sources_1/new/lfsr.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan0138/Desktop/project_4/project_4.srcs/sim_1/new/lab4_toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_toptb
