[{"DBLP title": "Enabling Massive Multi-Threading with Fast Hashing.", "DBLP authors": ["Alberto Scionti", "Somnath Mazumdar", "St\u00e9phane Zuckerman"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2697863", "OA papers": [{"PaperId": "https://openalex.org/W2609435066", "PaperTitle": "Enabling Massive Multi-Threading with Fast Hashing", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Istituto Superiore Mario Boella": 1.0, "University of Siena": 1.0, "Michigan Technological University": 1.0}, "Authors": ["Alberto Scionti", "Somnath Mazumdar", "St\u00e9phane Zuckerman"]}]}, {"DBLP title": "Modeling Superscalar Processor Memory-Level Parallelism.", "DBLP authors": ["Sam Van den Steen", "Lieven Eeckhout"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2701370", "OA papers": [{"PaperId": "https://openalex.org/W2611592534", "PaperTitle": "Modeling Superscalar Processor Memory-Level Parallelism", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Sam Van den Steen", "Lieven Eeckhout"]}]}, {"DBLP title": "Birkhoff-Von Neumann Switch Based on Greedy Scheduling.", "DBLP authors": ["Srdjan Durkovic", "Zoran Cica"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2707082", "OA papers": [{"PaperId": "https://openalex.org/W2617071925", "PaperTitle": "Birkhoff-Von Neumann Switch Based on Greedy Scheduling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Belgrade": 2.0}, "Authors": ["Srdjan Durkovic", "Zoran Cica"]}]}, {"DBLP title": "TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches.", "DBLP authors": ["Binh Pham", "Derek Hower", "Abhishek Bhattacharjee", "Trey Cain"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2712140", "OA papers": [{"PaperId": "https://openalex.org/W2624264757", "PaperTitle": "TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Rutgers, The State University of New Jersey": 2.0, "Qualcomm (United Kingdom)": 2.0}, "Authors": ["Binh Thai Pham", "Derek R. Hower", "Abhishek Bhattacharjee", "Trey Cain"]}]}, {"DBLP title": "Accelerator for Sparse Machine Learning.", "DBLP authors": ["Leonid Yavits", "Ran Ginosar"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2714667", "OA papers": [{"PaperId": "https://openalex.org/W2626052469", "PaperTitle": "Accelerator for Sparse Machine Learning", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Leonid Yavits", "Ran Ginosar"]}]}, {"DBLP title": "CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors.", "DBLP authors": ["Eleftherios-Iordanis Christoforidis", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2716919", "OA papers": [{"PaperId": "https://openalex.org/W2656977806", "PaperTitle": "CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Technical University of Athens": 3.0}, "Authors": ["E. Christoforidis", "Sotirios Xydis", "Dimitrios Soudris"]}]}, {"DBLP title": "Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata.", "DBLP authors": ["Amjad F. Almatrood", "Harpreet Singh"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2719021", "OA papers": [{"PaperId": "https://openalex.org/W2639859611", "PaperTitle": "Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Wayne State University": 2.0}, "Authors": ["Amjad Almatrood", "Harpreet Singh"]}]}, {"DBLP title": "CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2719023", "OA papers": [{"PaperId": "https://openalex.org/W2724304603", "PaperTitle": "CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Yue Zha", "Jing Li"]}]}, {"DBLP title": "SimpleSSD: Modeling Solid State Drives for Holistic System Simulation.", "DBLP authors": ["Myoungsoo Jung", "Jie Zhang", "Ahmed H. M. O. Abulila", "Miryeong Kwon", "Narges Shahidi", "John Shalf", "Nam Sung Kim", "Mahmut T. Kandemir"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2750658", "OA papers": [{"PaperId": "https://openalex.org/W2614421408", "PaperTitle": "SimpleSSD: Modeling Solid State Drives for Holistic System Simulation", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Yonsei University": 3.0, "University of Illinois Urbana-Champaign": 2.0, "Pennsylvania State University": 2.0, "Lawrence Berkeley National Laboratory": 1.0}, "Authors": ["Myoungsoo Jung", "Jie Zhang", "Ahmed Abulila", "Miryeong Kwon", "Narges Shahidi", "John Shalf", "Nam Kim", "Mahmut Kandemir"]}]}, {"DBLP title": "Efficient In-Memory Processing Using Spintronics.", "DBLP authors": ["Zamshed I. Chowdhury", "Jonathan D. Harms", "S. Karen Khatamifard", "Masoud Zabihi", "Yang Lv", "Andrew Lyle", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu", "Jianping Wang"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2751042", "OA papers": [{"PaperId": "https://openalex.org/W2756167909", "PaperTitle": "Efficient In-Memory Processing Using Spintronics", "Year": 2018, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Twin Cities Orthopedics": 4.0, "University of Minnesota": 4.0}, "Authors": ["Zamshed I. Chowdhury", "Jonathan Harms", "S. Karen Khatamifard", "L. Yang", "Andrew Lyle", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu", "Jian-Ping Wang"]}]}, {"DBLP title": "A Scalable HW-Based Inline Deduplication for SSD Arrays.", "DBLP authors": ["Mohammadamin Ajdari", "Pyeongsu Park", "Dongup Kwon", "Joonsung Kim", "Jangwoo Kim"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2753258", "OA papers": [{"PaperId": "https://openalex.org/W2754499276", "PaperTitle": "A Scalable HW-Based Inline Deduplication for SSD Arrays", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pohang University of Science and Technology": 1.0, "Seoul National University": 4.0}, "Authors": ["Mohammadamin Ajdari", "Pyeongsu Park", "Dongup Kwon", "Joon Sung Kim", "Jangwoo Kim"]}]}, {"DBLP title": "Flow-Based Simulation Methodology.", "DBLP authors": ["Morteza Hoseinzadeh"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2756051", "OA papers": [{"PaperId": "https://openalex.org/W2760103833", "PaperTitle": "Flow-Based Simulation Methodology", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Morteza Hoseinzadeh"]}]}, {"DBLP title": "Multi-Stage CPI Stacks.", "DBLP authors": ["Stijn Eyerman", "Wim Heirman", "Kristof Du Bois", "Ibrahim Hur"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2761751", "OA papers": [{"PaperId": "https://openalex.org/W2761598581", "PaperTitle": "Multi-Stage CPI Stacks", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Stijn Eyerman", "Wim Heirman", "Kristof Du Bois", "Ibrahim Hur"]}]}, {"DBLP title": "Leveraging Hardware Caches for Memoization.", "DBLP authors": ["Guowei Zhang", "Daniel S\u00e1nchez"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2762308", "OA papers": [{"PaperId": "https://openalex.org/W2762390662", "PaperTitle": "Leveraging Hardware Caches for Memoization", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Guowei Zhang", "Daniel S. Sanchez"]}]}, {"DBLP title": "Cache Replacement Policy Based on Expected Hit Count.", "DBLP authors": ["Armin Vakil-Ghahani", "Sara Mahdizadeh-Shahri", "Mohammad-Reza Lotfi-Namin", "Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2762660", "OA papers": [{"PaperId": "https://openalex.org/W2765430931", "PaperTitle": "Cache Replacement Policy Based on Expected Hit Count", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Sharif University of Technology": 5.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Armin Vakil-Ghahani", "Sara Mahdizadeh-Shahri", "Mohammad-Reza Lotfi-Namin", "Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Sensing CPU Voltage Noise Through Electromagnetic Emanations.", "DBLP authors": ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2766221", "OA papers": [{"PaperId": "https://openalex.org/W2766790167", "PaperTitle": "Sensing CPU Voltage Noise Through Electromagnetic Emanations", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Cyprus": 3.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"]}]}, {"DBLP title": "Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping.", "DBLP authors": ["Daejin Jung", "Sunjung Lee", "Wonjong Rhee", "Jung Ho Ahn"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2773055", "OA papers": [{"PaperId": "https://openalex.org/W2770297025", "PaperTitle": "Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Dae-Jin Jung", "Sun-Jung Lee", "Wonjong Rhee", "Jung Yong Ahn"]}]}, {"DBLP title": "The EH Model: Analytical Exploration of Energy-Harvesting Architectures.", "DBLP authors": ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Natalie D. Enright Jerger"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2777834", "OA papers": [{"PaperId": "https://openalex.org/W2769715556", "PaperTitle": "The EH Model: Analytical Exploration of Energy-Harvesting Architectures", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Natalie Enright Jerger"]}]}, {"DBLP title": "SSD Performance Modeling Using Bottleneck Analysis.", "DBLP authors": ["Jihun Kim", "Joonsung Kim", "Pyeongsu Park", "Jong Kim", "Jangwoo Kim"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2779122", "OA papers": [{"PaperId": "https://openalex.org/W2774342683", "PaperTitle": "SSD Performance Modeling Using Bottleneck Analysis", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pohang University of Science and Technology": 2.0, "Seoul National University": 3.0}, "Authors": ["Jin-Soo Kim", "Joon Sung Kim", "Pyeongsu Park", "Jong Min Kim", "Jangwoo Kim"]}]}, {"DBLP title": "MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem.", "DBLP authors": ["Kevin Angstadt", "Jack Wadden", "Vinh Dang", "Ted Xie", "Dan Kramp", "Westley Weimer", "Mircea Stan", "Kevin Skadron"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2780105", "OA papers": [{"PaperId": "https://openalex.org/W2772969855", "PaperTitle": "MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "University of Virginia": 6.0}, "Authors": ["Kevin Angstadt", "Jack Wadden", "Vinh N. Dang", "Ted Xie", "Dan Kramp", "Westley Weimer", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "EZ-Pass: An Energy & Performance-Efficient Power-Gating Router Architecture for Scalable NoCs.", "DBLP authors": ["Hao Zheng", "Ahmed Louri"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2783918", "OA papers": [{"PaperId": "https://openalex.org/W2773528081", "PaperTitle": "EZ-Pass: An Energy &amp; Performance-Efficient Power-Gating Router Architecture for Scalable NoCs", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"George Washington University": 2.0}, "Authors": ["Hao Zheng", "Ahmed Louri"]}]}, {"DBLP title": "Nile: A Programmable Monitoring Coprocessor.", "DBLP authors": ["Leila Delshadtehrani", "Schuyler Eldridge", "Sadullah Canakci", "Manuel Egele", "Ajay Joshi"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2784416", "OA papers": [{"PaperId": "https://openalex.org/W2780057871", "PaperTitle": "Nile: A Programmable Monitoring Coprocessor", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Boston University": 5.0}, "Authors": ["Leila Delshadtehrani", "Schuyler Eldridge", "Sadullah Canakci", "Manuel Egele", "Ajay Joshi"]}]}, {"DBLP title": "TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering.", "DBLP authors": ["Eojin Lee", "Sukhan Lee", "G. Edward Suh", "Jung Ho Ahn"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2017.2787674", "OA papers": [{"PaperId": "https://openalex.org/W2778822934", "PaperTitle": "TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Seoul National University": 3.0, "Cornell University": 1.0}, "Authors": ["Eojin Lee", "Sukhan Lee", "G. Edward Suh", "Jung Yong Ahn"]}]}, {"DBLP title": "LEO: Low Overhead Encryption ORAM for Non-Volatile Memories.", "DBLP authors": ["Joydeep Rakshit", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2795621", "OA papers": [{"PaperId": "https://openalex.org/W2790296218", "PaperTitle": "LEO: Low Overhead Encryption ORAM for Non-Volatile Memories", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Joydeep Rakshit", "Kartik Mohanram"]}]}, {"DBLP title": "Core Reliability: Leveraging Hardware Transactional Memory.", "DBLP authors": ["Sang Wook Stephen Do", "Michel Dubois"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2791433", "OA papers": [{"PaperId": "https://openalex.org/W2783743911", "PaperTitle": "Core Reliability: Leveraging Hardware Transactional Memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Sang Wook Stephen Do", "Michel Dubois"]}]}, {"DBLP title": "Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions.", "DBLP authors": ["Manolis Kaliorakis", "Athanasios Chatzidimitriou", "George Papadimitriou", "Dimitris Gizopoulos"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2798604", "OA papers": [{"PaperId": "https://openalex.org/W2789388689", "PaperTitle": "Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National and Kapodistrian University of Athens": 4.0}, "Authors": ["Manolis Kaliorakis", "Athanasios Chatzidimitriou", "George N. Papadimitriou", "Dimitris Gizopoulos"]}]}, {"DBLP title": "An Alternative Analytical Approach to Associative Processing.", "DBLP authors": ["Soroosh Khoram", "Yue Zha", "Jing Li"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2789424", "OA papers": [{"PaperId": "https://openalex.org/W2781560667", "PaperTitle": "An Alternative Analytical Approach to Associative Processing", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Soroosh Khoram", "Yue Zha", "Jing Li"]}]}, {"DBLP title": "On Memory System Design for Stochastic Computing.", "DBLP authors": ["S. Karen Khatamifard", "M. Hassan Najafi", "Ali Ghoreyshi", "Ulya R. Karpuzcu", "David J. Lilja"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2804926", "OA papers": [{"PaperId": "https://openalex.org/W3103791884", "PaperTitle": "On Memory System Design for Stochastic Computing", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Minnesota": 5.0}, "Authors": ["S. Karen Khatamifard", "M. Hassan Najafi", "Ali Asghar Ghoreyshi", "Ulya R. Karpuzcu", "David J. Lilja"]}]}, {"DBLP title": "TERMinator Suite: Benchmarking Privacy-Preserving Architectures.", "DBLP authors": ["Dimitris Mouris", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2812814", "OA papers": [{"PaperId": "https://openalex.org/W2792498333", "PaperTitle": "TERMinator Suite: Benchmarking Privacy-Preserving Architectures", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National and Kapodistrian University of Athens": 1.0, "New York University": 2.0}, "Authors": ["Dimitris Mouris", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"]}]}, {"DBLP title": "CompressPoints: An Evaluation Methodology for Compressed Memory Systems.", "DBLP authors": ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2821163", "OA papers": [{"PaperId": "https://openalex.org/W2794974613", "PaperTitle": "CompressPoints: An Evaluation Methodology for Compressed Memory Systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 2.0, "Intel (United States)": 1.0}, "Authors": ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"]}]}, {"DBLP title": "Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction.", "DBLP authors": ["Seikwon Kim", "Wonsang Kwak", "Changdae Kim", "Jaehyuk Huh"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2822808", "OA papers": [{"PaperId": "https://openalex.org/W2796218717", "PaperTitle": "Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Sei-kwon Kim", "Wonsang Kwak", "Chang-Dae Kim", "Jaehyuk Huh"]}]}, {"DBLP title": "A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks.", "DBLP authors": ["Youngeun Kwon", "Minsoo Rhu"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2823302", "OA papers": [{"PaperId": "https://openalex.org/W2796360442", "PaperTitle": "A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Pohang University of Science and Technology": 2.0}, "Authors": ["Youngeun Kwon", "Minsoo Rhu"]}]}, {"DBLP title": "Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM.", "DBLP authors": ["Engin Ipek", "Florian Longnos", "Shihai Xiao", "Wei Yang"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2819979", "OA papers": [{"PaperId": "https://openalex.org/W2795130521", "PaperTitle": "Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rochester": 1.0, "Huawei Technologies (China)": 3.0}, "Authors": ["Engin Ipek", "Florian Longnos", "Xiao Shihai", "Wei Yang"]}]}, {"DBLP title": "Decoupled MapReduce for Shared-Memory Multi-Core Architectures.", "DBLP authors": ["Konstantinos Iliakis", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2827929", "OA papers": [{"PaperId": "https://openalex.org/W2803022844", "PaperTitle": "Decoupled MapReduce for Shared-Memory Multi-Core Architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Technical University of Athens": 3.0}, "Authors": ["Konstantinos Iliakis", "Sotirios Xydis", "Dimitrios Soudris"]}]}, {"DBLP title": "Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution.", "DBLP authors": ["Zhaoshi Li", "Leibo Liu", "Yangdong Deng", "Shouyi Yin", "Shaojun Wei"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2828402", "OA papers": [{"PaperId": "https://openalex.org/W2799463862", "PaperTitle": "Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Zhaoshi Li", "Leibo Liu", "Yangdong Deng", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM.", "DBLP authors": ["Engin Ipek", "Florian Longnos", "Shihai Xiao", "Wei Yang"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2820027", "OA papers": [{"PaperId": "https://openalex.org/W2795295572", "PaperTitle": "Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rochester": 1.0, "Huawei Technologies (China)": 3.0}, "Authors": ["Engin Ipek", "Florian Longnos", "Xiao Shihai", "Wei Yang"]}]}, {"DBLP title": "The Architectural Implications of Cloud Microservices.", "DBLP authors": ["Yu Gan", "Christina Delimitrou"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2839189", "OA papers": [{"PaperId": "https://openalex.org/W2803197428", "PaperTitle": "The Architectural Implications of Cloud Microservices", "Year": 2018, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Yu Gan", "Christina Delimitrou"]}]}, {"DBLP title": "Distributed Memory Integrity Trees.", "DBLP authors": ["Ofir Shwartz", "Yitzhak Birk"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2822705", "OA papers": [{"PaperId": "https://openalex.org/W2795610500", "PaperTitle": "Distributed Memory Integrity Trees", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Ofir Shwartz", "Yitzhak Birk"]}]}, {"DBLP title": "RETROFIT: Fault-Aware Wear Leveling.", "DBLP authors": ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2840137", "OA papers": [{"PaperId": "https://openalex.org/W2804549791", "PaperTitle": "RETROFIT: Fault-Aware Wear Leveling", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 2.0, "University of Pittsburgh": 3.0}, "Authors": ["Jiang-Wei Zhang", "Donald W. Kline", "Liang Fang", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "Leveraging Approximation to Improve Datacenter Resource Efficiency.", "DBLP authors": ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2845841", "OA papers": [{"PaperId": "https://openalex.org/W2964002943", "PaperTitle": "Leveraging Approximation to Improve Datacenter Resource Efficiency", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"]}]}, {"DBLP title": "MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors.", "DBLP authors": ["Laith M. AlBarakat", "Paul V. Gratz", "Daniel A. Jim\u00e9nez"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2847345", "OA papers": [{"PaperId": "https://openalex.org/W2808346252", "PaperTitle": "MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Laith M. AlBarakat", "Paul V. Gratz", "Daniel E. Jimenez"]}]}, {"DBLP title": "MPU-BWM: Accelerating Sequence Alignment.", "DBLP authors": ["Thiruvengadam Vijayaraghavan", "Amit Rajesh", "Karthikeyan Sankaralingam"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2849064", "OA papers": [{"PaperId": "https://openalex.org/W2808768830", "PaperTitle": "MPU-BWM: Accelerating Sequence Alignment", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"SimpleMachines, Inc., Madison, WI, USA": 2.0, "James Madison Memorial High School, Madison, WI, USA": 1.0}, "Authors": ["Thiruvengadam Vijayaraghavan", "Amit Rajesh", "Karthikeyan Sankaralingam"]}]}, {"DBLP title": "RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware.", "DBLP authors": ["Sander De Pestel", "Sam Van den Steen", "Shoaib Akram", "Lieven Eeckhout"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2849983", "OA papers": [{"PaperId": "https://openalex.org/W2809701377", "PaperTitle": "RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Ghent University": 4.0}, "Authors": ["Sander De Pestel", "Sam Van den Steen", "Shoaib Akram", "Lieven Eeckhout"]}]}, {"DBLP title": "KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU.", "DBLP authors": ["Wenyi Zhao", "Quan Chen", "Minyi Guo"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2851207", "OA papers": [{"PaperId": "https://openalex.org/W2811206245", "PaperTitle": "KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Wenyi Zhao", "Quan Chen", "Minyi Guo"]}]}, {"DBLP title": "ARSENAL: Architecture for Secure Non-Volatile Memories.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2863281", "OA papers": [{"PaperId": "https://openalex.org/W2891342672", "PaperTitle": "ARSENAL: Architecture for Secure Non-Volatile Memories", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Shivam Swami", "Kartik Mohanram"]}]}, {"DBLP title": "Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads.", "DBLP authors": ["Abanti Basak", "Xing Hu", "Shuangchen Li", "Sang Min Oh", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2864964", "OA papers": [{"PaperId": "https://openalex.org/W2889685820", "PaperTitle": "Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 5.0}, "Authors": ["Abanti Basak", "Xing Hu", "Shuangchen Li", "Sang Cheul Oh", "Yuan Xie"]}]}, {"DBLP title": "A New Class of Covert Channels Exploiting Power Management Vulnerabilities.", "DBLP authors": ["S. Karen Khatamifard", "Longfei Wang", "Sel\u00e7uk K\u00f6se", "Ulya R. Karpuzcu"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2860006", "OA papers": [{"PaperId": "https://openalex.org/W2884716042", "PaperTitle": "A New Class of Covert Channels Exploiting Power Management Vulnerabilities", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Minnesota": 2.0, "University of South Florida": 2.0}, "Authors": ["S. Karen Khatamifard", "Longfei Wang", "Selcuk Kose", "Ulya R. Karpuzcu"]}]}, {"DBLP title": "Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance.", "DBLP authors": ["Sushant Kondguli", "Michael C. Huang"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2859945", "OA papers": [{"PaperId": "https://openalex.org/W2884931373", "PaperTitle": "Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Sushant Kondguli", "Michael H. Huang"]}]}, {"DBLP title": "Counter Advance for Reliable Encryption in Phase Change Memory.", "DBLP authors": ["Donald Kline Jr.", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2861012", "OA papers": [{"PaperId": "https://openalex.org/W2900606310", "PaperTitle": "Counter Advance for Reliable Encryption in Phase Change Memory", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Donald W. Kline", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "ReDRAM: A Reconfigurable DRAM Cache for GPGPUs.", "DBLP authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2865552", "OA papers": [{"PaperId": "https://openalex.org/W2901309973", "PaperTitle": "ReDRAM: A Reconfigurable DRAM Cache for GPGPUs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Bhubaneswar": 3.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam"]}]}, {"DBLP title": "VMOR: Microarchitectural Support for Operand Access in an Interpreter.", "DBLP authors": ["Susumu Mashimo", "Ryota Shioya", "Koji Inoue"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2866243", "OA papers": [{"PaperId": "https://openalex.org/W2888745262", "PaperTitle": "VMOR: Microarchitectural Support for Operand Access in an Interpreter", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu University, Fukuoka Fukuoka Prefecture Japan": 2.0, "Nagoya University": 1.0}, "Authors": ["Susumu Mashimo", "Ryota Shioya", "Koji Inoue"]}]}, {"DBLP title": "Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems.", "DBLP authors": ["Seungwon Min", "Mohammad Alian", "Wen-Mei Hwu", "Nam Sung Kim"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2866568", "OA papers": [{"PaperId": "https://openalex.org/W2901646529", "PaperTitle": "Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Seungwon Min", "Mohammad Alian", "Wen-mei W. Hwu", "Nam Kim"]}]}, {"DBLP title": "Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs.", "DBLP authors": ["Negin Nematollahi", "Mohammad Sadrosadati", "Hajar Falahati", "Marzieh Barkhordar", "Hamid Sarbazi-Azad"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2873679", "OA papers": [{"PaperId": "https://openalex.org/W2895553128", "PaperTitle": "&lt;italic&gt;Neda&lt;/italic&gt;: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 4.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Negin Nematollahi", "Mohammad Sadrosadati", "Hajar Falahati", "Marzieh Barkhordar", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications.", "DBLP authors": ["Hamza Omar", "Halit Dogan", "Brian Kahne", "Omer Khan"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2874216", "OA papers": [{"PaperId": "https://openalex.org/W2894813318", "PaperTitle": "Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Connecticut": 3.0, "[NXP Semiconductors Inc., Austin, TX, USA]": 1.0}, "Authors": ["Hamza Omar", "Halit Dogan", "Brian C. Kahne", "Omer Khan"]}]}, {"DBLP title": "AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs.", "DBLP authors": ["Farzaneh Zokaee", "Hamid R. Zarandi", "Lei Jiang"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2854700", "OA papers": [{"PaperId": "https://openalex.org/W2870561134", "PaperTitle": "AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Indiana University Bloomington": 2.0, "Amirkabir University of Technology": 1.0}, "Authors": ["Farzaneh Zokaee", "Hamid R. Zarandi", "Lei Jiang"]}]}, {"DBLP title": "BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing.", "DBLP authors": ["Qian Lou", "Lei Jiang"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2882384", "OA papers": [{"PaperId": "https://openalex.org/W2900664819", "PaperTitle": "BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indiana University Bloomington": 2.0}, "Authors": ["Qian Lou", "Lei Jiang"]}]}, {"DBLP title": "Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense.", "DBLP authors": ["Donghyun Min", "DongGyu Park", "Jinwoo Ahn", "Ryan Walker", "Junghee Lee", "Sungyong Park", "Youngjae Kim"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2883431", "OA papers": [{"PaperId": "https://openalex.org/W2902458612", "PaperTitle": "Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Sogang University": 5.0, "The University of Texas at San Antonio": 2.0}, "Authors": ["Donghyun Min", "Donggyu Park", "Jin-Woo Ahn", "R. T. Walker", "Jung-Hee Lee", "Sungyong Park", "Young-Jae Kim"]}]}, {"DBLP title": "A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup.", "DBLP authors": ["Chinam Kim", "Hyukjun Lee"], "year": 2018, "doi": "https://doi.org/10.1109/LCA.2018.2883461", "OA papers": [{"PaperId": "https://openalex.org/W2902167538", "PaperTitle": "A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sogang University": 2.0}, "Authors": ["Chinam Kim", "Hyuk-Jun Lee"]}]}]