TRACE::2021-08-16.15:18:14::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:14::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:14::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:14::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:14::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-16.15:18:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-08-16.15:18:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-08-16.15:18:18::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-08-16.15:18:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-16.15:18:18::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-16.15:18:18::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:18::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-08-16.15:18:18::SCWPlatform::Generating the sources  .
TRACE::2021-08-16.15:18:18::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-16.15:18:18::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-16.15:18:18::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::mss does not exists at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::Creating sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::Adding the swdes entry, created swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::updating the scw layer changes to swdes at   D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::Writing mss at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:18::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-08-16.15:18:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-16.15:18:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-16.15:18:18::SCWBDomain::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-08-16.15:18:30::SCWPlatform::Generating sources Done.
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-08-16.15:18:30::SCWMssOS::Could not open the swdb for D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-08-16.15:18:30::SCWMssOS::Could not open the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-08-16.15:18:30::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-16.15:18:30::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-16.15:18:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-16.15:18:30::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:30::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-16.15:18:30::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:30::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-16.15:18:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-16.15:18:30::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-16.15:18:30::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:30::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:30::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:30::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::mss does not exists at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Creating sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Adding the swdes entry, created swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::updating the scw layer changes to swdes at   D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Writing mss at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:30::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-16.15:18:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-16.15:18:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-16.15:18:30::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-16.15:18:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-08-16.15:18:31::SCWMssOS::Could not open the swdb for D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2021-08-16.15:18:31::SCWMssOS::Could not open the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2021-08-16.15:18:31::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-16.15:18:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-16.15:18:31::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-16.15:18:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-16.15:18:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-16.15:18:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-16.15:18:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-16.15:18:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-16.15:18:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-16.15:18:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-16.15:18:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-16.15:18:31::SCWSystem::Not a boot domain 
LOG::2021-08-16.15:18:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-16.15:18:31::SCWDomain::Generating domain artifcats
TRACE::2021-08-16.15:18:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-16.15:18:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-16.15:18:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-16.15:18:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-16.15:18:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-16.15:18:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-16.15:18:31::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-16.15:18:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-16.15:18:31::SCWMssOS::Copying to export directory.
TRACE::2021-08-16.15:18:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-16.15:18:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-16.15:18:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-16.15:18:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-16.15:18:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-16.15:18:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-16.15:18:31::SCWPlatform::Started preparing the platform 
TRACE::2021-08-16.15:18:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-16.15:18:31::SCWSystem::dir created 
TRACE::2021-08-16.15:18:31::SCWSystem::Writing the bif 
TRACE::2021-08-16.15:18:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-16.15:18:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-16.15:18:31::SCWPlatform::Completed generating the platform
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-16.15:18:31::SCWPlatform::updated the xpfm file.
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-16.15:18:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-16.15:18:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-16.15:18:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-16.15:18:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-16.15:18:31::SCWDomain::Generating domain artifcats
TRACE::2021-08-16.15:18:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-16.15:18:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-16.15:18:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-16.15:18:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-16.15:18:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-16.15:18:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-16.15:18:31::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-08-16.15:18:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-16.15:18:31::SCWMssOS::Copying to export directory.
TRACE::2021-08-16.15:18:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-16.15:18:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-16.15:18:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-16.15:18:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-16.15:18:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-16.15:18:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-16.15:18:31::SCWPlatform::Started preparing the platform 
TRACE::2021-08-16.15:18:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-16.15:18:31::SCWSystem::dir created 
TRACE::2021-08-16.15:18:31::SCWSystem::Writing the bif 
TRACE::2021-08-16.15:18:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-16.15:18:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-16.15:18:31::SCWPlatform::Completed generating the platform
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:18:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:18:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:18:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:18:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-16.15:18:31::SCWPlatform::updated the xpfm file.
LOG::2021-08-16.15:19:42::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-16.15:19:42::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-16.15:19:42::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-16.15:19:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-16.15:19:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-16.15:19:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-16.15:19:42::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-08-16.15:19:42::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:42::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:42::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:42::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:19:42::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:19:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:19:42::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:19:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:19:42::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:19:42::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:19:42::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:19:42::SCWBDomain::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-08-16.15:19:42::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-16.15:19:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-16.15:19:42::SCWBDomain::System Command Ran  D:&  cd  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-08-16.15:19:42::SCWBDomain::make: Entering directory 'D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-08-16.15:19:42::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-08-16.15:19:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-08-16.15:19:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-08-16.15:19:42::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-08-16.15:19:42::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-08-16.15:19:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-08-16.15:19:42::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-08-16.15:19:42::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-08-16.15:19:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:42::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-08-16.15:19:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-08-16.15:19:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:42::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-08-16.15:19:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:19:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:19:42::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-08-16.15:19:43::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-08-16.15:19:43::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:43::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-08-16.15:19:43::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-08-16.15:19:43::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-08-16.15:19:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-08-16.15:19:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:19:43::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-08-16.15:19:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-08-16.15:19:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:19:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:19:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-08-16.15:19:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-08-16.15:19:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-08-16.15:19:45::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-08-16.15:19:45::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"<CustomIP_name>..."

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-08-16.15:19:45::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-08-16.15:19:45::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-08-16.15:19:45::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-08-16.15:19:45::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-08-16.15:19:45::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:45::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:45::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:19:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:19:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-08-16.15:19:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-08-16.15:19:45::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-08-16.15:19:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:46::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-08-16.15:19:46::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-08-16.15:19:46::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-08-16.15:19:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:19:46::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:19:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:19:46::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:46::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-08-16.15:19:46::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-08-16.15:19:46::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-08-16.15:19:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:19:46::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:19:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:19:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:19:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:19:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-08-16.15:19:46::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-08-16.15:19:46::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:19:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:19:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-08-16.15:19:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-08-16.15:19:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-08-16.15:19:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-08-16.15:19:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-08-16.15:19:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-08-16.15:19:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:19:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:19:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:19:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:19:48::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:19:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:19:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-08-16.15:19:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-08-16.15:19:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-08-16.15:19:50::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-08-16.15:19:50::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:55::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-08-16.15:19:55::SCWBDomain::make --no-print-directory archive

TRACE::2021-08-16.15:19:55::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-08-16.15:19:55::SCWBDomain::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-08-16.15:19:55::SCWBDomain::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-08-16.15:19:55::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-08-16.15:19:55::SCWBDomain::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-08-16.15:19:55::SCWBDomain::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-08-16.15:19:55::SCWBDomain::.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cort
TRACE::2021-08-16.15:19:55::SCWBDomain::exa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2021-08-16.15:19:55::SCWBDomain::_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_corte
TRACE::2021-08-16.15:19:55::SCWBDomain::xa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/
TRACE::2021-08-16.15:19:55::SCWBDomain::xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/li
TRACE::2021-08-16.15:19:55::SCWBDomain::b/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib
TRACE::2021-08-16.15:19:55::SCWBDomain::/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2021-08-16.15:19:55::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/x
TRACE::2021-08-16.15:19:55::SCWBDomain::pm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xu
TRACE::2021-08-16.15:19:55::SCWBDomain::sbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9
TRACE::2021-08-16.15:19:55::SCWBDomain::_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cort
TRACE::2021-08-16.15:19:55::SCWBDomain::exa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_co
TRACE::2021-08-16.15:19:55::SCWBDomain::rtexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/li
TRACE::2021-08-16.15:19:55::SCWBDomain::b/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o 
TRACE::2021-08-16.15:19:55::SCWBDomain::ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.
TRACE::2021-08-16.15:19:55::SCWBDomain::o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_c
TRACE::2021-08-16.15:19:55::SCWBDomain::ortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_corte
TRACE::2021-08-16.15:19:55::SCWBDomain::xa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o
TRACE::2021-08-16.15:19:55::SCWBDomain:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_op
TRACE::2021-08-16.15:19:55::SCWBDomain::tions.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2021-08-16.15:19:55::SCWBDomain::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7
TRACE::2021-08-16.15:19:55::SCWBDomain::_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_c
TRACE::2021-08-16.15:19:55::SCWBDomain::ortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selft
TRACE::2021-08-16.15:19:55::SCWBDomain::est.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o 
TRACE::2021-08-16.15:19:55::SCWBDomain::ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_s
TRACE::2021-08-16.15:19:55::SCWBDomain::init.o

TRACE::2021-08-16.15:19:55::SCWBDomain::'Finished building libraries'

TRACE::2021-08-16.15:19:55::SCWBDomain::make: Leaving directory 'D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-08-16.15:19:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-08-16.15:19:55::SCWBDomain::exa9_0/include -I.

TRACE::2021-08-16.15:19:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-08-16.15:19:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-08-16.15:19:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-08-16.15:19:56::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-08-16.15:19:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-08-16.15:19:56::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-08-16.15:19:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-08-16.15:19:56::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-08-16.15:19:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-08-16.15:19:56::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-08-16.15:19:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-08-16.15:19:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-08-16.15:19:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-08-16.15:19:57::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-08-16.15:19:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-08-16.15:19:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-08-16.15:19:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-08-16.15:19:57::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-08-16.15:19:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-08-16.15:19:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-08-16.15:19:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-08-16.15:19:58::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-08-16.15:19:58::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2021-08-16.15:19:58::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:19:58::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-08-16.15:19:58::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lz
TRACE::2021-08-16.15:19:58::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-08-16.15:19:58::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-16.15:19:58::SCWSystem::Not a boot domain 
LOG::2021-08-16.15:19:58::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-16.15:19:58::SCWDomain::Generating domain artifcats
TRACE::2021-08-16.15:19:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-16.15:19:58::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-16.15:19:58::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-16.15:19:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-16.15:19:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:19:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:19:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:19:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:19:58::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:19:58::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:19:58::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:19:58::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:19:58::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-16.15:19:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:19:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-16.15:19:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-16.15:19:58::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-08-16.15:19:58::SCWMssOS::doing bsp build ... 
TRACE::2021-08-16.15:19:58::SCWMssOS::System Command Ran  D: & cd  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-08-16.15:19:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-08-16.15:19:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-08-16.15:19:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-08-16.15:19:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-08-16.15:19:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-08-16.15:19:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-08-16.15:19:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-08-16.15:19:58::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-08-16.15:19:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-08-16.15:19:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:19:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:19:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-08-16.15:19:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-08-16.15:19:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:19:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:19:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:19:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:19:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:19:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src"

TRACE::2021-08-16.15:19:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-08-16.15:19:59::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-08-16.15:19:59::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-08-16.15:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-08-16.15:20:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:20:00::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-08-16.15:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:20:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:20:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:20:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:20:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-08-16.15:20:01::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-08-16.15:20:01::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"<CustomIP_name>..."

TRACE::2021-08-16.15:20:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-08-16.15:20:01::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-08-16.15:20:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-08-16.15:20:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-08-16.15:20:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-08-16.15:20:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:20:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:20:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:20:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:20:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:20:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:20:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-08-16.15:20:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-08-16.15:20:01::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-08-16.15:20:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:20:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:20:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sha256d_axi_ip_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-08-16.15:20:02::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-08-16.15:20:02::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-08-16.15:20:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:20:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:20:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:20:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:20:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:20:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-08-16.15:20:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-08-16.15:20:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-08-16.15:20:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-08-16.15:20:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-08-16.15:20:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-08-16.15:20:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:20:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:20:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:20:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:20:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-08-16.15:20:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-08-16.15:20:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:20:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:20:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-08-16.15:20:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-08-16.15:20:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-08-16.15:20:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-08-16.15:20:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-08-16.15:20:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-08-16.15:20:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-08-16.15:20:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-08-16.15:20:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-08-16.15:20:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-08-16.15:20:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-08-16.15:20:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-08-16.15:20:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-08-16.15:20:09::SCWMssOS::make --no-print-directory archive

TRACE::2021-08-16.15:20:09::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-08-16.15:20:09::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-08-16.15:20:09::SCWMssOS::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-08-16.15:20:09::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-08-16.15:20:09::SCWMssOS::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-08-16.15:20:09::SCWMssOS::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-08-16.15:20:09::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cor
TRACE::2021-08-16.15:20:09::SCWMssOS::texa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps
TRACE::2021-08-16.15:20:09::SCWMssOS::7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cort
TRACE::2021-08-16.15:20:09::SCWMssOS::exa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib
TRACE::2021-08-16.15:20:09::SCWMssOS::/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/l
TRACE::2021-08-16.15:20:09::SCWMssOS::ib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/li
TRACE::2021-08-16.15:20:09::SCWMssOS::b/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/li
TRACE::2021-08-16.15:20:09::SCWMssOS::b/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/
TRACE::2021-08-16.15:20:09::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/x
TRACE::2021-08-16.15:20:09::SCWMssOS::usbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa
TRACE::2021-08-16.15:20:09::SCWMssOS::9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cor
TRACE::2021-08-16.15:20:09::SCWMssOS::texa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_c
TRACE::2021-08-16.15:20:09::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/l
TRACE::2021-08-16.15:20:09::SCWMssOS::ib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xcoresightpsd
TRACE::2021-08-16.15:20:09::SCWMssOS::cc.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps
TRACE::2021-08-16.15:20:09::SCWMssOS::7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o p
TRACE::2021-08-16.15:20:09::SCWMssOS::s7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_
TRACE::2021-08-16.15:20:09::SCWMssOS::cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o 
TRACE::2021-08-16.15:20:09::SCWMssOS::ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xil_u
TRACE::2021-08-16.15:20:09::SCWMssOS::til.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_
TRACE::2021-08-16.15:20:09::SCWMssOS::hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cort
TRACE::2021-08-16.15:20:09::SCWMssOS::exa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_c
TRACE::2021-08-16.15:20:09::SCWMssOS::ortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selft
TRACE::2021-08-16.15:20:09::SCWMssOS::est.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o 
TRACE::2021-08-16.15:20:09::SCWMssOS::ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_s
TRACE::2021-08-16.15:20:09::SCWMssOS::init.o

TRACE::2021-08-16.15:20:09::SCWMssOS::'Finished building libraries'

TRACE::2021-08-16.15:20:10::SCWMssOS::Copying to export directory.
TRACE::2021-08-16.15:20:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-16.15:20:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-16.15:20:10::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-16.15:20:10::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-16.15:20:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-16.15:20:10::SCWPlatform::Started preparing the platform 
TRACE::2021-08-16.15:20:10::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-16.15:20:10::SCWSystem::dir created 
TRACE::2021-08-16.15:20:10::SCWSystem::Writing the bif 
TRACE::2021-08-16.15:20:10::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-16.15:20:10::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-16.15:20:10::SCWPlatform::Completed generating the platform
TRACE::2021-08-16.15:20:10::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:20:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:20:10::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:20:10::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-16.15:20:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-16.15:20:10::SCWMssOS::Commit changes completed.
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-16.15:20:10::SCWPlatform::updated the xpfm file.
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-16.15:20:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-16.15:20:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-16.15:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-16.15:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-16.15:20:10::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-16.15:20:10::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-16.15:20:10::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.10:40:23::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.10:40:23::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.10:40:23::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.10:40:23::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.10:40:23::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.10:40:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.10:40:23::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:23::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:23::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.10:40:23::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:40:23::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.10:40:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:23::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWReader::No isolation master present  
TRACE::2021-08-17.10:40:23::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.10:40:23::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.10:40:23::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:23::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.10:40:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.10:40:23::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:40:23::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.10:40:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:23::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:23::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:23::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:23::SCWReader::No isolation master present  
TRACE::2021-08-17.10:40:27::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:27::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:27::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.10:40:27::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-17.10:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:40:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:40:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:31::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.10:40:31::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:40:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:40:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.10:40:31::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.10:40:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-08-17.10:40:34::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.10:40:34::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:34::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.10:40:34::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:34::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:34::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.10:40:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.10:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:34::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:34::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:34::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.10:40:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.10:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:34::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:34::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:34::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.10:40:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.10:40:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.10:40:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.10:40:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.10:40:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.10:40:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.10:40:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.10:40:48::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.10:40:48::SCWSystem::Not a boot domain 
LOG::2021-08-17.10:40:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.10:40:48::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.10:40:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.10:40:48::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.10:40:48::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.10:40:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.10:40:48::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:48::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:48::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:48::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:48::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.10:40:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.10:40:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:48::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:48::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:48::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:48::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.10:40:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.10:40:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.10:40:48::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.10:40:48::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.10:40:48::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.10:40:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.10:40:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.10:40:50::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.10:40:50::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.10:40:50::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.10:40:50::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.10:40:50::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.10:40:50::SCWSystem::dir created 
TRACE::2021-08-17.10:40:50::SCWSystem::Writing the bif 
TRACE::2021-08-17.10:40:50::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.10:40:50::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.10:40:50::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.10:40:50::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:40:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:40:50::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:50::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:40:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:40:50::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:40:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.10:40:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.10:40:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:50::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:40:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.10:40:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.10:40:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:50::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.10:40:50::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.10:40:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:40:51::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:40:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:40:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.10:40:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.10:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:40:51::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:40:51::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:40:51::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:44::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:44::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:44::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:44::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:44::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.10:57:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.10:57:48::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.10:57:48::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.10:57:48::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.10:57:48::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:48::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:48::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:48::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:48::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:48::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.10:57:48::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:48::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:48::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:48::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.10:57:48::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.10:57:49::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.10:57:49::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:57:49::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:57:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.10:57:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWReader::No isolation master present  
TRACE::2021-08-17.10:57:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.10:57:49::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.10:57:49::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.10:57:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.10:57:49::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:57:49::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:57:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.10:57:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWReader::No isolation master present  
LOG::2021-08-17.10:57:49::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.10:57:49::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.10:57:49::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.10:57:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.10:57:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.10:57:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.10:57:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.10:57:49::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.10:57:49::SCWSystem::Not a boot domain 
LOG::2021-08-17.10:57:49::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.10:57:49::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.10:57:49::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.10:57:49::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.10:57:49::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.10:57:49::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.10:57:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.10:57:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.10:57:49::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.10:57:49::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.10:57:49::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.10:57:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.10:57:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.10:57:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.10:57:49::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.10:57:49::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.10:57:49::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.10:57:49::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.10:57:49::SCWSystem::dir created 
TRACE::2021-08-17.10:57:49::SCWSystem::Writing the bif 
TRACE::2021-08-17.10:57:49::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.10:57:49::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.10:57:49::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.10:57:49::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:57:49::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:57:49::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.10:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.10:57:49::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.10:57:49::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.10:57:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.10:57:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.10:57:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-17.10:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.10:57:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.10:57:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.10:57:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:03::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.11:34:03::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.11:34:03::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.11:34:03::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:03::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:03::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.11:34:03::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.11:34:03::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:03::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:03::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:03::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.11:34:07::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.11:34:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.11:34:07::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.11:34:07::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.11:34:07::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.11:34:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.11:34:07::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:07::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:07::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.11:34:07::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.11:34:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.11:34:07::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:34:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.11:34:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:07::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWReader::No isolation master present  
TRACE::2021-08-17.11:34:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.11:34:07::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.11:34:07::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:07::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.11:34:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.11:34:07::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.11:34:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.11:34:07::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:34:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.11:34:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:07::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:07::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:07::SCWReader::No isolation master present  
TRACE::2021-08-17.11:34:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:18::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.11:34:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:21::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:21::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-08-17.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:21::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.11:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.11:34:21::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:34:21::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.11:34:21::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.11:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.11:34:21::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:34:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.11:34:21::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:22::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:22::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:22::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:22::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:22::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.11:34:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-08-17.11:34:25::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.11:34:25::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:34:25::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.11:34:25::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:34:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-17.11:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-17.11:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:34:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:34:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-17.11:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-17.11:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:34:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:34:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:34:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.11:35:17::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.11:35:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.11:35:18::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.11:35:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.11:35:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.11:35:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.11:35:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.11:35:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.11:35:18::SCWSystem::Not a boot domain 
LOG::2021-08-17.11:35:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.11:35:18::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.11:35:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.11:35:18::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.11:35:18::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.11:35:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:35:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:35:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:35:18::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.11:35:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.11:35:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.11:35:18::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.11:35:18::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.11:35:18::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.11:35:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.11:35:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.11:35:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.11:35:18::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.11:35:18::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.11:35:18::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.11:35:18::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.11:35:18::SCWSystem::dir created 
TRACE::2021-08-17.11:35:18::SCWSystem::Writing the bif 
TRACE::2021-08-17.11:35:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.11:35:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.11:35:18::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.11:35:18::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.11:35:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.11:35:18::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:35:18::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.11:35:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.11:35:18::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:35:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:35:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:35:18::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:35:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:35:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:35:18::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.11:35:18::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.11:35:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.11:35:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.11:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-17.11:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.11:35:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.11:35:18::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.11:35:18::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:32::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.12:38:32::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.12:38:32::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.12:38:32::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:32::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:32::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.12:38:32::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.12:38:32::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:32::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:32::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:32::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:32::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:33::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:33::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:33::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:33::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:33::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.12:38:37::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.12:38:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.12:38:37::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.12:38:37::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.12:38:37::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.12:38:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.12:38:37::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:37::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:37::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.12:38:37::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.12:38:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.12:38:37::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:38:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.12:38:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:37::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWReader::No isolation master present  
TRACE::2021-08-17.12:38:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.12:38:37::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.12:38:37::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:37::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.12:38:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.12:38:37::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.12:38:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.12:38:37::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:38:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.12:38:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:37::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:37::SCWReader::No isolation master present  
TRACE::2021-08-17.12:38:42::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:42::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:42::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.12:38:42::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:45::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:45::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2021-08-17.12:38:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:45::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.12:38:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.12:38:45::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:38:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.12:38:45::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.12:38:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.12:38:45::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:38:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.12:38:45::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:45::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:45::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.12:38:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2021-08-17.12:38:49::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.12:38:49::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:38:49::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.12:38:49::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:38:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-08-17.12:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-08-17.12:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:38:49::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:38:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-08-17.12:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-08-17.12:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:38:49::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:38:49::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:38:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.12:39:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.12:39:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.12:39:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.12:39:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.12:39:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.12:39:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.12:39:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.12:39:03::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.12:39:03::SCWSystem::Not a boot domain 
LOG::2021-08-17.12:39:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.12:39:03::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.12:39:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.12:39:03::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.12:39:03::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.12:39:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.12:39:03::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:03::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:03::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:03::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:39:03::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:39:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-08-17.12:39:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-08-17.12:39:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:39:03::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:03::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:39:03::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:03::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.12:39:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.12:39:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.12:39:03::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.12:39:03::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.12:39:03::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.12:39:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.12:39:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.12:39:04::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.12:39:04::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.12:39:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.12:39:04::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.12:39:04::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.12:39:04::SCWSystem::dir created 
TRACE::2021-08-17.12:39:04::SCWSystem::Writing the bif 
TRACE::2021-08-17.12:39:04::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.12:39:04::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.12:39:04::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.12:39:04::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.12:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.12:39:04::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:39:04::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.12:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.12:39:04::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.12:39:04::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:39:04::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:39:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-08-17.12:39:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-08-17.12:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:39:04::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:39:04::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:39:04::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:39:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-08-17.12:39:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-08-17.12:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:39:04::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:39:04::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.12:39:04::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.12:39:04::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.12:39:04::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.12:39:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.12:39:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-08-17.12:39:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-08-17.12:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.12:39:04::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.12:39:04::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.12:39:04::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:04::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.13:18:04::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.13:18:04::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.13:18:04::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:04::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:04::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.13:18:04::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.13:18:04::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:04::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:04::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:04::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.13:18:08::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.13:18:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.13:18:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.13:18:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.13:18:08::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.13:18:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.13:18:08::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.13:18:08::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.13:18:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.13:18:08::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.13:18:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWReader::No isolation master present  
TRACE::2021-08-17.13:18:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.13:18:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.13:18:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:08::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.13:18:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.13:18:08::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.13:18:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.13:18:08::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.13:18:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:08::SCWReader::No isolation master present  
TRACE::2021-08-17.13:18:10::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:10::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:10::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.13:18:10::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2021-08-17.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.13:18:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.13:18:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:15::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.13:18:15::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.13:18:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.13:18:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.13:18:15::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.13:18:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2021-08-17.13:18:18::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.13:18:18::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:18::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.13:18:18::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-08-17.13:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-08-17.13:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:18::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:18::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-08-17.13:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-08-17.13:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:18::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:18::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.13:18:29::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.13:18:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.13:18:29::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.13:18:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.13:18:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.13:18:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.13:18:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.13:18:29::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.13:18:29::SCWSystem::Not a boot domain 
LOG::2021-08-17.13:18:29::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.13:18:29::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.13:18:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.13:18:29::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.13:18:29::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.13:18:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:29::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:29::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.13:18:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.13:18:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.13:18:29::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.13:18:29::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.13:18:29::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.13:18:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.13:18:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.13:18:29::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.13:18:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.13:18:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.13:18:29::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.13:18:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.13:18:29::SCWSystem::dir created 
TRACE::2021-08-17.13:18:29::SCWSystem::Writing the bif 
TRACE::2021-08-17.13:18:29::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.13:18:29::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.13:18:29::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.13:18:29::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.13:18:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.13:18:29::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:29::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.13:18:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.13:18:29::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:29::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:29::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:29::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:29::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.13:18:29::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.13:18:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.13:18:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.13:18:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-08-17.13:18:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.13:18:29::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.13:18:29::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.13:18:29::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:27::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.15:05:27::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.15:05:27::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.15:05:27::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:27::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:27::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.15:05:27::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.15:05:27::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:27::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:27::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:27::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.15:05:31::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.15:05:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.15:05:31::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.15:05:31::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.15:05:31::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.15:05:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.15:05:31::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.15:05:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.15:05:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.15:05:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.15:05:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWReader::No isolation master present  
TRACE::2021-08-17.15:05:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.15:05:31::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.15:05:31::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:31::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.15:05:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.15:05:31::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.15:05:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.15:05:31::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.15:05:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:31::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:31::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:31::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:31::SCWReader::No isolation master present  
TRACE::2021-08-17.15:05:33::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:33::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:33::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.15:05:33::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:37::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:37::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2021-08-17.15:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:37::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.15:05:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.15:05:37::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.15:05:37::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.15:05:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.15:05:37::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.15:05:37::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:37::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:37::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.15:05:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2021-08-17.15:05:41::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.15:05:41::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:41::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.15:05:41::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:41::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:41::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2021-08-17.15:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2021-08-17.15:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:41::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:41::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:41::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2021-08-17.15:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2021-08-17.15:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:41::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:41::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.15:05:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.15:05:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.15:05:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.15:05:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.15:05:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.15:05:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.15:05:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.15:05:47::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.15:05:47::SCWSystem::Not a boot domain 
LOG::2021-08-17.15:05:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.15:05:47::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.15:05:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.15:05:47::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.15:05:47::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.15:05:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:47::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:47::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:47::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.15:05:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.15:05:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.15:05:47::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.15:05:47::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.15:05:47::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.15:05:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.15:05:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.15:05:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.15:05:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.15:05:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.15:05:47::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.15:05:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.15:05:47::SCWSystem::dir created 
TRACE::2021-08-17.15:05:47::SCWSystem::Writing the bif 
TRACE::2021-08-17.15:05:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.15:05:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.15:05:47::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.15:05:47::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.15:05:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.15:05:47::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:47::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.15:05:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.15:05:47::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:47::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:47::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:47::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:47::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:47::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:47::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.15:05:47::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.15:05:47::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.15:05:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.15:05:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2021-08-17.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.15:05:47::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.15:05:47::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.15:05:47::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:43::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.16:13:43::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.16:13:43::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.16:13:43::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:43::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:43::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.16:13:43::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.16:13:43::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:43::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:43::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:43::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.16:13:50::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.16:13:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.16:13:50::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.16:13:50::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.16:13:50::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.16:13:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.16:13:50::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:50::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:50::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.16:13:50::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.16:13:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.16:13:50::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:13:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.16:13:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:50::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWReader::No isolation master present  
TRACE::2021-08-17.16:13:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.16:13:50::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.16:13:50::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:50::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.16:13:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.16:13:50::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.16:13:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.16:13:50::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:13:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.16:13:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:50::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:50::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:50::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:50::SCWReader::No isolation master present  
TRACE::2021-08-17.16:13:53::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:53::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:53::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.16:13:53::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:58::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:13:58::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2021-08-17.16:13:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:13:58::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.16:13:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.16:13:58::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:13:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.16:13:58::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.16:13:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.16:13:58::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:13:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.16:13:58::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:13:58::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:13:58::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:13:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:13:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.16:14:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2021-08-17.16:14:03::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.16:14:03::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:14:03::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.16:14:03::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:14:03::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:14:03::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:14:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2021-08-17.16:14:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2021-08-17.16:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:14:03::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:14:03::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:14:03::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:14:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2021-08-17.16:14:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2021-08-17.16:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:14:03::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:14:03::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.16:14:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.16:14:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.16:14:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.16:14:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.16:14:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.16:14:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.16:14:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.16:14:21::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.16:14:21::SCWSystem::Not a boot domain 
LOG::2021-08-17.16:14:21::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.16:14:21::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.16:14:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.16:14:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.16:14:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.16:14:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.16:14:21::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:21::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:21::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:21::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:14:21::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:14:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2021-08-17.16:14:21::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2021-08-17.16:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:14:21::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:21::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:14:21::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:21::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.16:14:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.16:14:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.16:14:21::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.16:14:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.16:14:21::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.16:14:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.16:14:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.16:14:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.16:14:24::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.16:14:24::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.16:14:24::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.16:14:24::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.16:14:24::SCWSystem::dir created 
TRACE::2021-08-17.16:14:24::SCWSystem::Writing the bif 
TRACE::2021-08-17.16:14:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.16:14:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.16:14:24::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.16:14:24::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.16:14:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.16:14:24::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:14:24::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.16:14:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.16:14:24::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.16:14:24::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:14:24::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:14:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2021-08-17.16:14:24::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2021-08-17.16:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:14:24::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:24::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:14:24::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.16:14:24::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:24::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:14:24::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:14:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2021-08-17.16:14:25::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2021-08-17.16:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:14:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:14:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.16:14:25::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.16:14:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.16:14:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.16:14:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.16:14:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2021-08-17.16:14:25::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2021-08-17.16:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.16:14:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.16:14:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.16:14:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:07::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.17:28:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.17:28:07::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.17:28:07::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:07::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:07::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.17:28:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.17:28:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:07::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:07::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.17:28:13::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.17:28:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.17:28:13::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.17:28:13::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.17:28:13::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.17:28:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.17:28:13::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:13::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:13::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.17:28:13::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:28:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:28:13::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:28:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.17:28:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:13::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWReader::No isolation master present  
TRACE::2021-08-17.17:28:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.17:28:13::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.17:28:13::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:13::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.17:28:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.17:28:13::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:28:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:28:13::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:28:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.17:28:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:13::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:13::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:13::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:13::SCWReader::No isolation master present  
TRACE::2021-08-17.17:28:22::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:22::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:22::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.17:28:22::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:29::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:29::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2021-08-17.17:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:29::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:28:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:28:29::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:28:29::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.17:28:29::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:28:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:28:29::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:28:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:28:29::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:29::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:29::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.17:28:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_24
TRACE::2021-08-17.17:28:36::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.17:28:36::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:28:36::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.17:28:36::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:28:36::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:36::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2021-08-17.17:28:36::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2021-08-17.17:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:36::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:36::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:28:36::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:28:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:28:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2021-08-17.17:28:36::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2021-08-17.17:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:28:36::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:28:36::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:28:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.17:29:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.17:29:25::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.17:29:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.17:29:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.17:29:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.17:29:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.17:29:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.17:29:25::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.17:29:25::SCWSystem::Not a boot domain 
LOG::2021-08-17.17:29:25::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:29:25::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.17:29:25::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.17:29:25::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.17:29:25::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.17:29:25::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:29:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:29:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:29:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.17:29:25::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.17:29:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.17:29:25::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:29:25::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.17:29:25::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.17:29:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.17:29:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.17:29:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.17:29:25::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.17:29:25::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.17:29:25::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.17:29:25::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.17:29:25::SCWSystem::dir created 
TRACE::2021-08-17.17:29:25::SCWSystem::Writing the bif 
TRACE::2021-08-17.17:29:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.17:29:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.17:29:25::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.17:29:25::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:29:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:29:25::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:29:25::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:29:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:29:25::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:29:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:29:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:29:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:29:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:29:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:29:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.17:29:25::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:29:25::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:29:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:29:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2021-08-17.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:29:25::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:29:25::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:29:25::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:02::SCWPlatform::Clearing the existing platform
TRACE::2021-08-17.17:56:02::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-17.17:56:02::SCWBDomain::clearing the fsbl build
TRACE::2021-08-17.17:56:02::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:02::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:02::SCWSystem::Clearing the domains completed.
TRACE::2021-08-17.17:56:02::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-17.17:56:02::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:02::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:02::SCWPlatform::Removing the HwDB with name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:02::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-17.17:56:08::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-17.17:56:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.17:56:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.17:56:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-17.17:56:08::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.17:56:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.17:56:08::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-08-17.17:56:08::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:56:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:56:08::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:56:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.17:56:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWReader::No isolation master present  
TRACE::2021-08-17.17:56:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-17.17:56:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-17.17:56:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:08::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::mss exists loading the mss file  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Opened the sw design from mss  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Adding the swdes entry D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.17:56:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-17.17:56:08::SCWMssOS::Opened the sw design.  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:56:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:56:08::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:56:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-17.17:56:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:08::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:08::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:08::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:08::SCWReader::No isolation master present  
TRACE::2021-08-17.17:56:11::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:11::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:11::SCWPlatform:: Platform location is D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.17:56:11::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:17::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_26
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:17::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_26
TRACE::2021-08-17.17:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:17::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:56:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:56:17::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:56:17::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-08-17.17:56:17::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:56:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:56:17::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:56:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:56:17::SCWMssOS::Removing the swdes entry for  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:17::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:17::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-17.17:56:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_27
TRACE::2021-08-17.17:56:22::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-08-17.17:56:22::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:56:22::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-08-17.17:56:22::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:56:22::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:22::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2021-08-17.17:56:22::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2021-08-17.17:56:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:22::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:22::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:56:22::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:56:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:56:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2021-08-17.17:56:22::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2021-08-17.17:56:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:56:22::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:56:22::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:56:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-17.17:57:04::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-17.17:57:04::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-17.17:57:04::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-17.17:57:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-08-17.17:57:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-08-17.17:57:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-17.17:57:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-08-17.17:57:04::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.17:57:04::SCWSystem::Not a boot domain 
LOG::2021-08-17.17:57:04::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:57:04::SCWDomain::Generating domain artifcats
TRACE::2021-08-17.17:57:04::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-17.17:57:04::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-17.17:57:04::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-17.17:57:04::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-17.17:57:04::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:04::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:04::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:04::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:57:04::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:57:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2021-08-17.17:57:04::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2021-08-17.17:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:57:04::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:04::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:57:04::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:04::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-17.17:57:04::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-17.17:57:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-17.17:57:04::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-17.17:57:04::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-17.17:57:04::SCWMssOS::Copying to export directory.
TRACE::2021-08-17.17:57:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-17.17:57:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-17.17:57:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-17.17:57:05::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-17.17:57:05::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-17.17:57:05::SCWPlatform::Started preparing the platform 
TRACE::2021-08-17.17:57:05::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-17.17:57:05::SCWSystem::dir created 
TRACE::2021-08-17.17:57:05::SCWSystem::Writing the bif 
TRACE::2021-08-17.17:57:05::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-17.17:57:05::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-17.17:57:05::SCWPlatform::Completed generating the platform
TRACE::2021-08-17.17:57:05::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:57:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:57:05::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:57:05::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-17.17:57:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-17.17:57:05::SCWMssOS::Commit changes completed.
TRACE::2021-08-17.17:57:05::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:57:05::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2021-08-17.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2021-08-17.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:57:05::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:57:05::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:57:05::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2021-08-17.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2021-08-17.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:57:05::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:57:05::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e32965862e53d8cdf4400b72b3ecf262",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-17.17:57:05::SCWPlatform::updated the xpfm file.
TRACE::2021-08-17.17:57:05::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-17.17:57:05::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-17.17:57:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-17.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2021-08-17.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2021-08-17.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-17.17:57:05::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-17.17:57:05::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-08-17.17:57:05::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
