# Memory Designs

This folder contains Verilog code for memory modules.

## Projects

- **sram.v** — Static Random Access Memory (SRAM)  
- **fifo.v** — First-In-First-Out (FIFO) buffer  

## Testbenches

Testbenches can be found inside the `testbenches/` directory for validating the memory modules.

## Simulation

Use ModelSim or QuestaSim simulators to run the testbenches.
