#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  9 23:20:49 2023
# Process ID: 22208
# Current directory: D:/Xilinx/Projects/class_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21640 D:\Xilinx\Projects\class_hdmi\class_hdmi.xpr
# Log file: D:/Xilinx/Projects/class_hdmi/vivado.log
# Journal file: D:/Xilinx/Projects/class_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Projects/class_hdmi/class_hdmi.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/timescale.v] -no_script -reset -force -quiet
remove_files  D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/timescale.v
file delete -force D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/timescale.v
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_simulation -simset sim_1 -mode behavioral
synth_design -rtl -name rtl_1
close_design
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_src.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation -mode post-synthesis -type functional
source tb_src.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation -mode post-synthesis -type timing
source tb_src.tcl
run all
close_sim
launch_simulation -mode post-synthesis -type timing
source tb_src.tcl
close_sim
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
source tb_src.tcl
run 1 ms
run 1 ms
run 10000 us
run 10000 us
run 10000 us
close_sim
launch_simulation -mode post-synthesis -type timing
source tb_src.tcl
run 10000 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
close_project
