

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec  8 09:14:22 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  266|    3|  267|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_dut_calc_svd_fu_76  |dut_calc_svd  |  264|  264|  264|  264|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    436|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     31|    7892|  12275|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|      70|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     31|    7962|  12715|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       7|     23|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+------+-------+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT  |
    +------------------------+--------------+---------+-------+------+-------+
    |grp_dut_calc_svd_fu_76  |dut_calc_svd  |        0|     31|  7892|  12275|
    +------------------------+--------------+---------+-------+------+-------+
    |Total                   |              |        0|     31|  7892|  12275|
    +------------------------+--------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_106_p2     |     +    |      0|  0|    9|           8|           9|
    |p_Val2_8_i_i_fu_207_p2  |     -    |      0|  0|   32|           1|          32|
    |tmp_13_i_i_fu_120_p2    |     -    |      0|  0|    8|           7|           8|
    |cond_fu_221_p2          |   icmp   |      0|  0|   11|          32|           1|
    |tmp_15_i_i_fu_166_p2    |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_41               |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_200_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_213_p3      |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_130_p3   |  select  |      0|  0|    9|           1|           9|
    |tmp_17_i_i_fu_172_p2    |    shl   |      0|  0|  239|          78|          78|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  436|         154|         226|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          4|    1|          4|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_in_V_read    |   1|          3|    1|          3|
    |strm_out_V_write  |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |   4|         11|    4|         11|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_reg_grp_dut_calc_svd_fu_76_ap_start  |   1|   0|    1|          0|
    |cond_reg_248                            |   1|   0|    1|          0|
    |isNeg_reg_237                           |   1|   0|    1|          0|
    |loc_V_1_reg_232                         |  23|   0|   23|          0|
    |p_Val2_s_reg_227                        |  32|   0|   32|          0|
    |sh_assign_1_reg_242                     |   9|   0|    9|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  70|   0|   70|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

