Metadata-Version: 2.4
Name: peakrdl
Version: 1.5.0
Summary: Toolchain for control/status register automation and code generation.
Author: Alex Mykyta
License: LGPLv3
Project-URL: Source, https://github.com/SystemRDL/PeakRDL
Project-URL: Tracker, https://github.com/SystemRDL/PeakRDL/issues
Project-URL: Changelog, https://github.com/SystemRDL/PeakRDL/releases
Project-URL: Documentation, https://peakrdl.readthedocs.io/
Keywords: SystemRDL,PeakRDL,CSR,compiler,tool,registers,generator,C,header,software,Verilog,SystemVerilog,register abstraction layer,FPGA,ASIC
Classifier: Development Status :: 5 - Production/Stable
Classifier: Programming Language :: Python
Classifier: Programming Language :: Python :: 3
Classifier: Programming Language :: Python :: 3 :: Only
Classifier: Intended Audience :: Developers
Classifier: License :: OSI Approved :: GNU Lesser General Public License v3 (LGPLv3)
Classifier: Operating System :: OS Independent
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Requires-Python: >=3.7
Description-Content-Type: text/markdown
License-File: LICENSE
Requires-Dist: peakrdl-cli
Requires-Dist: peakrdl-html~=2.10
Requires-Dist: peakrdl-ipxact~=3.4
Requires-Dist: peakrdl-regblock~=1.0
Requires-Dist: peakrdl-systemrdl~=1.0
Requires-Dist: peakrdl-uvm~=2.3
Requires-Dist: peakrdl-cheader~=1.0
Dynamic: license-file

[![Documentation Status](https://readthedocs.org/projects/peakrdl/badge/?version=latest)](http://peakrdl.readthedocs.io)
[![build](https://github.com/SystemRDL/PeakRDL/workflows/build/badge.svg)](https://github.com/SystemRDL/PeakRDL/actions?query=workflow%3Abuild+branch%3Amain)
[![Coverage Status](https://coveralls.io/repos/github/SystemRDL/PeakRDL/badge.svg?branch=main)](https://coveralls.io/github/SystemRDL/PeakRDL?branch=main)
[![PyPI - Python Version](https://img.shields.io/pypi/pyversions/peakrdl.svg)](https://pypi.org/project/peakrdl)

# PeakRDL

PeakRDL is a free and open-source control & status register (CSR) generator
toolchain. This project provides a command-line tool that unifies many aspects
of register automation such as generating Verilog CSR RTL, compiling a
C register abstraction layer, and many more. PeakRDL is centered around the
SystemRDL register description language, but is also capable of working with
other CSR specifications like IP-XACT.

This tool can:

* Process SystemRDL 2.0 register descriptions.
* Generate synthesizable SystemVerilog RTL register blocks.
* Generate a C register abstraction header for software.
* Import & export IP-XACT XML.
* Create rich and dynamic HTML documentation.
* Build a UVM register model abstraction layer.
* Extend this tool with your own plugin.
* ... or use one of the many [community plugins](https://peakrdl.readthedocs.io/en/latest/community.html)


## Documentation
See the [PeakRDL Documentation](http://peakrdl.readthedocs.io) for more details.
