--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3603 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.819ns.
--------------------------------------------------------------------------------
Slack:                  31.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.340 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   CounterX_1_2
                                                       syncgen/CounterX_1_1
    SLICE_X7Y30.C2       net (fanout=4)        0.741   CounterX_1_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X6Y11.D2       net (fanout=15)       2.535   Mmux_yellow131
    SLICE_X6Y11.D        Tilo                  0.235   R_inv87
                                                       R_inv85
    SLICE_X5Y11.D3       net (fanout=1)        0.595   R_inv87
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.775ns (2.074ns logic, 6.701ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  31.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.736ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.340 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   CounterX_1_2
                                                       syncgen/CounterX_1_1
    SLICE_X7Y30.C2       net (fanout=4)        0.741   CounterX_1_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X4Y13.D5       net (fanout=15)       2.058   Mmux_yellow131
    SLICE_X4Y13.D        Tilo                  0.254   R_inv72
                                                       R_inv70
    SLICE_X6Y14.B2       net (fanout=1)        1.231   R_inv72
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.736ns (2.069ns logic, 6.667ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  31.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.697ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_1
    SLICE_X6Y28.C5       net (fanout=3)        0.470   CounterX_0_1
    SLICE_X6Y28.C        Tilo                  0.235   CounterX_2_4
                                                       SF7711
    SLICE_X4Y14.B1       net (fanout=9)        2.933   SF1132
    SLICE_X4Y14.B        Tilo                  0.254   R_inv81
                                                       R_inv71
    SLICE_X6Y14.B4       net (fanout=1)        0.507   R_inv73
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.697ns (2.150ns logic, 6.547ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  31.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y30.C3       net (fanout=2)        0.583   CounterX_2_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X6Y11.D2       net (fanout=15)       2.535   Mmux_yellow131
    SLICE_X6Y11.D        Tilo                  0.235   R_inv87
                                                       R_inv85
    SLICE_X5Y11.D3       net (fanout=1)        0.595   R_inv87
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (2.120ns logic, 6.543ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  31.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y30.C3       net (fanout=2)        0.583   CounterX_2_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X4Y13.D5       net (fanout=15)       2.058   Mmux_yellow131
    SLICE_X4Y13.D        Tilo                  0.254   R_inv72
                                                       R_inv70
    SLICE_X6Y14.B2       net (fanout=1)        1.231   R_inv72
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (2.115ns logic, 6.509ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  31.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.587ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.DQ       Tcko                  0.476   CounterX_3_1
                                                       syncgen/CounterX_3_1
    SLICE_X7Y30.C4       net (fanout=1)        0.507   CounterX_3_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X6Y11.D2       net (fanout=15)       2.535   Mmux_yellow131
    SLICE_X6Y11.D        Tilo                  0.235   R_inv87
                                                       R_inv85
    SLICE_X5Y11.D3       net (fanout=1)        0.595   R_inv87
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.587ns (2.120ns logic, 6.467ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  31.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.568ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X6Y28.C3       net (fanout=2)        0.400   CounterX_2_1
    SLICE_X6Y28.C        Tilo                  0.235   CounterX_2_4
                                                       SF7711
    SLICE_X4Y14.B1       net (fanout=9)        2.933   SF1132
    SLICE_X4Y14.B        Tilo                  0.254   R_inv81
                                                       R_inv71
    SLICE_X6Y14.B4       net (fanout=1)        0.507   R_inv73
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.568ns (2.091ns logic, 6.477ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  31.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.DMUX     Tshcko                0.535   CounterX_3_1
                                                       syncgen/CounterX_3_2
    SLICE_X6Y28.A4       net (fanout=4)        0.724   CounterX_3_2
    SLICE_X6Y28.A        Tilo                  0.235   CounterX_2_4
                                                       SF7731
    SLICE_X5Y11.B3       net (fanout=12)       2.291   SF1133
    SLICE_X5Y11.B        Tilo                  0.259   R_inv91
                                                       R_inv86
    SLICE_X5Y11.D2       net (fanout=1)        0.528   R_inv88
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (2.179ns logic, 6.373ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  31.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.548ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.DQ       Tcko                  0.476   CounterX_3_1
                                                       syncgen/CounterX_3_1
    SLICE_X7Y30.C4       net (fanout=1)        0.507   CounterX_3_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X4Y13.D5       net (fanout=15)       2.058   Mmux_yellow131
    SLICE_X4Y13.D        Tilo                  0.254   R_inv72
                                                       R_inv70
    SLICE_X6Y14.B2       net (fanout=1)        1.231   R_inv72
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.548ns (2.115ns logic, 6.433ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  31.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.550ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_2
    SLICE_X6Y32.C2       net (fanout=3)        1.394   CounterX_0_2
    SLICE_X6Y32.C        Tilo                  0.235   Mmux_yellow132
                                                       tiles/tiled/Mmux_yellow1321
    SLICE_X7Y43.D2       net (fanout=3)        1.422   Mmux_yellow132
    SLICE_X7Y43.D        Tilo                  0.259   R_inv117
                                                       R_inv115
    SLICE_X4Y43.C1       net (fanout=1)        0.744   R_inv117
    SLICE_X4Y43.C        Tilo                  0.255   R_inv124
                                                       R_inv118
    SLICE_X4Y43.D3       net (fanout=1)        0.487   R_inv120
    SLICE_X4Y43.D        Tilo                  0.254   R_inv124
                                                       R_inv123
    SLICE_X4Y40.C3       net (fanout=1)        0.776   R_inv124
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.550ns (2.166ns logic, 6.384ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  31.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_1
    SLICE_X7Y30.C6       net (fanout=3)        0.395   CounterX_0_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X6Y11.D2       net (fanout=15)       2.535   Mmux_yellow131
    SLICE_X6Y11.D        Tilo                  0.235   R_inv87
                                                       R_inv85
    SLICE_X5Y11.D3       net (fanout=1)        0.595   R_inv87
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (2.179ns logic, 6.355ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  31.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_0 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.506ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.732 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_0 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   tiles/tiled/address_reg_3
                                                       tiles/tiled/bram/address_reg_0
    SLICE_X5Y41.A2       net (fanout=16)       1.214   tiles/tiled/address_reg_0
    SLICE_X5Y41.A        Tilo                  0.259   R_inv109
                                                       tiles/tiled/bram/Mram_outdata1111
    SLICE_X6Y41.D2       net (fanout=4)        1.137   M_bram_outdata<11>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.506ns (2.041ns logic, 6.465ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  31.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.495ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_1
    SLICE_X7Y30.C6       net (fanout=3)        0.395   CounterX_0_1
    SLICE_X7Y30.C        Tilo                  0.259   SF1134
                                                       tiles/tileb/Mmux_yellow1311
    SLICE_X4Y13.D5       net (fanout=15)       2.058   Mmux_yellow131
    SLICE_X4Y13.D        Tilo                  0.254   R_inv72
                                                       R_inv70
    SLICE_X6Y14.B2       net (fanout=1)        1.231   R_inv72
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.495ns (2.174ns logic, 6.321ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  31.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_1
    SLICE_X6Y28.C5       net (fanout=3)        0.470   CounterX_0_1
    SLICE_X6Y28.C        Tilo                  0.235   CounterX_2_4
                                                       SF7711
    SLICE_X5Y11.B5       net (fanout=9)        2.434   SF1132
    SLICE_X5Y11.B        Tilo                  0.259   R_inv91
                                                       R_inv86
    SLICE_X5Y11.D2       net (fanout=1)        0.528   R_inv88
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (2.179ns logic, 6.262ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  31.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.381ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.DMUX     Tshcko                0.535   CounterX_3_1
                                                       syncgen/CounterX_3_2
    SLICE_X6Y28.A4       net (fanout=4)        0.724   CounterX_3_2
    SLICE_X6Y28.A        Tilo                  0.235   CounterX_2_4
                                                       SF7731
    SLICE_X4Y14.D2       net (fanout=12)       2.477   SF1133
    SLICE_X4Y14.D        Tilo                  0.254   R_inv81
                                                       R_inv79
    SLICE_X5Y14.A1       net (fanout=1)        0.665   R_inv81
    SLICE_X5Y14.A        Tilo                  0.259   R_inv85
                                                       R_inv82
    SLICE_X5Y14.D5       net (fanout=1)        0.439   R_inv84
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.381ns (2.174ns logic, 6.207ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  31.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.372ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.340 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.DQ       Tcko                  0.476   CounterX_3
                                                       syncgen/CounterX_3
    SLICE_X5Y11.B4       net (fanout=91)       3.129   CounterX_3
    SLICE_X5Y11.B        Tilo                  0.259   R_inv91
                                                       R_inv86
    SLICE_X5Y11.D2       net (fanout=1)        0.528   R_inv88
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (1.885ns logic, 6.487ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  31.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.357ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.732 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.DQ       Tcko                  0.430   tiles/tiled/address_reg_3
                                                       tiles/tiled/bram/address_reg_3
    SLICE_X5Y41.A3       net (fanout=16)       1.065   tiles/tiled/address_reg_3
    SLICE_X5Y41.A        Tilo                  0.259   R_inv109
                                                       tiles/tiled/bram/Mram_outdata1111
    SLICE_X6Y41.D2       net (fanout=4)        1.137   M_bram_outdata<11>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.357ns (2.041ns logic, 6.316ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  31.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tilec/bram/address_reg_5 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.276ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.644 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tilec/bram/address_reg_5 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.AQ       Tcko                  0.525   tiles/tilec/bram/address_reg[5]
                                                       tiles/tilec/bram/address_reg_5
    SLICE_X4Y13.C1       net (fanout=15)       1.369   tiles/tilec/bram/address_reg[5]
    SLICE_X4Y13.C        Tilo                  0.255   R_inv72
                                                       tiles/tilec/bram/Mram_outdata1111
    SLICE_X4Y13.D2       net (fanout=4)        0.879   M_bram_outdata<11>_1
    SLICE_X4Y13.D        Tilo                  0.254   R_inv72
                                                       R_inv70
    SLICE_X6Y14.B2       net (fanout=1)        1.231   R_inv72
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (2.160ns logic, 6.116ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.337ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_2
    SLICE_X6Y32.C2       net (fanout=3)        1.394   CounterX_0_2
    SLICE_X6Y32.C        Tilo                  0.235   Mmux_yellow132
                                                       tiles/tiled/Mmux_yellow1321
    SLICE_X5Y41.B4       net (fanout=3)        2.220   Mmux_yellow132
    SLICE_X5Y41.B        Tilo                  0.259   R_inv109
                                                       R_inv110
    SLICE_X4Y40.A4       net (fanout=1)        0.493   R_inv112
    SLICE_X4Y40.A        Tilo                  0.254   R_inv116
                                                       R_inv113
    SLICE_X4Y40.D3       net (fanout=1)        0.361   R_inv115
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.337ns (2.165ns logic, 6.172ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  31.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.312ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X6Y28.C3       net (fanout=2)        0.400   CounterX_2_1
    SLICE_X6Y28.C        Tilo                  0.235   CounterX_2_4
                                                       SF7711
    SLICE_X5Y11.B5       net (fanout=9)        2.434   SF1132
    SLICE_X5Y11.B        Tilo                  0.259   R_inv91
                                                       R_inv86
    SLICE_X5Y11.D2       net (fanout=1)        0.528   R_inv88
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.312ns (2.120ns logic, 6.192ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  31.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.732 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.CQ       Tcko                  0.430   tiles/tiled/address_reg_3
                                                       tiles/tiled/bram/address_reg_2
    SLICE_X5Y41.A4       net (fanout=16)       0.995   tiles/tiled/address_reg_2
    SLICE_X5Y41.A        Tilo                  0.259   R_inv109
                                                       tiles/tiled/bram/Mram_outdata1111
    SLICE_X6Y41.D2       net (fanout=4)        1.137   M_bram_outdata<11>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.287ns (2.041ns logic, 6.246ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  31.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.292ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BQ       Tcko                  0.476   CounterX_2_4
                                                       syncgen/CounterX_2_2
    SLICE_X6Y28.A2       net (fanout=4)        0.523   CounterX_2_2
    SLICE_X6Y28.A        Tilo                  0.235   CounterX_2_4
                                                       SF7731
    SLICE_X5Y11.B3       net (fanout=12)       2.291   SF1133
    SLICE_X5Y11.B        Tilo                  0.259   R_inv91
                                                       R_inv86
    SLICE_X5Y11.D2       net (fanout=1)        0.528   R_inv88
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.292ns (2.120ns logic, 6.172ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  31.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.246ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.340 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.AQ       Tcko                  0.476   CounterX_3
                                                       syncgen/CounterX_0
    SLICE_X6Y11.B2       net (fanout=69)       3.117   CounterX_0
    SLICE_X6Y11.B        Tilo                  0.235   R_inv87
                                                       R_inv87
    SLICE_X5Y11.D5       net (fanout=1)        0.438   R_inv89
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (1.861ns logic, 6.385ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  31.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.217ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BMUX     Tshcko                0.535   CounterX_2_4
                                                       syncgen/CounterX_0_1
    SLICE_X6Y28.A3       net (fanout=3)        0.389   CounterX_0_1
    SLICE_X6Y28.A        Tilo                  0.235   CounterX_2_4
                                                       SF7731
    SLICE_X5Y11.B3       net (fanout=12)       2.291   SF1133
    SLICE_X5Y11.B        Tilo                  0.259   R_inv91
                                                       R_inv86
    SLICE_X5Y11.D2       net (fanout=1)        0.528   R_inv88
    SLICE_X5Y11.D        Tilo                  0.259   R_inv91
                                                       R_inv89
    SLICE_X5Y11.C6       net (fanout=1)        0.143   R_inv91
    SLICE_X5Y11.C        Tilo                  0.259   R_inv91
                                                       R_inv93
    SLICE_X5Y14.C2       net (fanout=1)        0.928   R_inv95
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.217ns (2.179ns logic, 6.038ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  31.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.732 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.BQ       Tcko                  0.430   tiles/tiled/address_reg_3
                                                       tiles/tiled/bram/address_reg_1
    SLICE_X7Y41.A3       net (fanout=16)       1.269   tiles/tiled/address_reg_1
    SLICE_X7Y41.A        Tilo                  0.259   M_bram_outdata<10>_0
                                                       tiles/tiled/bram/Mram_outdata112
    SLICE_X6Y41.D1       net (fanout=3)        0.759   M_bram_outdata<1>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.183ns (2.041ns logic, 6.142ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  31.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_5 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.732 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_5 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   tiles/tiled/bram/address_reg[5]
                                                       tiles/tiled/bram/address_reg_5
    SLICE_X5Y41.A1       net (fanout=15)       0.787   tiles/tiled/bram/address_reg[5]
    SLICE_X5Y41.A        Tilo                  0.259   R_inv109
                                                       tiles/tiled/bram/Mram_outdata1111
    SLICE_X6Y41.D2       net (fanout=4)        1.137   M_bram_outdata<11>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (2.136ns logic, 6.038ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BQ       Tcko                  0.476   CounterX_2_4
                                                       syncgen/CounterX_2_2
    SLICE_X6Y32.C4       net (fanout=4)        1.077   CounterX_2_2
    SLICE_X6Y32.C        Tilo                  0.235   Mmux_yellow132
                                                       tiles/tiled/Mmux_yellow1321
    SLICE_X7Y43.D2       net (fanout=3)        1.422   Mmux_yellow132
    SLICE_X7Y43.D        Tilo                  0.259   R_inv117
                                                       R_inv115
    SLICE_X4Y43.C1       net (fanout=1)        0.744   R_inv117
    SLICE_X4Y43.C        Tilo                  0.255   R_inv124
                                                       R_inv118
    SLICE_X4Y43.D3       net (fanout=1)        0.487   R_inv120
    SLICE_X4Y43.D        Tilo                  0.254   R_inv124
                                                       R_inv123
    SLICE_X4Y40.C3       net (fanout=1)        0.776   R_inv124
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (2.107ns logic, 6.067ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  31.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.732 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.DQ       Tcko                  0.430   tiles/tiled/address_reg_3
                                                       tiles/tiled/bram/address_reg_3
    SLICE_X7Y41.A4       net (fanout=16)       1.227   tiles/tiled/address_reg_3
    SLICE_X7Y41.A        Tilo                  0.259   M_bram_outdata<10>_0
                                                       tiles/tiled/bram/Mram_outdata112
    SLICE_X6Y41.D1       net (fanout=3)        0.759   M_bram_outdata<1>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.141ns (2.041ns logic, 6.100ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  31.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.136ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.DMUX     Tshcko                0.535   CounterX_3_1
                                                       syncgen/CounterX_3_2
    SLICE_X6Y28.A4       net (fanout=4)        0.724   CounterX_3_2
    SLICE_X6Y28.A        Tilo                  0.235   CounterX_2_4
                                                       SF7731
    SLICE_X4Y14.B3       net (fanout=12)       2.118   SF1133
    SLICE_X4Y14.B        Tilo                  0.254   R_inv81
                                                       R_inv71
    SLICE_X6Y14.B4       net (fanout=1)        0.507   R_inv73
    SLICE_X6Y14.B        Tilo                  0.235   SF1135
                                                       R_inv74
    SLICE_X5Y14.D1       net (fanout=1)        0.735   R_inv76
    SLICE_X5Y14.D        Tilo                  0.259   R_inv85
                                                       R_inv83
    SLICE_X5Y14.C6       net (fanout=1)        0.143   R_inv85
    SLICE_X5Y14.C        Tilo                  0.259   R_inv85
                                                       R_inv97
    SLICE_X3Y31.A4       net (fanout=1)        1.759   R_inv99
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.136ns (2.150ns logic, 5.986ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  31.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/tiled/bram/address_reg_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.121ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.732 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/tiled/bram/address_reg_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.BQ       Tcko                  0.430   tiles/tiled/address_reg_3
                                                       tiles/tiled/bram/address_reg_1
    SLICE_X5Y41.A6       net (fanout=16)       0.829   tiles/tiled/address_reg_1
    SLICE_X5Y41.A        Tilo                  0.259   R_inv109
                                                       tiles/tiled/bram/Mram_outdata1111
    SLICE_X6Y41.D2       net (fanout=4)        1.137   M_bram_outdata<11>_0
    SLICE_X6Y41.D        Tilo                  0.235   R_inv102
                                                       R_inv100
    SLICE_X6Y41.A1       net (fanout=1)        1.306   R_inv102
    SLICE_X6Y41.A        Tilo                  0.235   R_inv102
                                                       R_inv102
    SLICE_X4Y40.D1       net (fanout=1)        1.104   R_inv104
    SLICE_X4Y40.D        Tilo                  0.254   R_inv116
                                                       R_inv114
    SLICE_X4Y40.C6       net (fanout=1)        0.143   R_inv116
    SLICE_X4Y40.C        Tilo                  0.255   R_inv116
                                                       R_inv126
    SLICE_X3Y31.A2       net (fanout=1)        1.561   R_inv127
    SLICE_X3Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      8.121ns (2.041ns logic, 6.080ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: syncgen/vga_HS/CLK
  Logical resource: syncgen/vga_HS/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilec/bram/address_reg[5]/CLK
  Logical resource: tiles/tilec/bram/address_reg_4/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilec/bram/address_reg[5]/CLK
  Logical resource: tiles/tilec/bram/address_reg_5/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilea/address_reg_1/CLK
  Logical resource: tiles/tilea/bram/address_reg_3/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilea/address_reg_1/CLK
  Logical resource: tiles/tilea/bram/address_reg_0/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilea/address_reg_1/CLK
  Logical resource: tiles/tilea/bram/address_reg_2/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilea/address_reg_1/CLK
  Logical resource: tiles/tilea/bram/address_reg_1/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilee/address_reg_1/CLK
  Logical resource: tiles/tilee/bram/address_reg_3/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilee/address_reg_1/CLK
  Logical resource: tiles/tilee/bram/address_reg_0/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilee/address_reg_1/CLK
  Logical resource: tiles/tilee/bram/address_reg_2/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilee/address_reg_1/CLK
  Logical resource: tiles/tilee/bram/address_reg_1/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilee/bram/address_reg[5]/CLK
  Logical resource: tiles/tilee/bram/address_reg_4/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tilee/bram/address_reg[5]/CLK
  Logical resource: tiles/tilee/bram/address_reg_5/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tiled/bram/address_reg[5]/CLK
  Logical resource: tiles/tiled/bram/address_reg_4/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/tiled/bram/address_reg[5]/CLK
  Logical resource: tiles/tiled/bram/address_reg_5/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: CounterX_2_4/SR
  Logical resource: syncgen/CounterX_0_1/SR
  Location pin: SLICE_X6Y28.SR
  Clock network: syncgen/CounterXmaxed
--------------------------------------------------------------------------------
Slack: 39.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: CounterX_2_4/SR
  Logical resource: syncgen/CounterX_0_2/SR
  Location pin: SLICE_X6Y28.SR
  Clock network: syncgen/CounterXmaxed
--------------------------------------------------------------------------------
Slack: 39.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: CounterX_3_1/SR
  Logical resource: syncgen/CounterX_3_3/SR
  Location pin: SLICE_X6Y31.SR
  Clock network: syncgen/CounterXmaxed
--------------------------------------------------------------------------------
Slack: 39.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: CounterX_3_1/SR
  Logical resource: syncgen/CounterX_3_2/SR
  Location pin: SLICE_X6Y31.SR
  Clock network: syncgen/CounterXmaxed
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_0/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_1/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_2/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_3/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_4/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_5/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_6/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_7/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_0/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_1/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.819|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3603 paths, 0 nets, and 1709 connections

Design statistics:
   Minimum period:   8.819ns{1}   (Maximum frequency: 113.392MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 01 21:23:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



