#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May 25 10:50:09 2016
# Process ID: 7452
# Current directory: /home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.runs/Mnozarka_synth_1
# Command line: vivado -log Mnozarka.vds -mode batch -messageDb vivado.pb -notrace -source Mnozarka.tcl
# Log file: /home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.runs/Mnozarka_synth_1/Mnozarka.vds
# Journal file: /home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.runs/Mnozarka_synth_1/vivado.jou
#-----------------------------------------------------------
source Mnozarka.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Mnozarka' generated file not found '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Mnozarka' generated file not found '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Mnozarka' generated file not found '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Mnozarka' generated file not found '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Mnozarka' generated file not found '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top Mnozarka -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -146 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.273 ; gain = 201.551 ; free physical = 10918 ; free virtual = 21140
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mnozarka' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/synth/Mnozarka.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/synth/Mnozarka.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/synth/Mnozarka.vhd:73]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_10' declared at '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:116' bound to instance 'U0' of component 'mult_gen_v12_0_10' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/synth/Mnozarka.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_10_viv' declared at '/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20732' bound to instance 'i_mult' of component 'mult_gen_v12_0_10_viv' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:932]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:939]
INFO: [Synth 8-638] synthesizing module 'hybrid' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:12708]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:12739]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1550]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1554]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1618]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1622]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1642]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1643]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1648]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1692]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1694]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1761]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1763]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1833]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1876]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1877]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1878]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1932]
INFO: [Synth 8-3919] null assignment ignored [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:13259]
INFO: [Synth 8-3919] null assignment ignored [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:13261]
INFO: [Synth 8-3919] null assignment ignored [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:13262]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:13266]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (1#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:8892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:8913]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (1#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "yes" *) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:10381]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (3#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (3#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'hybrid' (4#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:12708]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (5#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10' (6#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'Mnozarka' (7#1) [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/synth/Mnozarka.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.137 ; gain = 249.414 ; free physical = 10874 ; free virtual = 21094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1088.137 ; gain = 249.414 ; free physical = 10874 ; free virtual = 21094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.runs/Mnozarka_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.runs/Mnozarka_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1400.496 ; gain = 0.000 ; free physical = 10724 ; free virtual = 20944
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7503 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10717 ; free virtual = 20938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10717 ; free virtual = 20938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10717 ; free virtual = 20938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10709 ; free virtual = 20930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10710 ; free virtual = 20930
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.Pdelay/d1.dout_i_reg' and it is trimmed from '43' to '21' bits. [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10711 ; free virtual = 20932
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10711 ; free virtual = 20932

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10711 ; free virtual = 20932
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10711 ; free virtual = 20932

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10627 ; free virtual = 20847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10627 ; free virtual = 20846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10618 ; free virtual = 20838
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10618 ; free virtual = 20838

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10618 ; free virtual = 20838
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10611 ; free virtual = 20838
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10611 ; free virtual = 20838
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10611 ; free virtual = 20838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10611 ; free virtual = 20838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10613 ; free virtual = 20837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10613 ; free virtual = 20837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10613 ; free virtual = 20837
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1400.496 ; gain = 118.348 ; free physical = 10612 ; free virtual = 20836
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1400.496 ; gain = 561.773 ; free physical = 10612 ; free virtual = 20836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lsriw/psra/kubicz/hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1400.496 ; gain = 481.438 ; free physical = 10611 ; free virtual = 20836
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1400.496 ; gain = 0.000 ; free physical = 10610 ; free virtual = 20835
INFO: [Common 17-206] Exiting Vivado at Wed May 25 10:50:44 2016...
