INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Xilnux/VGA/vga_phase1/vga_phase1.srcs/sources_1/new/vga_phase1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hsync
INFO: [VRFC 10-311] analyzing module vsync
INFO: [VRFC 10-311] analyzing module vga_phase1
ERROR: [VRFC 10-9208] no definition could be found for port 'count_h' [C:/Users/micha/Documents/Xilnux/VGA/vga_phase1/vga_phase1.srcs/sources_1/new/vga_phase1.v:96]
ERROR: [VRFC 10-8530] module 'vga_phase1' is ignored due to previous errors [C:/Users/micha/Documents/Xilnux/VGA/vga_phase1/vga_phase1.srcs/sources_1/new/vga_phase1.v:96]
