#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue May 14 09:50:42 2024
# Process ID: 21693
# Current directory: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_synchronizer_0_9_synth_1
# Command line: vivado -log buildup_synchronizer_0_9.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buildup_synchronizer_0_9.tcl
# Log file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_synchronizer_0_9_synth_1/buildup_synchronizer_0_9.vds
# Journal file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_synchronizer_0_9_synth_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 2270.858 MHz, CPU Physical cores: 8, Host memory: 16109 MB
#-----------------------------------------------------------
source buildup_synchronizer_0_9.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1318.234 ; gain = 0.023 ; free physical = 1820 ; free virtual = 3622
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: buildup_synchronizer_0_9
Command: synth_design -top buildup_synchronizer_0_9 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22185
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.012 ; gain = 385.777 ; free physical = 240 ; free virtual = 995
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_9' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_9/synth/buildup_synchronizer_0_9.vhd:64]
	Parameter n_flipflops bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/synchronizer.vhd:34' bound to instance 'U0' of component 'synchronizer' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_9/synth/buildup_synchronizer_0_9.vhd:90]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/synchronizer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/synchronizer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'buildup_synchronizer_0_9' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_9/synth/buildup_synchronizer_0_9.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:04:26 . Memory (MB): peak = 1776.949 ; gain = 458.715 ; free physical = 129 ; free virtual = 401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:04:28 . Memory (MB): peak = 1794.762 ; gain = 476.527 ; free physical = 129 ; free virtual = 365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:04:28 . Memory (MB): peak = 1802.766 ; gain = 484.531 ; free physical = 135 ; free virtual = 361
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:04:31 . Memory (MB): peak = 1811.672 ; gain = 493.438 ; free physical = 129 ; free virtual = 336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
