Analysis & Synthesis report for alarma_intrusion
Thu Aug 15 11:25:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |particion|teclado:inst57|ypre
 11. State Machine - |particion|mss:inst47|y
 12. User-Specified and Inferred Latches
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: tres4:inst19|lpm_constant:LPM_CONSTANT_component
 18. Parameter Settings for User Entity Instance: siete4:inst20|lpm_constant:LPM_CONSTANT_component
 19. Parameter Settings for User Entity Instance: dos4:inst21|lpm_constant:LPM_CONSTANT_component
 20. Parameter Settings for User Entity Instance: seis4:inst22|lpm_constant:LPM_CONSTANT_component
 21. Parameter Settings for User Entity Instance: cinco4:inst28|lpm_constant:LPM_CONSTANT_component
 22. Parameter Settings for User Entity Instance: uno4:inst30|lpm_constant:LPM_CONSTANT_component
 23. Parameter Settings for User Entity Instance: cuatro4:inst31|lpm_constant:LPM_CONSTANT_component
 24. Parameter Settings for User Entity Instance: nueve4:inst37|lpm_constant:LPM_CONSTANT_component
 25. Parameter Settings for User Entity Instance: cuatro4:inst11|lpm_constant:LPM_CONSTANT_component
 26. Parameter Settings for User Entity Instance: nueve4:inst17|lpm_constant:LPM_CONSTANT_component
 27. Parameter Settings for User Entity Instance: ocho4:inst14|lpm_constant:LPM_CONSTANT_component
 28. Parameter Settings for User Entity Instance: tres4:inst15|lpm_constant:LPM_CONSTANT_component
 29. Parameter Settings for User Entity Instance: diez4:inst46|lpm_constant:LPM_CONSTANT_component
 30. Parameter Settings for User Entity Instance: diez4:inst51|lpm_constant:LPM_CONSTANT_component
 31. Parameter Settings for User Entity Instance: dos4:inst100|lpm_constant:LPM_CONSTANT_component
 32. Parameter Settings for User Entity Instance: veinte5:inst56|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: uno4:inst38|lpm_constant:LPM_CONSTANT_component
 34. Parameter Settings for User Entity Instance: dos4:inst39|lpm_constant:LPM_CONSTANT_component
 35. Parameter Settings for User Entity Instance: tres4:inst40|lpm_constant:LPM_CONSTANT_component
 36. Parameter Settings for User Entity Instance: cuatro4:inst41|lpm_constant:LPM_CONSTANT_component
 37. Parameter Settings for User Entity Instance: num_i:inst75|lpm_constant:LPM_CONSTANT_component
 38. Parameter Settings for User Entity Instance: num_j:inst77|lpm_constant:LPM_CONSTANT_component
 39. Parameter Settings for User Entity Instance: num_k:inst76|lpm_constant:LPM_CONSTANT_component
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Signal Tap Logic Analyzer Settings
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Connections to In-System Debugging Instance "auto_signaltap_0"
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 15 11:25:01 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; alarma_intrusion                            ;
; Top-level Entity Name              ; particion                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,359                                       ;
;     Total combinational functions  ; 845                                         ;
;     Dedicated logic registers      ; 977                                         ;
; Total registers                    ; 977                                         ;
; Total pins                         ; 40                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,992                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; particion          ; alarma_intrusion   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sumador8.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/sumador8.vhd                                                       ;             ;
; mux8a1.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mux8a1.vhd                                                         ;             ;
; num_k.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd                                                          ;             ;
; num_j.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_j.vhd                                                          ;             ;
; num_i.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd                                                          ;             ;
; comp8.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp8.vhd                                                          ;             ;
; comp6.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp6.vhd                                                          ;             ;
; cnt_up8.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up8.vhd                                                        ;             ;
; cnt_up6.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up6.vhd                                                        ;             ;
; reg_sost4.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd                                                      ;             ;
; comp4.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp4.vhd                                                          ;             ;
; particion.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf                                                      ;             ;
; uno4.vhd                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd                                                           ;             ;
; dos4.vhd                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd                                                           ;             ;
; tres4.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd                                                          ;             ;
; cuatro4.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd                                                        ;             ;
; cinco4.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd                                                         ;             ;
; seis4.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd                                                          ;             ;
; siete4.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd                                                         ;             ;
; ocho4.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd                                                          ;             ;
; nueve4.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd                                                         ;             ;
; mss.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd                                                            ;             ;
; cnt_up4.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up4.vhd                                                        ;             ;
; diez4.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd                                                          ;             ;
; cnt_up5.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up5.vhd                                                        ;             ;
; comp5.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp5.vhd                                                          ;             ;
; veinte5.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd                                                        ;             ;
; teclado.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/teclado.vhd                                                        ;             ;
; ANTIREBOTE.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ANTIREBOTE.vhd                                                     ;             ;
; CLOCK_DIV_50.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd                                                   ;             ;
; ram.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd                                                            ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf                                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                              ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                            ;             ;
; db/altsyncram_e524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/altsyncram_e524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                            ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                 ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                             ; altera_sld  ;
; db/ip/slddeaa0427/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,359                    ;
;                                             ;                          ;
; Total combinational functions               ; 845                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 422                      ;
;     -- 3 input functions                    ; 216                      ;
;     -- <=2 input functions                  ; 207                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 744                      ;
;     -- arithmetic mode                      ; 101                      ;
;                                             ;                          ;
; Total registers                             ; 977                      ;
;     -- Dedicated logic registers            ; 977                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 40                       ;
; Total memory bits                           ; 4992                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 483                      ;
; Total fan-out                               ; 6431                     ;
; Average fan-out                             ; 3.30                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |particion                                                                                                                              ; 845 (14)            ; 977 (0)                   ; 4992        ; 0            ; 0       ; 0         ; 40   ; 0            ; |particion                                                                                                                                                                                                                                                                                                                                            ; particion                         ; work         ;
;    |ANTIREBOTE:inst64|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ANTIREBOTE:inst64                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst65|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ANTIREBOTE:inst65                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst66|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ANTIREBOTE:inst66                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst67|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ANTIREBOTE:inst67                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst68|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ANTIREBOTE:inst68                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst69|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ANTIREBOTE:inst69                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |CLOCK_DIV_50:inst58|                                                                                                                ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|CLOCK_DIV_50:inst58                                                                                                                                                                                                                                                                                                                        ; CLOCK_DIV_50                      ; work         ;
;    |cnt_up4:inst29|                                                                                                                     ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up4:inst29                                                                                                                                                                                                                                                                                                                             ; cnt_up4                           ; work         ;
;    |cnt_up4:inst44|                                                                                                                     ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up4:inst44                                                                                                                                                                                                                                                                                                                             ; cnt_up4                           ; work         ;
;    |cnt_up4:inst48|                                                                                                                     ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up4:inst48                                                                                                                                                                                                                                                                                                                             ; cnt_up4                           ; work         ;
;    |cnt_up4:inst52|                                                                                                                     ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up4:inst52                                                                                                                                                                                                                                                                                                                             ; cnt_up4                           ; work         ;
;    |cnt_up5:inst54|                                                                                                                     ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up5:inst54                                                                                                                                                                                                                                                                                                                             ; cnt_up5                           ; work         ;
;    |cnt_up6:inst42|                                                                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up6:inst42                                                                                                                                                                                                                                                                                                                             ; cnt_up6                           ; work         ;
;    |cnt_up8:inst201|                                                                                                                    ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|cnt_up8:inst201                                                                                                                                                                                                                                                                                                                            ; cnt_up8                           ; work         ;
;    |comp4:inst45|                                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|comp4:inst45                                                                                                                                                                                                                                                                                                                               ; comp4                             ; work         ;
;    |comp4:inst49|                                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|comp4:inst49                                                                                                                                                                                                                                                                                                                               ; comp4                             ; work         ;
;    |comp5:inst55|                                                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|comp5:inst55                                                                                                                                                                                                                                                                                                                               ; comp5                             ; work         ;
;    |comp6:inst70|                                                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|comp6:inst70                                                                                                                                                                                                                                                                                                                               ; comp6                             ; work         ;
;    |comp8:inst73|                                                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|comp8:inst73                                                                                                                                                                                                                                                                                                                               ; comp8                             ; work         ;
;    |mss:inst47|                                                                                                                         ; 65 (65)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|mss:inst47                                                                                                                                                                                                                                                                                                                                 ; mss                               ; work         ;
;    |mux8a1:inst72|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|mux8a1:inst72                                                                                                                                                                                                                                                                                                                              ; mux8a1                            ; work         ;
;    |ram:inst74|                                                                                                                         ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|ram:inst74                                                                                                                                                                                                                                                                                                                                 ; ram                               ; work         ;
;    |reg_sost4:inst1|                                                                                                                    ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|reg_sost4:inst1                                                                                                                                                                                                                                                                                                                            ; reg_sost4                         ; work         ;
;    |reg_sost4:inst200|                                                                                                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|reg_sost4:inst200                                                                                                                                                                                                                                                                                                                          ; reg_sost4                         ; work         ;
;    |reg_sost4:inst2|                                                                                                                    ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|reg_sost4:inst2                                                                                                                                                                                                                                                                                                                            ; reg_sost4                         ; work         ;
;    |reg_sost4:inst3|                                                                                                                    ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|reg_sost4:inst3                                                                                                                                                                                                                                                                                                                            ; reg_sost4                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 422 (2)             ; 741 (78)                  ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 420 (0)             ; 663 (0)                   ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 420 (88)            ; 663 (230)                 ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_e524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated                                                                                                                                                 ; altsyncram_e524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 93 (1)              ; 211 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 78 (0)              ; 195 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 117 (117)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 78 (0)              ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (14)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 102 (9)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                             ; cntr_mgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sumador8:inst71|                                                                                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|sumador8:inst71                                                                                                                                                                                                                                                                                                                            ; sumador8                          ; work         ;
;    |teclado:inst57|                                                                                                                     ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |particion|teclado:inst57                                                                                                                                                                                                                                                                                                                             ; teclado                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 39           ; 128          ; 39           ; 4992 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |particion|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|cuatro4:inst11                                                                                                                                                                                                                                                      ; cuatro4.vhd     ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|ocho4:inst14                                                                                                                                                                                                                                                        ; ocho4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|tres4:inst15                                                                                                                                                                                                                                                        ; tres4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|nueve4:inst17                                                                                                                                                                                                                                                       ; nueve4.vhd      ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|tres4:inst19                                                                                                                                                                                                                                                        ; tres4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|siete4:inst20                                                                                                                                                                                                                                                       ; siete4.vhd      ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|dos4:inst21                                                                                                                                                                                                                                                         ; dos4.vhd        ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|seis4:inst22                                                                                                                                                                                                                                                        ; seis4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|cinco4:inst28                                                                                                                                                                                                                                                       ; cinco4.vhd      ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|uno4:inst30                                                                                                                                                                                                                                                         ; uno4.vhd        ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|cuatro4:inst31                                                                                                                                                                                                                                                      ; cuatro4.vhd     ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|nueve4:inst37                                                                                                                                                                                                                                                       ; nueve4.vhd      ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|uno4:inst38                                                                                                                                                                                                                                                         ; uno4.vhd        ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|dos4:inst39                                                                                                                                                                                                                                                         ; dos4.vhd        ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|tres4:inst40                                                                                                                                                                                                                                                        ; tres4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|cuatro4:inst41                                                                                                                                                                                                                                                      ; cuatro4.vhd     ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|diez4:inst46                                                                                                                                                                                                                                                        ; diez4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|diez4:inst51                                                                                                                                                                                                                                                        ; diez4.vhd       ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|veinte5:inst56                                                                                                                                                                                                                                                      ; veinte5.vhd     ;
; Altera ; LPM_CONSTANT ; 18.0    ; N/A          ; N/A          ; |particion|dos4:inst100                                                                                                                                                                                                                                                        ; dos4.vhd        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |particion|teclado:inst57|ypre  ;
+---------+---------+---------+---------+---------+
; Name    ; ypre.s3 ; ypre.s2 ; ypre.s1 ; ypre.s0 ;
+---------+---------+---------+---------+---------+
; ypre.s0 ; 0       ; 0       ; 0       ; 0       ;
; ypre.s1 ; 0       ; 0       ; 1       ; 1       ;
; ypre.s2 ; 0       ; 1       ; 0       ; 1       ;
; ypre.s3 ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |particion|mss:inst47|y                                                                                                                                                                             ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; Name  ; y.s26 ; y.s25 ; y.s24 ; y.s23 ; y.s22 ; y.s21 ; y.s20 ; y.s19 ; y.s18 ; y.s17 ; y.s16 ; y.s15 ; y.s14 ; y.s13 ; y.s12 ; y.s11 ; y.s10 ; y.s9 ; y.s8 ; y.s7 ; y.s6 ; y.s5 ; y.s4 ; y.s3 ; y.s2 ; y.s1 ; y.s0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; y.s0  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.s1  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.s2  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.s3  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.s4  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.s5  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s6  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s7  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s8  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s9  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s10 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s11 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s12 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s13 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s14 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s15 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s16 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s17 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s18 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s19 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s20 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s21 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s22 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s23 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s24 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s25 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s26 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ram:inst74|Q[6]                                    ; ram:inst74|Q[7]     ; yes                    ;
; ram:inst74|Q[5]                                    ; ram:inst74|Q[7]     ; yes                    ;
; ram:inst74|Q[4]                                    ; ram:inst74|Q[7]     ; yes                    ;
; ram:inst74|Q[3]                                    ; ram:inst74|Q[7]     ; yes                    ;
; ram:inst74|Q[2]                                    ; ram:inst74|Q[7]     ; yes                    ;
; ram:inst74|Q[1]                                    ; ram:inst74|Q[7]     ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 977   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 363   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 426   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|cnt_up4:inst44|temp[3]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |particion|cnt_up5:inst54|temp[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|cnt_up4:inst52|temp[1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|cnt_up4:inst29|temp[1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|reg_sost4:inst200|temp[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|reg_sost4:inst1|temp[2]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|reg_sost4:inst2|temp[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|reg_sost4:inst3|temp[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |particion|cnt_up4:inst48|temp[0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |particion|cnt_up6:inst42|temp[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |particion|cnt_up8:inst201|temp[0]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |particion|teclado:inst57|ysig       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tres4:inst19|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 3                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_9e6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: siete4:inst20|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                         ;
; LPM_CVALUE         ; 7                ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_de6 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dos4:inst21|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                 ;
+--------------------+------------------+------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                       ;
; LPM_CVALUE         ; 2                ; Signed Integer                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                              ;
; CBXI_PARAMETER     ; lpm_constant_8e6 ; Untyped                                              ;
+--------------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seis4:inst22|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 6                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_ce6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinco4:inst28|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                         ;
; LPM_CVALUE         ; 5                ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_be6 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uno4:inst30|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                 ;
+--------------------+------------------+------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                       ;
; LPM_CVALUE         ; 1                ; Signed Integer                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                              ;
; CBXI_PARAMETER     ; lpm_constant_7e6 ; Untyped                                              ;
+--------------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cuatro4:inst31|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                          ;
; LPM_CVALUE         ; 4                ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_ae6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nueve4:inst37|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                         ;
; LPM_CVALUE         ; 9                ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_fe6 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cuatro4:inst11|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                          ;
; LPM_CVALUE         ; 4                ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_ae6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nueve4:inst17|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                         ;
; LPM_CVALUE         ; 9                ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_fe6 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ocho4:inst14|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 8                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_ee6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tres4:inst15|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 3                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_9e6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: diez4:inst46|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 10               ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_nf6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: diez4:inst51|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 10               ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_nf6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dos4:inst100|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 2                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_8e6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: veinte5:inst56|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 5                ; Signed Integer                                          ;
; LPM_CVALUE         ; 20               ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_sf6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uno4:inst38|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                 ;
+--------------------+------------------+------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                       ;
; LPM_CVALUE         ; 1                ; Signed Integer                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                              ;
; CBXI_PARAMETER     ; lpm_constant_7e6 ; Untyped                                              ;
+--------------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dos4:inst39|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                 ;
+--------------------+------------------+------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                       ;
; LPM_CVALUE         ; 2                ; Signed Integer                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                              ;
; CBXI_PARAMETER     ; lpm_constant_8e6 ; Untyped                                              ;
+--------------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tres4:inst40|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 3                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_9e6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cuatro4:inst41|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                          ;
; LPM_CVALUE         ; 4                ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_ae6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_i:inst75|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                        ;
; LPM_CVALUE         ; 56               ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_3g6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_j:inst77|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Signed Integer                                        ;
; LPM_CVALUE         ; 7                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_de6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_k:inst76|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                        ;
; LPM_CVALUE         ; 15               ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_hh6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 39                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 39                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 138                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 39                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 39                  ; 39               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; cycloneiii_ff         ; 145                         ;
;     CLR               ; 39                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 25                          ;
;     ENA CLR SCLR      ; 14                          ;
;     SCLR              ; 6                           ;
;     plain             ; 59                          ;
; cycloneiii_lcell_comb ; 294                         ;
;     arith             ; 26                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 268                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 163                         ;
;                       ;                             ;
; Max LUT depth         ; 6.40                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; alarma               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr24                 ; N/A     ;
; alarma               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr24                 ; N/A     ;
; clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                               ; N/A     ;
; columna[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux7~0_wirecell       ; N/A     ;
; columna[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux7~0_wirecell       ; N/A     ;
; columna[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux6~0_wirecell       ; N/A     ;
; columna[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux6~0_wirecell       ; N/A     ;
; columna[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux5~0_wirecell       ; N/A     ;
; columna[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux5~0_wirecell       ; N/A     ;
; columna[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux4~0_wirecell       ; N/A     ;
; columna[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux4~0_wirecell       ; N/A     ;
; columna[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux3~0_wirecell       ; N/A     ;
; columna[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux3~0_wirecell       ; N/A     ;
; columna[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux2~0_wirecell       ; N/A     ;
; columna[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux2~0_wirecell       ; N/A     ;
; columna[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux1~0_wirecell       ; N/A     ;
; columna[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux1~0_wirecell       ; N/A     ;
; columna[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux0~0_wirecell       ; N/A     ;
; columna[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux8a1:inst72|Mux0~0_wirecell       ; N/A     ;
; columnas[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s3~_wirecell    ; N/A     ;
; columnas[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s3~_wirecell    ; N/A     ;
; columnas[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s2~_wirecell    ; N/A     ;
; columnas[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s2~_wirecell    ; N/A     ;
; columnas[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s1~_wirecell    ; N/A     ;
; columnas[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s1~_wirecell    ; N/A     ;
; columnas[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s0              ; N/A     ;
; columnas[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; teclado:inst57|ypre.s0              ; N/A     ;
; estados[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr22~2               ; N/A     ;
; estados[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr22~2               ; N/A     ;
; estados[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr21~2               ; N/A     ;
; estados[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr21~2               ; N/A     ;
; estados[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr20~2               ; N/A     ;
; estados[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr20~2               ; N/A     ;
; estados[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr19~2               ; N/A     ;
; estados[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr19~2               ; N/A     ;
; estados[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr18                 ; N/A     ;
; estados[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr18                 ; N/A     ;
; estados[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; estados[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; fila[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; fila[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; fila[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[1]                     ; N/A     ;
; fila[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[1]                     ; N/A     ;
; fila[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[2]                     ; N/A     ;
; fila[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[2]                     ; N/A     ;
; fila[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[3]                     ; N/A     ;
; fila[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[3]                     ; N/A     ;
; fila[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[4]                     ; N/A     ;
; fila[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[4]                     ; N/A     ;
; fila[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[5]                     ; N/A     ;
; fila[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[5]                     ; N/A     ;
; fila[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[6]                     ; N/A     ;
; fila[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst74|Q[6]                     ; N/A     ;
; fila[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; fila[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; filas[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[0]                            ; N/A     ;
; filas[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[0]                            ; N/A     ;
; filas[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[1]                            ; N/A     ;
; filas[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[1]                            ; N/A     ;
; filas[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[2]                            ; N/A     ;
; filas[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[2]                            ; N/A     ;
; filas[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[3]                            ; N/A     ;
; filas[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; filas[3]                            ; N/A     ;
; rstn_n               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rstn_n                              ; N/A     ;
; rstn_n               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rstn_n                              ; N/A     ;
; s1_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s1_n                                ; N/A     ;
; s1_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s1_n                                ; N/A     ;
; s2_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s2_n                                ; N/A     ;
; s2_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s2_n                                ; N/A     ;
; s3_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s3_n                                ; N/A     ;
; s3_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s3_n                                ; N/A     ;
; sirena               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr27                 ; N/A     ;
; sirena               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|WideOr27                 ; N/A     ;
; sp_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sp_n                                ; N/A     ;
; sp_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sp_n                                ; N/A     ;
; start_n              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_n                             ; N/A     ;
; start_n              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_n                             ; N/A     ;
; ua                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|y.s24                    ; N/A     ;
; ua                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mss:inst47|y.s24                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 15 11:24:03 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alarma_intrusion -c alarma_intrusion
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sumador8.vhd
    Info (12022): Found design unit 1: sumador8-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/sumador8.vhd Line: 11
    Info (12023): Found entity 1: sumador8 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/sumador8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux8a1.vhd
    Info (12022): Found design unit 1: mux8a1-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mux8a1.vhd Line: 11
    Info (12023): Found entity 1: mux8a1 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mux8a1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file num_k.vhd
    Info (12022): Found design unit 1: num_k-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd Line: 50
    Info (12023): Found entity 1: num_k File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file num_j.vhd
    Info (12022): Found design unit 1: num_j-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_j.vhd Line: 50
    Info (12023): Found entity 1: num_j File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_j.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file num_i.vhd
    Info (12022): Found design unit 1: num_i-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd Line: 50
    Info (12023): Found entity 1: num_i File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file comp8.vhd
    Info (12022): Found design unit 1: comp8-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp8.vhd Line: 10
    Info (12023): Found entity 1: comp8 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comp6.vhd
    Info (12022): Found design unit 1: comp6-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp6.vhd Line: 10
    Info (12023): Found entity 1: comp6 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cnt_up8.vhd
    Info (12022): Found design unit 1: cnt_up8-comp File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up8.vhd Line: 10
    Info (12023): Found entity 1: cnt_up8 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cnt_up6.vhd
    Info (12022): Found design unit 1: cnt_up6-comp File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up6.vhd Line: 10
    Info (12023): Found entity 1: cnt_up6 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up6.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_sost4.vhd
    Info (12022): Found design unit 1: reg_sost4-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd Line: 13
    Info (12023): Found entity 1: reg_sost4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comp4.vhd
    Info (12022): Found design unit 1: comp4-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp4.vhd Line: 10
    Info (12023): Found entity 1: comp4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp4.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file particion.bdf
    Info (12023): Found entity 1: particion
Info (12021): Found 2 design units, including 1 entities, in source file dec_bcd.vhd
    Info (12022): Found design unit 1: dec_bcd-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dec_bcd.vhd Line: 11
    Info (12023): Found entity 1: dec_bcd File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dec_bcd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uno4.vhd
    Info (12022): Found design unit 1: uno4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd Line: 50
    Info (12023): Found entity 1: uno4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dos4.vhd
    Info (12022): Found design unit 1: dos4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd Line: 50
    Info (12023): Found entity 1: dos4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tres4.vhd
    Info (12022): Found design unit 1: tres4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd Line: 50
    Info (12023): Found entity 1: tres4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cuatro4.vhd
    Info (12022): Found design unit 1: cuatro4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd Line: 50
    Info (12023): Found entity 1: cuatro4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cinco4.vhd
    Info (12022): Found design unit 1: cinco4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd Line: 50
    Info (12023): Found entity 1: cinco4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file seis4.vhd
    Info (12022): Found design unit 1: seis4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd Line: 50
    Info (12023): Found entity 1: seis4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file siete4.vhd
    Info (12022): Found design unit 1: siete4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd Line: 50
    Info (12023): Found entity 1: siete4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ocho4.vhd
    Info (12022): Found design unit 1: ocho4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd Line: 50
    Info (12023): Found entity 1: ocho4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file nueve4.vhd
    Info (12022): Found design unit 1: nueve4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd Line: 50
    Info (12023): Found entity 1: nueve4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mss.vhd
    Info (12022): Found design unit 1: mss-comp File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 11
    Info (12023): Found entity 1: mss File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cnt_up4.vhd
    Info (12022): Found design unit 1: cnt_up4-comp File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up4.vhd Line: 11
    Info (12023): Found entity 1: cnt_up4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file diez4.vhd
    Info (12022): Found design unit 1: diez4-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd Line: 50
    Info (12023): Found entity 1: diez4 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cnt_up5.vhd
    Info (12022): Found design unit 1: cnt_up5-comp File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up5.vhd Line: 11
    Info (12023): Found entity 1: cnt_up5 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up5.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comp5.vhd
    Info (12022): Found design unit 1: comp5-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp5.vhd Line: 10
    Info (12023): Found entity 1: comp5 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp5.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file veinte5.vhd
    Info (12022): Found design unit 1: veinte5-SYN File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd Line: 50
    Info (12023): Found entity 1: veinte5 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file teclado.vhd
    Info (12022): Found design unit 1: teclado-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/teclado.vhd Line: 12
    Info (12023): Found entity 1: teclado File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/teclado.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ANTIREBOTE.vhd Line: 13
    Info (12023): Found entity 1: ANTIREBOTE File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ANTIREBOTE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_50.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_50-a File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd Line: 19
    Info (12023): Found entity 1: CLOCK_DIV_50 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-sol File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 11
    Info (12023): Found entity 1: ram File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 5
Info (12127): Elaborating entity "particion" for the top level hierarchy
Info (12128): Elaborating entity "mss" for hierarchy "mss:inst47"
Info (12128): Elaborating entity "CLOCK_DIV_50" for hierarchy "CLOCK_DIV_50:inst58"
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:inst65"
Info (12128): Elaborating entity "comp4" for hierarchy "comp4:inst10"
Info (12128): Elaborating entity "reg_sost4" for hierarchy "reg_sost4:inst200"
Warning (10492): VHDL Process Statement warning at reg_sost4.vhd(24): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd Line: 24
Info (12128): Elaborating entity "teclado" for hierarchy "teclado:inst57"
Info (12128): Elaborating entity "tres4" for hierarchy "tres4:inst19"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "tres4:inst19|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "tres4:inst19|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd Line: 71
Info (12133): Instantiated megafunction "tres4:inst19|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "3"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "siete4" for hierarchy "siete4:inst20"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "siete4:inst20|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "siete4:inst20|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd Line: 71
Info (12133): Instantiated megafunction "siete4:inst20|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "7"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "dos4" for hierarchy "dos4:inst21"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "dos4:inst21|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "dos4:inst21|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd Line: 71
Info (12133): Instantiated megafunction "dos4:inst21|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "2"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "seis4" for hierarchy "seis4:inst22"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "seis4:inst22|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "seis4:inst22|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd Line: 71
Info (12133): Instantiated megafunction "seis4:inst22|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "6"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "cinco4" for hierarchy "cinco4:inst28"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "cinco4:inst28|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "cinco4:inst28|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd Line: 71
Info (12133): Instantiated megafunction "cinco4:inst28|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "5"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "uno4" for hierarchy "uno4:inst30"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "uno4:inst30|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "uno4:inst30|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd Line: 71
Info (12133): Instantiated megafunction "uno4:inst30|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "cuatro4" for hierarchy "cuatro4:inst31"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "cuatro4:inst31|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "cuatro4:inst31|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd Line: 71
Info (12133): Instantiated megafunction "cuatro4:inst31|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "4"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "nueve4" for hierarchy "nueve4:inst37"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "nueve4:inst37|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "nueve4:inst37|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd Line: 71
Info (12133): Instantiated megafunction "nueve4:inst37|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "9"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "ocho4" for hierarchy "ocho4:inst14"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "ocho4:inst14|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "ocho4:inst14|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd Line: 71
Info (12133): Instantiated megafunction "ocho4:inst14|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "8"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "cnt_up4" for hierarchy "cnt_up4:inst44"
Info (12128): Elaborating entity "diez4" for hierarchy "diez4:inst46"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "diez4:inst46|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "diez4:inst46|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd Line: 71
Info (12133): Instantiated megafunction "diez4:inst46|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "comp5" for hierarchy "comp5:inst55"
Info (12128): Elaborating entity "cnt_up5" for hierarchy "cnt_up5:inst54"
Info (12128): Elaborating entity "veinte5" for hierarchy "veinte5:inst56"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "veinte5:inst56|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "veinte5:inst56|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd Line: 71
Info (12133): Instantiated megafunction "veinte5:inst56|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "20"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "5"
Info (12128): Elaborating entity "comp6" for hierarchy "comp6:inst70"
Info (12128): Elaborating entity "cnt_up6" for hierarchy "cnt_up6:inst42"
Info (12128): Elaborating entity "num_i" for hierarchy "num_i:inst75"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "num_i:inst75|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "num_i:inst75|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd Line: 71
Info (12133): Instantiated megafunction "num_i:inst75|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "56"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "num_j" for hierarchy "num_j:inst77"
Info (12128): Elaborating entity "comp8" for hierarchy "comp8:inst73"
Info (12128): Elaborating entity "cnt_up8" for hierarchy "cnt_up8:inst201"
Info (12128): Elaborating entity "num_k" for hierarchy "num_k:inst76"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "num_k:inst76|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "num_k:inst76|lpm_constant:LPM_CONSTANT_component" File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd Line: 71
Info (12133): Instantiated megafunction "num_k:inst76|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd Line: 71
    Info (12134): Parameter "lpm_cvalue" = "15"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "mux8a1" for hierarchy "mux8a1:inst72"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst74"
Warning (10492): VHDL Process Statement warning at ram.vhd(16): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 16
Warning (10492): VHDL Process Statement warning at ram.vhd(72): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 72
Warning (10631): VHDL Process Statement warning at ram.vhd(13): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[0]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[1]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[2]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[3]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[4]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[5]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[6]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (10041): Inferred latch for "Q[7]" at ram.vhd(13) File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
Info (12128): Elaborating entity "sumador8" for hierarchy "sumador8:inst71"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e524.tdf
    Info (12023): Found entity 1: altsyncram_e524 File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/altsyncram_e524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.08.15.11:24:44 Progress: Loading slddeaa0427/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch ram:inst74|Q[6] has unsafe behavior File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mss:inst47|enintruso File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 7
Warning (13012): Latch ram:inst74|Q[5] has unsafe behavior File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mss:inst47|enintruso File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 7
Warning (13012): Latch ram:inst74|Q[4] has unsafe behavior File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mss:inst47|enintruso File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 7
Warning (13012): Latch ram:inst74|Q[3] has unsafe behavior File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mss:inst47|enintruso File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 7
Warning (13012): Latch ram:inst74|Q[2] has unsafe behavior File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mss:inst47|enintruso File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 7
Warning (13012): Latch ram:inst74|Q[1] has unsafe behavior File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mss:inst47|enintruso File: C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd Line: 7
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "estados[5]" is stuck at GND
    Warning (13410): Pin "fila[7]" is stuck at GND
    Warning (13410): Pin "fila[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1485 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1401 logic cells
    Info (21064): Implemented 39 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Thu Aug 15 11:25:01 2019
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:04


