
;; Function int pre_process(int*, Preprocess*, Procpar_info*, float**, float**) (_Z11pre_processPiP10PreprocessP12Procpar_infoPPfS5_, funcdef_no=2, decl_uid=5321, cgraph_uid=2)


********** Local #1: **********

          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 6:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 17:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 18
	 Choosing alt 0 in insn 18:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 20:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 25:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 26
	 Choosing alt 0 in insn 26:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 28:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 30:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 35
	 Choosing alt 0 in insn 35:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 37:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 38:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 44
	 Choosing alt 0 in insn 44:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 46:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 47:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 49
	 Choosing alt 0 in insn 49:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 50
	 Choosing alt 0 in insn 50:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=368, assigning class NO_REGS to secondary r368
   53: r368:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  608: r242:DF=r368:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 608:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 54:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 55:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 56:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 57:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 64:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 65
	 Choosing alt 0 in insn 65:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 66:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 68:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 71:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 76:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 77
	 Choosing alt 0 in insn 77:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 78:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 80:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 83:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 85:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 88:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 89:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 90
	 Choosing alt 0 in insn 90:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 91:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 93:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 94:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 97:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 102:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 103
	 Choosing alt 0 in insn 103:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 104:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 106:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 107:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 108:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 110:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 112
	 Choosing alt 0 in insn 112:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 113
	 Choosing alt 0 in insn 113:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=369, assigning class NO_REGS to secondary r369
  116: r369:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  609: r256:DF=r369:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 609:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 117:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 118:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 119:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 125:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 126:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 129:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 137:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 142:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 146:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 147
	 Choosing alt 0 in insn 147:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 148:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 149:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 152:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 153:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 162:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 163:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 164
	 Choosing alt 0 in insn 164:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 165:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 167:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 169:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 176:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 177:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 178:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 179:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 183:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 184:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 185:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 188:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 189
	 Choosing alt 0 in insn 189:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 190:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 191:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 192
	 Choosing alt 0 in insn 192:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 193:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 197:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 205:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 206:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 215:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 216:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 218:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 219:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 220:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 224:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 225:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 226:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 229:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 230:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 231:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 232:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 235:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 236:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 238:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 241:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 242
	 Choosing alt 0 in insn 242:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 243:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 244:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 245:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 246:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 250:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 251:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 256:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 259:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 260:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 265:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 268:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 269:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=370 from oldreg=154, assigning class GENERAL_REGS to r370
  269: {r370:DI=r370:DI<<0x9;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  610: r370:DI=r153:DI
    Inserting insn reload after:
  611: r154:DI=r370:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 270:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 271:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 272:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 273:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 274:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 275:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 276
	 Choosing alt 0 in insn 276:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 277:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 281:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 282:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 283:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 285:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 287:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 289:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 292:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 293
	 Choosing alt 0 in insn 293:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 294:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 295:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 298:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 299:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 300:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 304:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 305:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 306:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 307:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 308:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=371 from oldreg=166, assigning class GENERAL_REGS to r371
  308: {r371:DI=r371:DI<<0x9;clobber flags:CC;}
      REG_DEAD r165:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  612: r371:DI=r165:DI
    Inserting insn reload after:
  613: r166:DI=r371:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 309:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 310:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 311:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 312:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 313:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 314:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 315
	 Choosing alt 0 in insn 315:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 316:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 319:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 322:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 323:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 325:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 326:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 327:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 328:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 329:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 332:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 333
	 Choosing alt 0 in insn 333:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 334:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 335:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 338:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 339:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 340:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=372 from oldreg=177, assigning class GENERAL_REGS to r372
  340: {r372:DI=r372:DI<<0x9;clobber flags:CC;}
      REG_DEAD r176:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  614: r372:DI=r176:DI
    Inserting insn reload after:
  615: r177:DI=r372:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 341:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 342:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 343:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 344:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 345:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 346:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 347
	 Choosing alt 0 in insn 347:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 348:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 349:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 350:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 351:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 352:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 353
	 Choosing alt 0 in insn 353:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 354:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 358:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 361:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 364:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 365:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 367:  (0) r  (1) rm {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 370:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 371:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 372:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 375:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 376:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 377:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 378:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 379:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 380:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 381:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 386:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 389:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 390:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 391:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 394:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 395:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 396:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 397:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 398:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 399:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 400:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 401:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 402:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 403:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 409:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 412:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 413:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 414:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 417:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 418:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 419:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 420:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 421:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 422:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 423:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 424:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 425:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 426:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 432:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 435:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 439:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 440:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 442:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 443:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 444:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 445:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 446:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 449:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 450
	 Choosing alt 0 in insn 450:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 451:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 452:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 455:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 456:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 457:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=373 from oldreg=209, assigning class GENERAL_REGS to r373
  457: {r373:DI=r373:DI<<0x9;clobber flags:CC;}
      REG_DEAD r208:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  616: r373:DI=r208:DI
    Inserting insn reload after:
  617: r209:DI=r373:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 458:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 459:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 460:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 461:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 462:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 463:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 464
	 Choosing alt 0 in insn 464:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 465:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 468:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 471:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 474:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 475:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 477:  (0) r  (1) rm {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 480:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 481:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 482:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 483:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 485:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 486:  (0) x  (1) xm {*cmpiusf_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 489:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 490:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 491:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 492:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 493:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 495:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 496:  (0) x  (1) xm {*cmpiusf_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 499:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 500:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 501:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 504:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 505:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 506:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 507:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 511:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 512:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 513:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 514:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 515:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 516:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 517:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 522:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 525:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 529:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 530:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 532:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 533:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 534:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 535:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 536:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 539:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 540
	 Choosing alt 0 in insn 540:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 541:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 542:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 545:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 546:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 547:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 548:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 549:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 550:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 551:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 556:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 559:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 562:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 563:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 565:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 568:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40
EBB 41
EBB 42
EBB 43
EBB 44
EBB 45
EBB 46
EBB 47

********** Pseudo live ranges #1: **********

  BB 47
   Insn 578: point = 0
   Insn 575: point = 0
   Insn 571: point = 1
   Insn 568: point = 3
  BB 46
   Insn 566: point = 4
   Insn 565: point = 4
   Insn 563: point = 5
   Insn 562: point = 7
  BB 42
   Insn 606: point = 8
   Insn 525: point = 8
  BB 41
   Insn 522: point = 8
   Insn 521: point = 8
   Insn 520: point = 9
   Insn 519: point = 10
   Insn 518: point = 11
   Insn 517: point = 12
   Insn 516: point = 13
   Insn 515: point = 14
   Insn 514: point = 16
   Insn 513: point = 17
   Insn 512: point = 19
   Insn 511: point = 21
  BB 40
   Insn 508: point = 22
   Insn 507: point = 22
   Insn 506: point = 23
   Insn 505: point = 25
   Insn 504: point = 27
  BB 39
   Insn 502: point = 28
   Insn 501: point = 28
   Insn 500: point = 29
   Insn 499: point = 31
  BB 38
   Insn 497: point = 32
   Insn 496: point = 32
   Insn 495: point = 33
  BB 37
   Insn 494: point = 35
   Insn 493: point = 35
   Insn 492: point = 36
   Insn 491: point = 37
   Insn 490: point = 39
   Insn 489: point = 41
  BB 36
   Insn 487: point = 42
   Insn 486: point = 42
   Insn 485: point = 43
  BB 35
   Insn 484: point = 45
   Insn 483: point = 45
   Insn 482: point = 46
   Insn 481: point = 47
   Insn 480: point = 49
  BB 34
   Insn 478: point = 50
   Insn 477: point = 50
   Insn 475: point = 51
   Insn 474: point = 53
  BB 30
   Insn 604: point = 54
   Insn 435: point = 54
  BB 29
   Insn 432: point = 54
   Insn 431: point = 54
   Insn 430: point = 55
   Insn 429: point = 56
   Insn 428: point = 57
   Insn 427: point = 58
   Insn 426: point = 59
   Insn 425: point = 60
   Insn 424: point = 61
   Insn 423: point = 63
   Insn 422: point = 64
   Insn 421: point = 66
   Insn 420: point = 68
   Insn 419: point = 69
   Insn 418: point = 71
   Insn 417: point = 73
  BB 28
   Insn 415: point = 74
   Insn 414: point = 74
   Insn 413: point = 75
   Insn 412: point = 77
  BB 27
   Insn 409: point = 78
   Insn 408: point = 78
   Insn 407: point = 79
   Insn 406: point = 80
   Insn 405: point = 81
   Insn 404: point = 82
   Insn 403: point = 83
   Insn 402: point = 84
   Insn 401: point = 85
   Insn 400: point = 87
   Insn 399: point = 88
   Insn 398: point = 90
   Insn 397: point = 92
   Insn 396: point = 93
   Insn 395: point = 95
   Insn 394: point = 97
  BB 26
   Insn 392: point = 98
   Insn 391: point = 98
   Insn 390: point = 99
   Insn 389: point = 101
  BB 25
   Insn 386: point = 102
   Insn 385: point = 102
   Insn 384: point = 103
   Insn 383: point = 104
   Insn 382: point = 105
   Insn 381: point = 106
   Insn 380: point = 107
   Insn 379: point = 108
   Insn 378: point = 110
   Insn 377: point = 111
   Insn 376: point = 113
   Insn 375: point = 115
  BB 24
   Insn 373: point = 116
   Insn 372: point = 116
   Insn 371: point = 117
   Insn 370: point = 119
  BB 23
   Insn 368: point = 120
   Insn 367: point = 120
   Insn 365: point = 121
   Insn 364: point = 123
  BB 2
   Insn 592: point = 124
   Insn 10: point = 124
   Insn 6: point = 124
   Insn 5: point = 124
   Insn 4: point = 124
   Insn 3: point = 124
   Insn 2: point = 124
  BB 22
   Insn 361: point = 124
  BB 21
   Insn 358: point = 124
   Insn 357: point = 124
   Insn 356: point = 125
   Insn 355: point = 126
   Insn 354: point = 127
   Insn 353: point = 129
   Insn 352: point = 131
   Insn 351: point = 132
   Insn 350: point = 134
   Insn 349: point = 136
   Insn 348: point = 137
   Insn 347: point = 139
   Insn 346: point = 141
   Insn 345: point = 142
   Insn 344: point = 144
   Insn 343: point = 146
   Insn 342: point = 147
   Insn 341: point = 149
   Insn 615: point = 150
	Hard reg 1 is preferable by r372 with profit 1
   Insn 340: point = 152
   Insn 614: point = 152
	Hard reg 1 is preferable by r372 with profit 1
	Hard reg 0 is preferable by r372 with profit 1
   Insn 339: point = 154
   Insn 338: point = 156
  BB 20
   Insn 336: point = 157
   Insn 335: point = 157
   Insn 334: point = 158
   Insn 333: point = 160
   Insn 332: point = 162
   Insn 331: point = 163
   Insn 330: point = 165
   Insn 329: point = 167
   Insn 328: point = 169
   Insn 327: point = 170
   Insn 326: point = 170
   Insn 325: point = 170
   Insn 324: point = 170
   Insn 323: point = 171
   Insn 322: point = 173
  BB 19
   Insn 319: point = 174
   Insn 318: point = 174
   Insn 317: point = 175
   Insn 316: point = 176
   Insn 315: point = 178
   Insn 314: point = 180
   Insn 313: point = 181
   Insn 312: point = 183
   Insn 311: point = 185
   Insn 310: point = 186
   Insn 309: point = 188
   Insn 613: point = 189
	Hard reg 1 is preferable by r371 with profit 1
   Insn 308: point = 191
   Insn 612: point = 191
	Hard reg 1 is preferable by r371 with profit 1
	Hard reg 0 is preferable by r371 with profit 1
   Insn 307: point = 193
   Insn 306: point = 195
   Insn 305: point = 196
   Insn 304: point = 196
   Insn 303: point = 196
   Insn 302: point = 196
   Insn 301: point = 197
   Insn 300: point = 198
   Insn 299: point = 199
   Insn 298: point = 201
  BB 18
   Insn 296: point = 202
   Insn 295: point = 202
   Insn 294: point = 203
   Insn 293: point = 205
   Insn 292: point = 207
   Insn 291: point = 208
   Insn 290: point = 210
   Insn 289: point = 212
   Insn 288: point = 214
   Insn 287: point = 215
   Insn 286: point = 215
   Insn 285: point = 215
   Insn 284: point = 215
   Insn 283: point = 216
   Insn 282: point = 218
   Insn 281: point = 219
   Insn 280: point = 219
   Insn 279: point = 220
   Insn 278: point = 221
   Insn 277: point = 222
   Insn 276: point = 224
   Insn 275: point = 226
   Insn 274: point = 227
   Insn 273: point = 229
   Insn 272: point = 231
   Insn 271: point = 232
   Insn 270: point = 234
   Insn 611: point = 235
	Hard reg 2 is preferable by r370 with profit 1
   Insn 269: point = 237
   Insn 610: point = 237
	Hard reg 2 is preferable by r370 with profit 1
	Hard reg 0 is preferable by r370 with profit 1
   Insn 268: point = 239
   Insn 267: point = 241
   Insn 266: point = 242
   Insn 265: point = 244
   Insn 264: point = 245
   Insn 263: point = 247
   Insn 262: point = 249
   Insn 261: point = 251
   Insn 260: point = 252
   Insn 259: point = 252
   Insn 258: point = 252
   Insn 257: point = 252
   Insn 256: point = 253
   Insn 255: point = 255
  BB 13
   Insn 600: point = 256
  BB 12
   Insn 199: point = 256
   Insn 198: point = 256
   Insn 197: point = 257
  BB 10
   Insn 597: point = 258
  BB 11
   Insn 193: point = 258
   Insn 192: point = 259
   Insn 191: point = 261
   Insn 190: point = 262
   Insn 189: point = 264
   Insn 188: point = 266
   Insn 187: point = 267
   Insn 186: point = 269
   Insn 185: point = 271
   Insn 184: point = 273
   Insn 183: point = 274
   Insn 182: point = 274
   Insn 181: point = 274
   Insn 180: point = 274
   Insn 179: point = 275
   Insn 178: point = 277
   Insn 177: point = 278
   Insn 176: point = 280
   Insn 175: point = 281
   Insn 174: point = 283
   Insn 173: point = 285
   Insn 172: point = 287
   Insn 171: point = 288
   Insn 170: point = 288
   Insn 169: point = 288
   Insn 168: point = 288
   Insn 167: point = 289
   Insn 166: point = 291
   Insn 165: point = 292
   Insn 164: point = 293
   Insn 163: point = 295
   Insn 162: point = 296
  BB 17
   Insn 252: point = 297
   Insn 251: point = 297
   Insn 250: point = 298
  BB 15
   Insn 602: point = 299
  BB 16
   Insn 246: point = 299
   Insn 245: point = 300
   Insn 244: point = 302
   Insn 243: point = 303
   Insn 242: point = 305
   Insn 241: point = 307
   Insn 240: point = 308
   Insn 239: point = 310
   Insn 238: point = 312
   Insn 237: point = 314
   Insn 236: point = 315
   Insn 235: point = 315
   Insn 234: point = 315
   Insn 233: point = 315
   Insn 232: point = 316
   Insn 231: point = 318
   Insn 230: point = 319
   Insn 229: point = 321
   Insn 228: point = 322
   Insn 227: point = 324
   Insn 226: point = 326
   Insn 225: point = 328
   Insn 224: point = 329
   Insn 223: point = 329
   Insn 222: point = 329
   Insn 221: point = 329
   Insn 220: point = 330
   Insn 219: point = 332
   Insn 218: point = 333
   Insn 217: point = 334
   Insn 216: point = 336
   Insn 215: point = 337
  BB 14
   Insn 207: point = 338
   Insn 206: point = 338
   Insn 205: point = 339
  BB 9
   Insn 154: point = 340
   Insn 153: point = 340
   Insn 152: point = 341
  BB 8
   Insn 150: point = 342
   Insn 149: point = 342
   Insn 148: point = 343
   Insn 147: point = 345
   Insn 146: point = 347
   Insn 145: point = 348
   Insn 144: point = 350
   Insn 143: point = 352
   Insn 142: point = 354
   Insn 141: point = 355
   Insn 140: point = 355
   Insn 139: point = 355
   Insn 138: point = 355
   Insn 137: point = 356
   Insn 136: point = 358
  BB 7
   Insn 134: point = 359
   Insn 133: point = 359
  BB 3
   Insn 594: point = 359
   Insn 57: point = 359
   Insn 56: point = 359
   Insn 55: point = 360
   Insn 54: point = 361
   Insn 608: point = 362
	Hard reg 0 is preferable by r368 with profit 1
   Insn 53: point = 364
	Hard reg 0 is preferable by r368 with profit 1
	Hard reg 21 is preferable by r368 with profit 1
   Insn 52: point = 365
   Insn 51: point = 365
   Insn 50: point = 366
   Insn 49: point = 368
   Insn 48: point = 370
   Insn 47: point = 372
   Insn 46: point = 374
   Insn 45: point = 376
   Insn 44: point = 378
   Insn 43: point = 380
   Insn 42: point = 381
   Insn 41: point = 383
   Insn 40: point = 385
   Insn 39: point = 386
   Insn 38: point = 388
   Insn 37: point = 390
   Insn 36: point = 392
   Insn 35: point = 394
   Insn 34: point = 396
   Insn 33: point = 397
   Insn 32: point = 399
   Insn 31: point = 401
   Insn 30: point = 402
   Insn 29: point = 404
   Insn 28: point = 406
   Insn 27: point = 408
   Insn 26: point = 410
   Insn 25: point = 412
   Insn 24: point = 413
   Insn 23: point = 415
   Insn 22: point = 417
   Insn 21: point = 418
   Insn 20: point = 420
   Insn 19: point = 422
   Insn 18: point = 424
   Insn 17: point = 426
   Insn 16: point = 427
   Insn 15: point = 429
   Insn 14: point = 431
  BB 6
   Insn 129: point = 432
  BB 5
   Insn 126: point = 432
   Insn 125: point = 433
  BB 4
   Insn 120: point = 434
   Insn 119: point = 434
   Insn 118: point = 435
   Insn 117: point = 436
   Insn 609: point = 437
	Hard reg 0 is preferable by r369 with profit 1
   Insn 116: point = 439
	Hard reg 0 is preferable by r369 with profit 1
	Hard reg 21 is preferable by r369 with profit 1
   Insn 115: point = 440
   Insn 114: point = 440
   Insn 113: point = 441
   Insn 112: point = 443
   Insn 111: point = 445
   Insn 110: point = 447
   Insn 109: point = 449
   Insn 108: point = 451
   Insn 107: point = 453
   Insn 106: point = 455
   Insn 105: point = 457
   Insn 104: point = 458
   Insn 103: point = 460
   Insn 102: point = 462
   Insn 101: point = 463
   Insn 100: point = 465
   Insn 99: point = 467
   Insn 98: point = 468
   Insn 97: point = 470
   Insn 96: point = 472
   Insn 95: point = 474
   Insn 94: point = 476
   Insn 93: point = 478
   Insn 92: point = 480
   Insn 91: point = 481
   Insn 90: point = 483
   Insn 89: point = 485
   Insn 88: point = 486
   Insn 87: point = 488
   Insn 86: point = 490
   Insn 85: point = 491
   Insn 84: point = 493
   Insn 83: point = 495
   Insn 82: point = 497
   Insn 81: point = 499
   Insn 80: point = 501
   Insn 79: point = 503
   Insn 78: point = 504
   Insn 77: point = 506
   Insn 76: point = 508
   Insn 75: point = 509
   Insn 74: point = 511
   Insn 73: point = 513
   Insn 72: point = 514
   Insn 71: point = 516
   Insn 70: point = 518
   Insn 69: point = 520
   Insn 68: point = 522
   Insn 67: point = 524
   Insn 66: point = 525
   Insn 65: point = 527
   Insn 64: point = 529
   Insn 63: point = 530
   Insn 62: point = 532
   Insn 61: point = 534
  BB 33
   Insn 471: point = 535
  BB 32
   Insn 468: point = 535
   Insn 467: point = 535
   Insn 466: point = 536
   Insn 465: point = 537
   Insn 464: point = 539
   Insn 463: point = 541
   Insn 462: point = 542
   Insn 461: point = 544
   Insn 460: point = 546
   Insn 459: point = 547
   Insn 458: point = 549
   Insn 617: point = 550
	Hard reg 1 is preferable by r373 with profit 1
   Insn 457: point = 552
   Insn 616: point = 552
	Hard reg 1 is preferable by r373 with profit 1
	Hard reg 0 is preferable by r373 with profit 1
   Insn 456: point = 554
   Insn 455: point = 556
  BB 31
   Insn 453: point = 557
   Insn 452: point = 557
   Insn 451: point = 558
   Insn 450: point = 560
   Insn 449: point = 562
   Insn 448: point = 563
   Insn 447: point = 565
   Insn 446: point = 567
   Insn 445: point = 569
   Insn 444: point = 570
   Insn 443: point = 570
   Insn 442: point = 570
   Insn 441: point = 570
   Insn 440: point = 571
   Insn 439: point = 573
  BB 45
   Insn 559: point = 574
  BB 44
   Insn 556: point = 574
   Insn 555: point = 574
   Insn 554: point = 575
   Insn 553: point = 576
   Insn 552: point = 577
   Insn 551: point = 578
   Insn 550: point = 579
   Insn 549: point = 580
   Insn 548: point = 582
   Insn 547: point = 583
   Insn 546: point = 585
   Insn 545: point = 587
  BB 43
   Insn 543: point = 588
   Insn 542: point = 588
   Insn 541: point = 589
   Insn 540: point = 591
   Insn 539: point = 593
   Insn 538: point = 594
   Insn 537: point = 596
   Insn 536: point = 598
   Insn 535: point = 600
   Insn 534: point = 601
   Insn 533: point = 601
   Insn 532: point = 601
   Insn 531: point = 601
   Insn 530: point = 602
   Insn 529: point = 604
 r59: [120..121]
 r60: [428..429]
 r61: [425..427]
 r62: [423..424]
 r63: [421..422]
 r64: [419..420]
 r65: [403..418]
 r66: [414..415]
 r67: [411..413]
 r68: [409..410]
 r69: [407..408]
 r70: [405..406]
 r71: [403..404]
 r72: [367..402]
 r73: [398..399]
 r74: [395..397]
 r75: [393..394]
 r76: [391..392]
 r77: [389..390]
 r78: [387..388]
 r79: [369..386]
 r80: [382..383]
 r81: [379..381]
 r82: [377..378]
 r83: [375..376]
 r84: [373..374]
 r85: [371..372]
 r86: [369..370]
 r87: [367..368]
 r88: [365..366]
 r89: [531..532]
 r90: [528..530]
 r91: [526..527]
 r92: [519..525]
 r93: [521..522]
 r94: [519..520]
 r95: [517..518]
 r96: [515..516]
 r97: [492..514]
 r98: [510..511]
 r99: [507..509]
 r100: [505..506]
 r101: [498..504]
 r102: [500..501]
 r103: [498..499]
 r104: [496..497]
 r105: [494..495]
 r106: [492..493]
 r107: [442..491]
 r108: [487..488]
 r109: [484..486]
 r110: [482..483]
 r111: [473..481]
 r112: [477..478]
 r113: [475..476]
 r114: [473..474]
 r115: [471..472]
 r116: [469..470]
 r117: [444..468]
 r118: [464..465]
 r119: [461..463]
 r120: [459..460]
 r121: [450..458]
 r122: [454..455]
 r123: [452..453]
 r124: [450..451]
 r125: [448..449]
 r126: [446..447]
 r127: [444..445]
 r128: [442..443]
 r129: [440..441]
 r130: [354..356]
 r131: [346..348]
 r132: [344..345]
 r133: [342..343]
 r134: [287..289]
 r135: [279..281]
 r136: [258..278]
 r137: [273..275]
 r138: [265..267]
 r139: [263..264]
 r140: [260..262]
 r141: [258..259]
 r142: [328..330]
 r143: [320..322]
 r144: [299..319]
 r145: [314..316]
 r146: [306..308]
 r147: [304..305]
 r148: [301..303]
 r149: [299..300]
 r150: [251..253]
 r151: [243..245]
 r152: [221..242]
 r153: [238..239]
 r154: [233..235]
 r155: [220..232]
 r156: [228..229]
 r157: [225..227]
 r158: [223..224]
 r159: [219..222]
 r160: [214..216]
 r161: [206..208]
 r162: [204..205]
 r163: [202..203]
 r164: [197..199]
 r165: [192..193]
 r166: [187..189]
 r167: [175..186]
 r168: [182..183]
 r169: [179..181]
 r170: [177..178]
 r171: [174..176]
 r172: [169..171]
 r173: [161..163]
 r174: [159..160]
 r175: [157..158]
 r176: [153..154]
 r177: [148..150]
 r178: [126..147]
 r179: [143..144]
 r180: [140..142]
 r181: [138..139]
 r182: [125..137]
 r183: [133..134]
 r184: [130..132]
 r185: [128..129]
 r186: [124..127]
 r187: [116..117]
 r188: [112..113]
 r189: [103..111]
 r190: [102..108]
 r191: [98..99]
 r192: [94..95]
 r193: [80..93]
 r194: [89..90]
 r195: [79..88]
 r196: [78..85]
 r197: [74..75]
 r198: [70..71]
 r199: [56..69]
 r200: [65..66]
 r201: [55..64]
 r202: [54..61]
 r203: [50..51]
 r204: [569..571]
 r205: [561..563]
 r206: [559..560]
 r207: [557..558]
 r208: [553..554]
 r209: [548..550]
 r210: [536..547]
 r211: [543..544]
 r212: [540..542]
 r213: [538..539]
 r214: [535..537]
 r215: [42..47]
 r216: [38..39]
 r217: [32..37]
 r218: [28..29]
 r219: [24..25]
 r220: [22..23]
 r221: [18..19]
 r222: [9..17]
 r223: [8..14]
 r224: [4..5]
 r225: [600..602]
 r226: [592..594]
 r227: [590..591]
 r228: [588..589]
 r229: [584..585]
 r230: [575..583]
 r231: [574..580]
 r232: [2..3]
 r233: [0..1]
 r234: [430..431]
 r235: [425..426]
 r236: [416..417]
 r237: [411..412]
 r238: [400..401]
 r239: [395..396]
 r240: [384..385]
 r241: [379..380]
 r242: [361..362]
 r243: [359..360]
 r244: [533..534]
 r245: [528..529]
 r246: [523..524]
 r247: [512..513]
 r248: [507..508]
 r249: [502..503]
 r250: [489..490]
 r251: [484..485]
 r252: [479..480]
 r253: [466..467]
 r254: [461..462]
 r255: [456..457]
 r256: [436..437]
 r257: [434..435]
 r258: [432..433]
 r259: [357..358]
 r260: [353..355] [349..350]
 r261: [351..352]
 r262: [346..347]
 r263: [340..341]
 r264: [292..293]
 r265: [294..296]
 r266: [294..295]
 r267: [290..291]
 r268: [286..288] [282..283]
 r269: [284..285]
 r270: [279..280]
 r271: [276..277]
 r272: [272..274] [268..269]
 r273: [270..271]
 r274: [265..266]
 r275: [260..261]
 r276: [256..257]
 r277: [338..339]
 r278: [333..334]
 r279: [335..337]
 r280: [335..336]
 r281: [331..332]
 r282: [327..329] [323..324]
 r283: [325..326]
 r284: [320..321]
 r285: [317..318]
 r286: [313..315] [309..310]
 r287: [311..312]
 r288: [306..307]
 r289: [301..302]
 r290: [297..298]
 r291: [254..255]
 r292: [250..252] [246..247]
 r293: [248..249]
 r294: [243..244]
 r295: [240..241]
 r296: [233..234]
 r297: [230..231]
 r298: [225..226]
 r299: [217..218]
 r300: [213..215] [209..210]
 r301: [211..212]
 r302: [206..207]
 r303: [200..201]
 r304: [196..198]
 r305: [194..195]
 r306: [187..188]
 r307: [184..185]
 r308: [179..180]
 r309: [172..173]
 r310: [168..170] [164..165]
 r311: [166..167]
 r312: [161..162]
 r313: [155..156]
 r314: [148..149]
 r315: [145..146]
 r316: [140..141]
 r317: [135..136]
 r318: [130..131]
 r319: [122..123]
 r320: [118..119]
 r321: [114..115]
 r322: [109..110]
 r323: [105..107]
 r324: [104..106]
 r325: [100..101]
 r326: [96..97]
 r327: [91..92]
 r328: [86..87]
 r329: [82..84]
 r330: [81..83]
 r331: [76..77]
 r332: [72..73]
 r333: [67..68]
 r334: [62..63]
 r335: [58..60]
 r336: [57..59]
 r337: [572..573]
 r338: [568..570] [564..565]
 r339: [566..567]
 r340: [561..562]
 r341: [555..556]
 r342: [548..549]
 r343: [545..546]
 r344: [540..541]
 r345: [52..53]
 r346: [48..49]
 r347: [45..46]
 r348: [42..43]
 r349: [40..41]
 r350: [35..36]
 r351: [32..33]
 r352: [30..31]
 r353: [26..27]
 r354: [20..21]
 r355: [15..16]
 r356: [11..13]
 r357: [10..12]
 r358: [603..604]
 r359: [599..601] [595..596]
 r360: [597..598]
 r361: [592..593]
 r362: [586..587]
 r363: [581..582]
 r364: [577..579]
 r365: [576..578]
 r366: [6..7]
 r368: [363..364]
 r369: [438..439]
 r370: [236..237]
 r371: [190..191]
 r372: [151..152]
 r373: [551..552]
Compressing live ranges: from 605 to 490 - 80%
Ranges after the compression:
 r59: [88..89]
 r60: [340..341]
 r61: [338..339]
 r62: [336..337]
 r63: [334..335]
 r64: [332..333]
 r65: [318..331]
 r66: [328..329]
 r67: [326..327]
 r68: [324..325]
 r69: [322..323]
 r70: [320..321]
 r71: [318..319]
 r72: [286..317]
 r73: [314..315]
 r74: [312..313]
 r75: [310..311]
 r76: [308..309]
 r77: [306..307]
 r78: [304..305]
 r79: [288..303]
 r80: [300..301]
 r81: [298..299]
 r82: [296..297]
 r83: [294..295]
 r84: [292..293]
 r85: [290..291]
 r86: [288..289]
 r87: [286..287]
 r88: [284..285]
 r89: [432..433]
 r90: [430..431]
 r91: [428..429]
 r92: [422..427]
 r93: [424..425]
 r94: [422..423]
 r95: [420..421]
 r96: [418..419]
 r97: [398..417]
 r98: [414..415]
 r99: [412..413]
 r100: [410..411]
 r101: [404..409]
 r102: [406..407]
 r103: [404..405]
 r104: [402..403]
 r105: [400..401]
 r106: [398..399]
 r107: [354..397]
 r108: [394..395]
 r109: [392..393]
 r110: [390..391]
 r111: [382..389]
 r112: [386..387]
 r113: [384..385]
 r114: [382..383]
 r115: [380..381]
 r116: [378..379]
 r117: [356..377]
 r118: [374..375]
 r119: [372..373]
 r120: [370..371]
 r121: [362..369]
 r122: [366..367]
 r123: [364..365]
 r124: [362..363]
 r125: [360..361]
 r126: [358..359]
 r127: [356..357]
 r128: [354..355]
 r129: [352..353]
 r130: [274..275]
 r131: [268..269]
 r132: [266..267]
 r133: [264..265]
 r134: [220..221]
 r135: [214..215]
 r136: [198..213]
 r137: [210..211]
 r138: [204..205]
 r139: [202..203]
 r140: [200..201]
 r141: [198..199]
 r142: [252..253]
 r143: [246..247]
 r144: [230..245]
 r145: [242..243]
 r146: [236..237]
 r147: [234..235]
 r148: [232..233]
 r149: [230..231]
 r150: [192..193]
 r151: [186..187]
 r152: [168..185]
 r153: [182..183]
 r154: [178..179]
 r155: [168..177]
 r156: [174..175]
 r157: [172..173]
 r158: [170..171]
 r159: [168..169]
 r160: [164..165]
 r161: [158..159]
 r162: [156..157]
 r163: [154..155]
 r164: [150..151]
 r165: [146..147]
 r166: [142..143]
 r167: [132..141]
 r168: [138..139]
 r169: [136..137]
 r170: [134..135]
 r171: [132..133]
 r172: [128..129]
 r173: [122..123]
 r174: [120..121]
 r175: [118..119]
 r176: [114..115]
 r177: [110..111]
 r178: [92..109]
 r179: [106..107]
 r180: [104..105]
 r181: [102..103]
 r182: [92..101]
 r183: [98..99]
 r184: [96..97]
 r185: [94..95]
 r186: [92..93]
 r187: [84..85]
 r188: [80..81]
 r189: [76..79]
 r190: [76..77]
 r191: [72..73]
 r192: [68..69]
 r193: [60..67]
 r194: [64..65]
 r195: [60..63]
 r196: [60..61]
 r197: [56..57]
 r198: [52..53]
 r199: [44..51]
 r200: [48..49]
 r201: [44..47]
 r202: [44..45]
 r203: [40..41]
 r204: [464..465]
 r205: [458..459]
 r206: [456..457]
 r207: [454..455]
 r208: [450..451]
 r209: [446..447]
 r210: [436..445]
 r211: [442..443]
 r212: [440..441]
 r213: [438..439]
 r214: [436..437]
 r215: [34..37]
 r216: [30..31]
 r217: [26..29]
 r218: [22..23]
 r219: [18..19]
 r220: [16..17]
 r221: [12..13]
 r222: [8..11]
 r223: [8..9]
 r224: [4..5]
 r225: [486..487]
 r226: [480..481]
 r227: [478..479]
 r228: [476..477]
 r229: [472..473]
 r230: [468..471]
 r231: [468..469]
 r232: [2..3]
 r233: [0..1]
 r234: [342..343]
 r235: [338..339]
 r236: [330..331]
 r237: [326..327]
 r238: [316..317]
 r239: [312..313]
 r240: [302..303]
 r241: [298..299]
 r242: [280..281]
 r243: [278..279]
 r244: [434..435]
 r245: [430..431]
 r246: [426..427]
 r247: [416..417]
 r248: [412..413]
 r249: [408..409]
 r250: [396..397]
 r251: [392..393]
 r252: [388..389]
 r253: [376..377]
 r254: [372..373]
 r255: [368..369]
 r256: [348..349]
 r257: [346..347]
 r258: [344..345]
 r259: [276..277]
 r260: [274..275] [270..271]
 r261: [272..273]
 r262: [268..269]
 r263: [262..263]
 r264: [224..225]
 r265: [226..227]
 r266: [226..227]
 r267: [222..223]
 r268: [220..221] [216..217]
 r269: [218..219]
 r270: [214..215]
 r271: [212..213]
 r272: [210..211] [206..207]
 r273: [208..209]
 r274: [204..205]
 r275: [200..201]
 r276: [196..197]
 r277: [260..261]
 r278: [256..257]
 r279: [258..259]
 r280: [258..259]
 r281: [254..255]
 r282: [252..253] [248..249]
 r283: [250..251]
 r284: [246..247]
 r285: [244..245]
 r286: [242..243] [238..239]
 r287: [240..241]
 r288: [236..237]
 r289: [232..233]
 r290: [228..229]
 r291: [194..195]
 r292: [192..193] [188..189]
 r293: [190..191]
 r294: [186..187]
 r295: [184..185]
 r296: [178..179]
 r297: [176..177]
 r298: [172..173]
 r299: [166..167]
 r300: [164..165] [160..161]
 r301: [162..163]
 r302: [158..159]
 r303: [152..153]
 r304: [150..151]
 r305: [148..149]
 r306: [142..143]
 r307: [140..141]
 r308: [136..137]
 r309: [130..131]
 r310: [128..129] [124..125]
 r311: [126..127]
 r312: [122..123]
 r313: [116..117]
 r314: [110..111]
 r315: [108..109]
 r316: [104..105]
 r317: [100..101]
 r318: [96..97]
 r319: [90..91]
 r320: [86..87]
 r321: [82..83]
 r322: [78..79]
 r323: [76..77]
 r324: [76..77]
 r325: [74..75]
 r326: [70..71]
 r327: [66..67]
 r328: [62..63]
 r329: [60..61]
 r330: [60..61]
 r331: [58..59]
 r332: [54..55]
 r333: [50..51]
 r334: [46..47]
 r335: [44..45]
 r336: [44..45]
 r337: [466..467]
 r338: [464..465] [460..461]
 r339: [462..463]
 r340: [458..459]
 r341: [452..453]
 r342: [446..447]
 r343: [444..445]
 r344: [440..441]
 r345: [42..43]
 r346: [38..39]
 r347: [36..37]
 r348: [34..35]
 r349: [32..33]
 r350: [28..29]
 r351: [26..27]
 r352: [24..25]
 r353: [20..21]
 r354: [14..15]
 r355: [10..11]
 r356: [8..9]
 r357: [8..9]
 r358: [488..489]
 r359: [486..487] [482..483]
 r360: [484..485]
 r361: [480..481]
 r362: [474..475]
 r363: [470..471]
 r364: [468..469]
 r365: [468..469]
 r366: [6..7]
 r368: [282..283]
 r369: [350..351]
 r370: [180..181]
 r371: [144..145]
 r372: [112..113]
 r373: [448..449]
	 Assigning to 370 (cl=GENERAL_REGS, orig=154, freq=3, tfirst=370, tfreq=3)...
	   Assign 0 to reload r370 (freq=3)
	 Assigning to 371 (cl=GENERAL_REGS, orig=166, freq=3, tfirst=371, tfreq=3)...
	   Assign 0 to reload r371 (freq=3)
	 Assigning to 372 (cl=GENERAL_REGS, orig=177, freq=3, tfirst=372, tfreq=3)...
	   Assign 0 to reload r372 (freq=3)
	 Assigning to 373 (cl=GENERAL_REGS, orig=209, freq=3, tfirst=373, tfreq=3)...
	   Assign 0 to reload r373 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

  Slot 0 regnos (width = 8):	 368	 369
Changing spilled pseudos to memory in insn #53
Changing spilled pseudos to memory in insn #608
Changing spilled pseudos to memory in insn #116
Changing spilled pseudos to memory in insn #609

********** Local #3: **********

Reusing alternative 3 for insn #609
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 609:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 116:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #608
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 608:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 53:  (0) m  (1) x {*movdf_internal_rex64}
New elimination table:
Can't eliminate 16 to 7 (offset=96, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=80, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 365
changing reg in insn 367
changing reg in insn 15
changing reg in insn 16
changing reg in insn 16
changing reg in insn 18
changing reg in insn 18
changing reg in insn 19
changing reg in insn 19
changing reg in insn 20
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 30
changing reg in insn 23
changing reg in insn 24
changing reg in insn 24
changing reg in insn 26
changing reg in insn 26
changing reg in insn 27
changing reg in insn 27
changing reg in insn 28
changing reg in insn 28
changing reg in insn 29
changing reg in insn 29
changing reg in insn 30
changing reg in insn 30
changing reg in insn 32
changing reg in insn 33
changing reg in insn 33
changing reg in insn 35
changing reg in insn 35
changing reg in insn 36
changing reg in insn 36
changing reg in insn 37
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 39
changing reg in insn 39
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 44
changing reg in insn 44
changing reg in insn 45
changing reg in insn 45
changing reg in insn 46
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 50
changing reg in insn 51
changing reg in insn 62
changing reg in insn 63
changing reg in insn 63
changing reg in insn 65
changing reg in insn 65
changing reg in insn 66
changing reg in insn 66
changing reg in insn 70
changing reg in insn 68
changing reg in insn 69
changing reg in insn 69
changing reg in insn 70
changing reg in insn 70
changing reg in insn 71
changing reg in insn 71
changing reg in insn 72
changing reg in insn 72
changing reg in insn 85
changing reg in insn 74
changing reg in insn 75
changing reg in insn 75
changing reg in insn 77
changing reg in insn 77
changing reg in insn 78
changing reg in insn 78
changing reg in insn 82
changing reg in insn 80
changing reg in insn 81
changing reg in insn 81
changing reg in insn 82
changing reg in insn 82
changing reg in insn 83
changing reg in insn 83
changing reg in insn 84
changing reg in insn 84
changing reg in insn 85
changing reg in insn 85
changing reg in insn 87
changing reg in insn 88
changing reg in insn 88
changing reg in insn 90
changing reg in insn 90
changing reg in insn 91
changing reg in insn 91
changing reg in insn 96
changing reg in insn 93
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 95
changing reg in insn 96
changing reg in insn 96
changing reg in insn 97
changing reg in insn 97
changing reg in insn 98
changing reg in insn 98
changing reg in insn 100
changing reg in insn 101
changing reg in insn 101
changing reg in insn 103
changing reg in insn 103
changing reg in insn 104
changing reg in insn 104
changing reg in insn 109
changing reg in insn 106
changing reg in insn 107
changing reg in insn 107
changing reg in insn 108
changing reg in insn 108
changing reg in insn 109
changing reg in insn 109
changing reg in insn 110
changing reg in insn 110
changing reg in insn 111
changing reg in insn 111
changing reg in insn 112
changing reg in insn 113
changing reg in insn 114
changing reg in insn 137
changing reg in insn 142
changing reg in insn 140
changing reg in insn 138
changing reg in insn 142
changing reg in insn 140
changing reg in insn 145
changing reg in insn 147
changing reg in insn 147
changing reg in insn 148
changing reg in insn 148
changing reg in insn 149
changing reg in insn 167
changing reg in insn 172
changing reg in insn 170
changing reg in insn 168
changing reg in insn 172
changing reg in insn 170
changing reg in insn 175
changing reg in insn 177
changing reg in insn 177
changing reg in insn 177
changing reg in insn 193
changing reg in insn 179
changing reg in insn 184
changing reg in insn 182
changing reg in insn 180
changing reg in insn 184
changing reg in insn 182
changing reg in insn 187
changing reg in insn 189
changing reg in insn 189
changing reg in insn 190
changing reg in insn 190
changing reg in insn 192
changing reg in insn 193
changing reg in insn 220
changing reg in insn 225
changing reg in insn 223
changing reg in insn 221
changing reg in insn 225
changing reg in insn 223
changing reg in insn 228
changing reg in insn 230
changing reg in insn 230
changing reg in insn 230
changing reg in insn 246
changing reg in insn 232
changing reg in insn 237
changing reg in insn 235
changing reg in insn 233
changing reg in insn 237
changing reg in insn 235
changing reg in insn 240
changing reg in insn 242
changing reg in insn 242
changing reg in insn 243
changing reg in insn 243
changing reg in insn 245
changing reg in insn 245
changing reg in insn 246
changing reg in insn 256
changing reg in insn 261
changing reg in insn 259
changing reg in insn 257
changing reg in insn 261
changing reg in insn 259
changing reg in insn 264
changing reg in insn 266
changing reg in insn 266
changing reg in insn 266
changing reg in insn 278
changing reg in insn 268
changing reg in insn 271
changing reg in insn 271
changing reg in insn 271
changing reg in insn 279
changing reg in insn 273
changing reg in insn 274
changing reg in insn 274
changing reg in insn 276
changing reg in insn 276
changing reg in insn 277
changing reg in insn 277
changing reg in insn 280
changing reg in insn 283
changing reg in insn 288
changing reg in insn 286
changing reg in insn 284
changing reg in insn 288
changing reg in insn 286
changing reg in insn 291
changing reg in insn 293
changing reg in insn 293
changing reg in insn 294
changing reg in insn 294
changing reg in insn 295
changing reg in insn 299
changing reg in insn 301
changing reg in insn 307
changing reg in insn 310
changing reg in insn 310
changing reg in insn 310
changing reg in insn 317
changing reg in insn 312
changing reg in insn 313
changing reg in insn 313
changing reg in insn 315
changing reg in insn 315
changing reg in insn 316
changing reg in insn 316
changing reg in insn 318
changing reg in insn 323
changing reg in insn 328
changing reg in insn 326
changing reg in insn 324
changing reg in insn 328
changing reg in insn 326
changing reg in insn 331
changing reg in insn 333
changing reg in insn 333
changing reg in insn 334
changing reg in insn 334
changing reg in insn 335
changing reg in insn 339
changing reg in insn 342
changing reg in insn 342
changing reg in insn 342
changing reg in insn 355
changing reg in insn 344
changing reg in insn 345
changing reg in insn 345
changing reg in insn 347
changing reg in insn 347
changing reg in insn 348
changing reg in insn 348
changing reg in insn 356
changing reg in insn 350
changing reg in insn 351
changing reg in insn 351
changing reg in insn 353
changing reg in insn 353
changing reg in insn 354
changing reg in insn 354
changing reg in insn 357
changing reg in insn 371
changing reg in insn 372
changing reg in insn 376
changing reg in insn 377
changing reg in insn 377
changing reg in insn 384
changing reg in insn 379
changing reg in insn 385
changing reg in insn 390
changing reg in insn 391
changing reg in insn 395
changing reg in insn 396
changing reg in insn 396
changing reg in insn 406
changing reg in insn 398
changing reg in insn 399
changing reg in insn 399
changing reg in insn 407
changing reg in insn 401
changing reg in insn 408
changing reg in insn 413
changing reg in insn 414
changing reg in insn 418
changing reg in insn 419
changing reg in insn 419
changing reg in insn 429
changing reg in insn 421
changing reg in insn 422
changing reg in insn 422
changing reg in insn 430
changing reg in insn 424
changing reg in insn 431
changing reg in insn 475
changing reg in insn 477
changing reg in insn 440
changing reg in insn 445
changing reg in insn 443
changing reg in insn 441
changing reg in insn 445
changing reg in insn 443
changing reg in insn 448
changing reg in insn 450
changing reg in insn 450
changing reg in insn 451
changing reg in insn 451
changing reg in insn 452
changing reg in insn 456
changing reg in insn 459
changing reg in insn 459
changing reg in insn 459
changing reg in insn 466
changing reg in insn 461
changing reg in insn 462
changing reg in insn 462
changing reg in insn 464
changing reg in insn 464
changing reg in insn 465
changing reg in insn 465
changing reg in insn 467
changing reg in insn 481
changing reg in insn 486
changing reg in insn 483
changing reg in insn 490
changing reg in insn 491
changing reg in insn 491
changing reg in insn 496
changing reg in insn 493
changing reg in insn 500
changing reg in insn 501
changing reg in insn 505
changing reg in insn 506
changing reg in insn 506
changing reg in insn 507
changing reg in insn 512
changing reg in insn 513
changing reg in insn 513
changing reg in insn 520
changing reg in insn 515
changing reg in insn 521
changing reg in insn 563
changing reg in insn 565
changing reg in insn 530
changing reg in insn 535
changing reg in insn 533
changing reg in insn 531
changing reg in insn 535
changing reg in insn 533
changing reg in insn 538
changing reg in insn 540
changing reg in insn 540
changing reg in insn 541
changing reg in insn 541
changing reg in insn 542
changing reg in insn 546
changing reg in insn 547
changing reg in insn 547
changing reg in insn 554
changing reg in insn 549
changing reg in insn 555
changing reg in insn 568
changing reg in insn 571
changing reg in insn 571
changing reg in insn 575
changing reg in insn 14
changing reg in insn 15
changing reg in insn 17
changing reg in insn 22
changing reg in insn 23
changing reg in insn 25
changing reg in insn 31
changing reg in insn 32
changing reg in insn 34
changing reg in insn 40
changing reg in insn 41
changing reg in insn 43
changing reg in insn 54
changing reg in insn 55
changing reg in insn 56
changing reg in insn 61
changing reg in insn 62
changing reg in insn 64
changing reg in insn 67
changing reg in insn 68
changing reg in insn 73
changing reg in insn 74
changing reg in insn 76
changing reg in insn 79
changing reg in insn 80
changing reg in insn 86
changing reg in insn 87
changing reg in insn 89
changing reg in insn 92
changing reg in insn 93
changing reg in insn 99
changing reg in insn 100
changing reg in insn 102
changing reg in insn 105
changing reg in insn 106
changing reg in insn 117
changing reg in insn 118
changing reg in insn 119
changing reg in insn 125
changing reg in insn 126
changing reg in insn 136
changing reg in insn 137
changing reg in insn 144
changing reg in insn 142
changing reg in insn 141
changing reg in insn 140
changing reg in insn 139
changing reg in insn 138
changing reg in insn 145
changing reg in insn 143
changing reg in insn 142
changing reg in insn 141
changing reg in insn 140
changing reg in insn 139
changing reg in insn 143
changing reg in insn 144
changing reg in insn 146
changing reg in insn 152
changing reg in insn 153
changing reg in insn 164
changing reg in insn 165
changing reg in insn 162
changing reg in insn 163
changing reg in insn 166
changing reg in insn 167
changing reg in insn 174
changing reg in insn 172
changing reg in insn 171
changing reg in insn 170
changing reg in insn 169
changing reg in insn 168
changing reg in insn 175
changing reg in insn 173
changing reg in insn 172
changing reg in insn 171
changing reg in insn 170
changing reg in insn 169
changing reg in insn 173
changing reg in insn 174
changing reg in insn 176
changing reg in insn 177
changing reg in insn 178
changing reg in insn 179
changing reg in insn 186
changing reg in insn 184
changing reg in insn 183
changing reg in insn 182
changing reg in insn 181
changing reg in insn 180
changing reg in insn 187
changing reg in insn 185
changing reg in insn 184
changing reg in insn 183
changing reg in insn 182
changing reg in insn 181
changing reg in insn 185
changing reg in insn 186
changing reg in insn 188
changing reg in insn 191
changing reg in insn 197
changing reg in insn 198
changing reg in insn 205
changing reg in insn 206
changing reg in insn 217
changing reg in insn 218
changing reg in insn 215
changing reg in insn 217
changing reg in insn 216
changing reg in insn 217
changing reg in insn 219
changing reg in insn 220
changing reg in insn 227
changing reg in insn 225
changing reg in insn 224
changing reg in insn 223
changing reg in insn 222
changing reg in insn 221
changing reg in insn 228
changing reg in insn 226
changing reg in insn 225
changing reg in insn 224
changing reg in insn 223
changing reg in insn 222
changing reg in insn 226
changing reg in insn 227
changing reg in insn 229
changing reg in insn 230
changing reg in insn 231
changing reg in insn 232
changing reg in insn 239
changing reg in insn 237
changing reg in insn 236
changing reg in insn 235
changing reg in insn 234
changing reg in insn 233
changing reg in insn 240
changing reg in insn 238
changing reg in insn 237
changing reg in insn 236
changing reg in insn 235
changing reg in insn 234
changing reg in insn 238
changing reg in insn 239
changing reg in insn 241
changing reg in insn 244
changing reg in insn 245
changing reg in insn 250
changing reg in insn 251
changing reg in insn 255
changing reg in insn 256
changing reg in insn 263
changing reg in insn 261
changing reg in insn 260
changing reg in insn 259
changing reg in insn 258
changing reg in insn 257
changing reg in insn 264
changing reg in insn 262
changing reg in insn 261
changing reg in insn 260
changing reg in insn 259
changing reg in insn 258
changing reg in insn 262
changing reg in insn 263
changing reg in insn 265
changing reg in insn 266
changing reg in insn 267
changing reg in insn 268
changing reg in insn 270
changing reg in insn 271
changing reg in insn 272
changing reg in insn 273
changing reg in insn 275
changing reg in insn 282
changing reg in insn 283
changing reg in insn 290
changing reg in insn 288
changing reg in insn 287
changing reg in insn 286
changing reg in insn 285
changing reg in insn 284
changing reg in insn 291
changing reg in insn 289
changing reg in insn 288
changing reg in insn 287
changing reg in insn 286
changing reg in insn 285
changing reg in insn 289
changing reg in insn 290
changing reg in insn 292
changing reg in insn 298
changing reg in insn 299
changing reg in insn 300
changing reg in insn 302
changing reg in insn 306
changing reg in insn 307
changing reg in insn 309
changing reg in insn 310
changing reg in insn 311
changing reg in insn 312
changing reg in insn 314
changing reg in insn 322
changing reg in insn 323
changing reg in insn 330
changing reg in insn 328
changing reg in insn 327
changing reg in insn 326
changing reg in insn 325
changing reg in insn 324
changing reg in insn 331
changing reg in insn 329
changing reg in insn 328
changing reg in insn 327
changing reg in insn 326
changing reg in insn 325
changing reg in insn 329
changing reg in insn 330
changing reg in insn 332
changing reg in insn 338
changing reg in insn 339
changing reg in insn 341
changing reg in insn 342
changing reg in insn 343
changing reg in insn 344
changing reg in insn 346
changing reg in insn 349
changing reg in insn 350
changing reg in insn 352
changing reg in insn 364
changing reg in insn 365
changing reg in insn 370
changing reg in insn 371
changing reg in insn 375
changing reg in insn 376
changing reg in insn 378
changing reg in insn 379
changing reg in insn 380
changing reg in insn 382
changing reg in insn 381
changing reg in insn 383
changing reg in insn 389
changing reg in insn 390
changing reg in insn 394
changing reg in insn 395
changing reg in insn 397
changing reg in insn 398
changing reg in insn 400
changing reg in insn 401
changing reg in insn 402
changing reg in insn 404
changing reg in insn 403
changing reg in insn 405
changing reg in insn 412
changing reg in insn 413
changing reg in insn 417
changing reg in insn 418
changing reg in insn 420
changing reg in insn 421
changing reg in insn 423
changing reg in insn 424
changing reg in insn 425
changing reg in insn 427
changing reg in insn 426
changing reg in insn 428
changing reg in insn 439
changing reg in insn 440
changing reg in insn 447
changing reg in insn 445
changing reg in insn 444
changing reg in insn 443
changing reg in insn 442
changing reg in insn 441
changing reg in insn 448
changing reg in insn 446
changing reg in insn 445
changing reg in insn 444
changing reg in insn 443
changing reg in insn 442
changing reg in insn 446
changing reg in insn 447
changing reg in insn 449
changing reg in insn 455
changing reg in insn 456
changing reg in insn 458
changing reg in insn 459
changing reg in insn 460
changing reg in insn 461
changing reg in insn 463
changing reg in insn 474
changing reg in insn 475
changing reg in insn 480
changing reg in insn 481
changing reg in insn 482
changing reg in insn 483
changing reg in insn 485
changing reg in insn 486
changing reg in insn 489
changing reg in insn 490
changing reg in insn 492
changing reg in insn 493
changing reg in insn 495
changing reg in insn 496
changing reg in insn 499
changing reg in insn 500
changing reg in insn 504
changing reg in insn 505
changing reg in insn 511
changing reg in insn 512
changing reg in insn 514
changing reg in insn 515
changing reg in insn 516
changing reg in insn 518
changing reg in insn 517
changing reg in insn 519
changing reg in insn 529
changing reg in insn 530
changing reg in insn 537
changing reg in insn 535
changing reg in insn 534
changing reg in insn 533
changing reg in insn 532
changing reg in insn 531
changing reg in insn 538
changing reg in insn 536
changing reg in insn 535
changing reg in insn 534
changing reg in insn 533
changing reg in insn 532
changing reg in insn 536
changing reg in insn 537
changing reg in insn 539
changing reg in insn 545
changing reg in insn 546
changing reg in insn 548
changing reg in insn 549
changing reg in insn 550
changing reg in insn 552
changing reg in insn 551
changing reg in insn 553
changing reg in insn 562
changing reg in insn 563
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 52.
verify found no changes in insn with uid = 115.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 305.
verify found no changes in insn with uid = 319.
verify found no changes in insn with uid = 358.
verify found no changes in insn with uid = 386.
verify found no changes in insn with uid = 409.
verify found no changes in insn with uid = 432.
verify found no changes in insn with uid = 468.
verify found no changes in insn with uid = 522.
verify found no changes in insn with uid = 556.


int pre_process(int*, Preprocess*, Procpar_info*, float**, float**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 37[r8]
;;  ref usage 	r0={259d,247u} r1={76d,84u,41e} r2={31d,19u,4e} r4={30d,18u,2e} r5={25d,13u} r6={1d,180u} r7={1d,59u} r8={12d} r9={12d} r10={12d} r11={12d} r12={12d} r13={12d} r14={12d} r15={12d} r17={154d,23u} r18={12d} r19={12d} r20={1d,1u,36e} r21={46d,37u} r22={25d,12u} r23={15d,2u} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={15d,3u} r38={13d} r39={12d} r40={12d} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} 
;;    total ref usage 1874{1093d,698u,83e} in 494{482 regular + 12 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])
        (reg:DI 5 di [ fid ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ fid ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
        (reg:DI 4 si [ preprocess ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ preprocess ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
        (reg:DI 2 cx [ out_data ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ out_data ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
        (reg:DI 37 r8 [ scratch_data ])) sim2fitman_preproc.cpp:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ scratch_data ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 592 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:32 89 {*movsi_internal}
     (nil))
(jump_insn 592 10 593 2 (set (pc)
        (label_ref 362)) sim2fitman_preproc.cpp:32 650 {jump}
     (nil)
 -> 362)
;;  succ:       23 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 593 592 366)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 234 235 236 237 238 239 240 241 242 243
(code_label 366 593 13 3 17 "" [1 uses])
(note 13 366 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg:SI 0 ax [234])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:44 89 {*movsi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:DI 0 ax [orig:60 D.6863 ] [60])
        (sign_extend:DI (reg:SI 0 ax [234]))) sim2fitman_preproc.cpp:44 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [234])
        (nil)))
(insn 16 15 17 3 (parallel [
            (set (reg:DI 1 dx [orig:61 D.6863 ] [61])
                (ashift:DI (reg:DI 0 ax [orig:60 D.6863 ] [60])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:60 D.6863 ] [60])
        (nil)))
(insn 17 16 18 3 (set (reg/f:DI 0 ax [235])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 3 (parallel [
            (set (reg/f:DI 0 ax [orig:62 D.6864 ] [62])
                (plus:DI (reg/f:DI 0 ax [235])
                    (reg:DI 1 dx [orig:61 D.6863 ] [61])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [235])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.6863 ] [61])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:61 D.6863 ] [61]))
                (nil)))))
(insn 19 18 20 3 (set (reg/f:DI 0 ax [orig:63 D.6865 ] [63])
        (mem/f:DI (reg/f:DI 0 ax [orig:62 D.6864 ] [62]) [0 *_15+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:62 D.6864 ] [62])
        (nil)))
(insn 20 19 21 3 (set (reg:SF 21 xmm0 [orig:64 D.6866 ] [64])
        (mem:SF (reg/f:DI 0 ax [orig:63 D.6865 ] [63]) [0 *_16+0 S4 A32])) sim2fitman_preproc.cpp:44 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.6865 ] [63])
        (nil)))
(insn 21 20 22 3 (set (reg:DF 22 xmm1 [orig:65 D.6867 ] [65])
        (float_extend:DF (reg:SF 21 xmm0 [orig:64 D.6866 ] [64]))) sim2fitman_preproc.cpp:44 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:64 D.6866 ] [64])
        (nil)))
(insn 22 21 23 3 (set (reg:SI 0 ax [236])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:44 89 {*movsi_internal}
     (nil))
(insn 23 22 24 3 (set (reg:DI 0 ax [orig:66 D.6863 ] [66])
        (sign_extend:DI (reg:SI 0 ax [236]))) sim2fitman_preproc.cpp:44 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [236])
        (nil)))
(insn 24 23 25 3 (parallel [
            (set (reg:DI 1 dx [orig:67 D.6863 ] [67])
                (ashift:DI (reg:DI 0 ax [orig:66 D.6863 ] [66])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:66 D.6863 ] [66])
        (nil)))
(insn 25 24 26 3 (set (reg/f:DI 0 ax [237])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (nil))
(insn 26 25 27 3 (parallel [
            (set (reg/f:DI 0 ax [orig:68 D.6864 ] [68])
                (plus:DI (reg/f:DI 0 ax [237])
                    (reg:DI 1 dx [orig:67 D.6863 ] [67])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:44 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [237])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:67 D.6863 ] [67])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:67 D.6863 ] [67]))
                (nil)))))
(insn 27 26 28 3 (set (reg/f:DI 0 ax [orig:69 D.6865 ] [69])
        (mem/f:DI (reg/f:DI 0 ax [orig:68 D.6864 ] [68]) [0 *_21+0 S8 A64])) sim2fitman_preproc.cpp:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:68 D.6864 ] [68])
        (nil)))
(insn 28 27 29 3 (set (reg:SF 21 xmm0 [orig:70 D.6866 ] [70])
        (mem:SF (reg/f:DI 0 ax [orig:69 D.6865 ] [69]) [0 *_22+0 S4 A32])) sim2fitman_preproc.cpp:44 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:69 D.6865 ] [69])
        (nil)))
(insn 29 28 30 3 (set (reg:DF 21 xmm0 [orig:71 D.6867 ] [71])
        (float_extend:DF (reg:SF 21 xmm0 [orig:70 D.6866 ] [70]))) sim2fitman_preproc.cpp:44 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:70 D.6866 ] [70])
        (nil)))
(insn 30 29 31 3 (set (reg:DF 22 xmm1 [orig:72 D.6867 ] [72])
        (mult:DF (reg:DF 22 xmm1 [orig:65 D.6867 ] [65])
            (reg:DF 21 xmm0 [orig:71 D.6867 ] [71]))) sim2fitman_preproc.cpp:44 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:71 D.6867 ] [71])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:65 D.6867 ] [65])
            (nil))))
(insn 31 30 32 3 (set (reg:SI 0 ax [238])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:45 89 {*movsi_internal}
     (nil))
(insn 32 31 33 3 (set (reg:DI 0 ax [orig:73 D.6863 ] [73])
        (sign_extend:DI (reg:SI 0 ax [238]))) sim2fitman_preproc.cpp:45 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [238])
        (nil)))
(insn 33 32 34 3 (parallel [
            (set (reg:DI 1 dx [orig:74 D.6863 ] [74])
                (ashift:DI (reg:DI 0 ax [orig:73 D.6863 ] [73])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:73 D.6863 ] [73])
        (nil)))
(insn 34 33 35 3 (set (reg/f:DI 0 ax [239])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 3 (parallel [
            (set (reg/f:DI 0 ax [orig:75 D.6864 ] [75])
                (plus:DI (reg/f:DI 0 ax [239])
                    (reg:DI 1 dx [orig:74 D.6863 ] [74])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [239])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:74 D.6863 ] [74])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:74 D.6863 ] [74]))
                (nil)))))
(insn 36 35 37 3 (set (reg/f:DI 0 ax [orig:76 D.6865 ] [76])
        (mem/f:DI (reg/f:DI 0 ax [orig:75 D.6864 ] [75]) [0 *_28+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:75 D.6864 ] [75])
        (nil)))
(insn 37 36 38 3 (parallel [
            (set (reg/f:DI 0 ax [orig:77 D.6865 ] [77])
                (plus:DI (reg/f:DI 0 ax [orig:76 D.6865 ] [76])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:76 D.6865 ] [76])
        (nil)))
(insn 38 37 39 3 (set (reg:SF 21 xmm0 [orig:78 D.6866 ] [78])
        (mem:SF (reg/f:DI 0 ax [orig:77 D.6865 ] [77]) [0 *_30+0 S4 A32])) sim2fitman_preproc.cpp:45 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:77 D.6865 ] [77])
        (nil)))
(insn 39 38 40 3 (set (reg:DF 23 xmm2 [orig:79 D.6867 ] [79])
        (float_extend:DF (reg:SF 21 xmm0 [orig:78 D.6866 ] [78]))) sim2fitman_preproc.cpp:45 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:78 D.6866 ] [78])
        (nil)))
(insn 40 39 41 3 (set (reg:SI 0 ax [240])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:45 89 {*movsi_internal}
     (nil))
(insn 41 40 42 3 (set (reg:DI 0 ax [orig:80 D.6863 ] [80])
        (sign_extend:DI (reg:SI 0 ax [240]))) sim2fitman_preproc.cpp:45 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [240])
        (nil)))
(insn 42 41 43 3 (parallel [
            (set (reg:DI 1 dx [orig:81 D.6863 ] [81])
                (ashift:DI (reg:DI 0 ax [orig:80 D.6863 ] [80])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:80 D.6863 ] [80])
        (nil)))
(insn 43 42 44 3 (set (reg/f:DI 0 ax [241])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 3 (parallel [
            (set (reg/f:DI 0 ax [orig:82 D.6864 ] [82])
                (plus:DI (reg/f:DI 0 ax [241])
                    (reg:DI 1 dx [orig:81 D.6863 ] [81])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [241])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:81 D.6863 ] [81])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:81 D.6863 ] [81]))
                (nil)))))
(insn 45 44 46 3 (set (reg/f:DI 0 ax [orig:83 D.6865 ] [83])
        (mem/f:DI (reg/f:DI 0 ax [orig:82 D.6864 ] [82]) [0 *_35+0 S8 A64])) sim2fitman_preproc.cpp:45 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:82 D.6864 ] [82])
        (nil)))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 0 ax [orig:84 D.6865 ] [84])
                (plus:DI (reg/f:DI 0 ax [orig:83 D.6865 ] [83])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:45 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:83 D.6865 ] [83])
        (nil)))
(insn 47 46 48 3 (set (reg:SF 21 xmm0 [orig:85 D.6866 ] [85])
        (mem:SF (reg/f:DI 0 ax [orig:84 D.6865 ] [84]) [0 *_37+0 S4 A32])) sim2fitman_preproc.cpp:45 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:84 D.6865 ] [84])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 21 xmm0 [orig:86 D.6867 ] [86])
        (float_extend:DF (reg:SF 21 xmm0 [orig:85 D.6866 ] [85]))) sim2fitman_preproc.cpp:45 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:85 D.6866 ] [85])
        (nil)))
(insn 49 48 50 3 (set (reg:DF 21 xmm0 [orig:87 D.6867 ] [87])
        (mult:DF (reg:DF 21 xmm0 [orig:86 D.6867 ] [86])
            (reg:DF 23 xmm2 [orig:79 D.6867 ] [79]))) sim2fitman_preproc.cpp:45 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:86 D.6867 ] [86])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:79 D.6867 ] [79])
            (nil))))
(insn 50 49 51 3 (set (reg:DF 21 xmm0 [orig:88 D.6867 ] [88])
        (plus:DF (reg:DF 21 xmm0 [orig:87 D.6867 ] [87])
            (reg:DF 22 xmm1 [orig:72 D.6867 ] [72]))) sim2fitman_preproc.cpp:45 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:87 D.6867 ] [87])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:72 D.6867 ] [72])
            (nil))))
(insn 51 50 52 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:88 D.6867 ] [88])) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:88 D.6867 ] [88])
        (nil)))
(call_insn 52 51 53 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:45 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 53 52 608 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 %sfp+-80 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 608 53 54 3 (set (reg:DF 0 ax [242])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 %sfp+-80 S8 A64])) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 368)
        (nil)))
(insn 54 608 55 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])
        (reg:DF 0 ax [242])) sim2fitman_preproc.cpp:45 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [242])
        (nil)))
(insn 55 54 56 3 (set (reg:DF 0 ax [243])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])) sim2fitman_preproc.cpp:46 133 {*movdf_internal_rex64}
     (nil))
(insn 56 55 57 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 0 ax [243])) sim2fitman_preproc.cpp:46 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [243])
        (nil)))
(insn 57 56 594 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
        (const_int 2 [0x2])) sim2fitman_preproc.cpp:50 89 {*movsi_internal}
     (nil))
(jump_insn 594 57 595 3 (set (pc)
        (label_ref 130)) sim2fitman_preproc.cpp:50 650 {jump}
     (nil)
 -> 130)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 595 594 132)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 244 245 246 247 248 249 250 251 252 253 254 255 256 257
(code_label 132 595 60 4 6 "" [1 uses])
(note 60 132 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 4 (set (reg:SI 0 ax [244])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 62 61 63 4 (set (reg:DI 0 ax [orig:89 D.6863 ] [89])
        (sign_extend:DI (reg:SI 0 ax [244]))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [244])
        (nil)))
(insn 63 62 64 4 (parallel [
            (set (reg:DI 1 dx [orig:90 D.6863 ] [90])
                (ashift:DI (reg:DI 0 ax [orig:89 D.6863 ] [89])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:89 D.6863 ] [89])
        (nil)))
(insn 64 63 65 4 (set (reg/f:DI 0 ax [245])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (nil))
(insn 65 64 66 4 (parallel [
            (set (reg/f:DI 0 ax [orig:91 D.6864 ] [91])
                (plus:DI (reg/f:DI 0 ax [245])
                    (reg:DI 1 dx [orig:90 D.6863 ] [90])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [245])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:90 D.6863 ] [90])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:90 D.6863 ] [90]))
                (nil)))))
(insn 66 65 67 4 (set (reg/f:DI 0 ax [orig:92 D.6865 ] [92])
        (mem/f:DI (reg/f:DI 0 ax [orig:91 D.6864 ] [91]) [0 *_47+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:91 D.6864 ] [91])
        (nil)))
(insn 67 66 68 4 (set (reg:SI 1 dx [246])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 68 67 69 4 (set (reg:DI 1 dx [orig:93 D.6863 ] [93])
        (sign_extend:DI (reg:SI 1 dx [246]))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [246])
        (nil)))
(insn 69 68 70 4 (parallel [
            (set (reg:DI 1 dx [orig:94 D.6863 ] [94])
                (ashift:DI (reg:DI 1 dx [orig:93 D.6863 ] [93])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:93 D.6863 ] [93])
        (nil)))
(insn 70 69 71 4 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.6865 ] [95])
                (plus:DI (reg/f:DI 0 ax [orig:92 D.6865 ] [92])
                    (reg:DI 1 dx [orig:94 D.6863 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:94 D.6863 ] [94])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:92 D.6865 ] [92])
            (nil))))
(insn 71 70 72 4 (set (reg:SF 21 xmm0 [orig:96 D.6866 ] [96])
        (mem:SF (reg/f:DI 0 ax [orig:95 D.6865 ] [95]) [0 *_51+0 S4 A32])) sim2fitman_preproc.cpp:58 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:95 D.6865 ] [95])
        (nil)))
(insn 72 71 73 4 (set (reg:DF 22 xmm1 [orig:97 D.6867 ] [97])
        (float_extend:DF (reg:SF 21 xmm0 [orig:96 D.6866 ] [96]))) sim2fitman_preproc.cpp:58 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:96 D.6866 ] [96])
        (nil)))
(insn 73 72 74 4 (set (reg:SI 0 ax [247])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 74 73 75 4 (set (reg:DI 0 ax [orig:98 D.6863 ] [98])
        (sign_extend:DI (reg:SI 0 ax [247]))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [247])
        (nil)))
(insn 75 74 76 4 (parallel [
            (set (reg:DI 1 dx [orig:99 D.6863 ] [99])
                (ashift:DI (reg:DI 0 ax [orig:98 D.6863 ] [98])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:98 D.6863 ] [98])
        (nil)))
(insn 76 75 77 4 (set (reg/f:DI 0 ax [248])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (nil))
(insn 77 76 78 4 (parallel [
            (set (reg/f:DI 0 ax [orig:100 D.6864 ] [100])
                (plus:DI (reg/f:DI 0 ax [248])
                    (reg:DI 1 dx [orig:99 D.6863 ] [99])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [248])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:99 D.6863 ] [99])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:99 D.6863 ] [99]))
                (nil)))))
(insn 78 77 79 4 (set (reg/f:DI 0 ax [orig:101 D.6865 ] [101])
        (mem/f:DI (reg/f:DI 0 ax [orig:100 D.6864 ] [100]) [0 *_56+0 S8 A64])) sim2fitman_preproc.cpp:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:100 D.6864 ] [100])
        (nil)))
(insn 79 78 80 4 (set (reg:SI 1 dx [249])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:58 89 {*movsi_internal}
     (nil))
(insn 80 79 81 4 (set (reg:DI 1 dx [orig:102 D.6863 ] [102])
        (sign_extend:DI (reg:SI 1 dx [249]))) sim2fitman_preproc.cpp:58 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [249])
        (nil)))
(insn 81 80 82 4 (parallel [
            (set (reg:DI 1 dx [orig:103 D.6863 ] [103])
                (ashift:DI (reg:DI 1 dx [orig:102 D.6863 ] [102])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:102 D.6863 ] [102])
        (nil)))
(insn 82 81 83 4 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.6865 ] [104])
                (plus:DI (reg/f:DI 0 ax [orig:101 D.6865 ] [101])
                    (reg:DI 1 dx [orig:103 D.6863 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:58 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:103 D.6863 ] [103])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:101 D.6865 ] [101])
            (nil))))
(insn 83 82 84 4 (set (reg:SF 21 xmm0 [orig:105 D.6866 ] [105])
        (mem:SF (reg/f:DI 0 ax [orig:104 D.6865 ] [104]) [0 *_60+0 S4 A32])) sim2fitman_preproc.cpp:58 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:104 D.6865 ] [104])
        (nil)))
(insn 84 83 85 4 (set (reg:DF 21 xmm0 [orig:106 D.6867 ] [106])
        (float_extend:DF (reg:SF 21 xmm0 [orig:105 D.6866 ] [105]))) sim2fitman_preproc.cpp:58 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:105 D.6866 ] [105])
        (nil)))
(insn 85 84 86 4 (set (reg:DF 22 xmm1 [orig:107 D.6867 ] [107])
        (mult:DF (reg:DF 22 xmm1 [orig:97 D.6867 ] [97])
            (reg:DF 21 xmm0 [orig:106 D.6867 ] [106]))) sim2fitman_preproc.cpp:58 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:106 D.6867 ] [106])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:97 D.6867 ] [97])
            (nil))))
(insn 86 85 87 4 (set (reg:SI 0 ax [250])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 87 86 88 4 (set (reg:DI 0 ax [orig:108 D.6863 ] [108])
        (sign_extend:DI (reg:SI 0 ax [250]))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [250])
        (nil)))
(insn 88 87 89 4 (parallel [
            (set (reg:DI 1 dx [orig:109 D.6863 ] [109])
                (ashift:DI (reg:DI 0 ax [orig:108 D.6863 ] [108])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:108 D.6863 ] [108])
        (nil)))
(insn 89 88 90 4 (set (reg/f:DI 0 ax [251])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (nil))
(insn 90 89 91 4 (parallel [
            (set (reg/f:DI 0 ax [orig:110 D.6864 ] [110])
                (plus:DI (reg/f:DI 0 ax [251])
                    (reg:DI 1 dx [orig:109 D.6863 ] [109])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [251])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:109 D.6863 ] [109])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:109 D.6863 ] [109]))
                (nil)))))
(insn 91 90 92 4 (set (reg/f:DI 0 ax [orig:111 D.6865 ] [111])
        (mem/f:DI (reg/f:DI 0 ax [orig:110 D.6864 ] [110]) [0 *_66+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:110 D.6864 ] [110])
        (nil)))
(insn 92 91 93 4 (set (reg:SI 1 dx [252])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 93 92 94 4 (set (reg:DI 1 dx [orig:112 D.6868 ] [112])
        (sign_extend:DI (reg:SI 1 dx [252]))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [252])
        (nil)))
(insn 94 93 95 4 (parallel [
            (set (reg:DI 1 dx [orig:113 D.6868 ] [113])
                (plus:DI (reg:DI 1 dx [orig:112 D.6868 ] [112])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:112 D.6868 ] [112])
        (nil)))
(insn 95 94 96 4 (parallel [
            (set (reg:DI 1 dx [orig:114 D.6868 ] [114])
                (ashift:DI (reg:DI 1 dx [orig:113 D.6868 ] [113])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:113 D.6868 ] [113])
        (nil)))
(insn 96 95 97 4 (parallel [
            (set (reg/f:DI 0 ax [orig:115 D.6865 ] [115])
                (plus:DI (reg/f:DI 0 ax [orig:111 D.6865 ] [111])
                    (reg:DI 1 dx [orig:114 D.6868 ] [114])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:114 D.6868 ] [114])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:111 D.6865 ] [111])
            (nil))))
(insn 97 96 98 4 (set (reg:SF 21 xmm0 [orig:116 D.6866 ] [116])
        (mem:SF (reg/f:DI 0 ax [orig:115 D.6865 ] [115]) [0 *_71+0 S4 A32])) sim2fitman_preproc.cpp:59 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:115 D.6865 ] [115])
        (nil)))
(insn 98 97 99 4 (set (reg:DF 23 xmm2 [orig:117 D.6867 ] [117])
        (float_extend:DF (reg:SF 21 xmm0 [orig:116 D.6866 ] [116]))) sim2fitman_preproc.cpp:59 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:116 D.6866 ] [116])
        (nil)))
(insn 99 98 100 4 (set (reg:SI 0 ax [253])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 100 99 101 4 (set (reg:DI 0 ax [orig:118 D.6863 ] [118])
        (sign_extend:DI (reg:SI 0 ax [253]))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [253])
        (nil)))
(insn 101 100 102 4 (parallel [
            (set (reg:DI 1 dx [orig:119 D.6863 ] [119])
                (ashift:DI (reg:DI 0 ax [orig:118 D.6863 ] [118])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:118 D.6863 ] [118])
        (nil)))
(insn 102 101 103 4 (set (reg/f:DI 0 ax [254])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 4 (parallel [
            (set (reg/f:DI 0 ax [orig:120 D.6864 ] [120])
                (plus:DI (reg/f:DI 0 ax [254])
                    (reg:DI 1 dx [orig:119 D.6863 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [254])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:119 D.6863 ] [119])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 1 dx [orig:119 D.6863 ] [119]))
                (nil)))))
(insn 104 103 105 4 (set (reg/f:DI 0 ax [orig:121 D.6865 ] [121])
        (mem/f:DI (reg/f:DI 0 ax [orig:120 D.6864 ] [120]) [0 *_76+0 S8 A64])) sim2fitman_preproc.cpp:59 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:120 D.6864 ] [120])
        (nil)))
(insn 105 104 106 4 (set (reg:SI 1 dx [255])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])) sim2fitman_preproc.cpp:59 89 {*movsi_internal}
     (nil))
(insn 106 105 107 4 (set (reg:DI 1 dx [orig:122 D.6868 ] [122])
        (sign_extend:DI (reg:SI 1 dx [255]))) sim2fitman_preproc.cpp:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [255])
        (nil)))
(insn 107 106 108 4 (parallel [
            (set (reg:DI 1 dx [orig:123 D.6868 ] [123])
                (plus:DI (reg:DI 1 dx [orig:122 D.6868 ] [122])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:122 D.6868 ] [122])
        (nil)))
(insn 108 107 109 4 (parallel [
            (set (reg:DI 1 dx [orig:124 D.6868 ] [124])
                (ashift:DI (reg:DI 1 dx [orig:123 D.6868 ] [123])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:123 D.6868 ] [123])
        (nil)))
(insn 109 108 110 4 (parallel [
            (set (reg/f:DI 0 ax [orig:125 D.6865 ] [125])
                (plus:DI (reg/f:DI 0 ax [orig:121 D.6865 ] [121])
                    (reg:DI 1 dx [orig:124 D.6868 ] [124])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:59 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:124 D.6868 ] [124])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:121 D.6865 ] [121])
            (nil))))
(insn 110 109 111 4 (set (reg:SF 21 xmm0 [orig:126 D.6866 ] [126])
        (mem:SF (reg/f:DI 0 ax [orig:125 D.6865 ] [125]) [0 *_81+0 S4 A32])) sim2fitman_preproc.cpp:59 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:125 D.6865 ] [125])
        (nil)))
(insn 111 110 112 4 (set (reg:DF 21 xmm0 [orig:127 D.6867 ] [127])
        (float_extend:DF (reg:SF 21 xmm0 [orig:126 D.6866 ] [126]))) sim2fitman_preproc.cpp:59 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:126 D.6866 ] [126])
        (nil)))
(insn 112 111 113 4 (set (reg:DF 21 xmm0 [orig:128 D.6867 ] [128])
        (mult:DF (reg:DF 21 xmm0 [orig:127 D.6867 ] [127])
            (reg:DF 23 xmm2 [orig:117 D.6867 ] [117]))) sim2fitman_preproc.cpp:59 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:127 D.6867 ] [127])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:117 D.6867 ] [117])
            (nil))))
(insn 113 112 114 4 (set (reg:DF 21 xmm0 [orig:129 D.6867 ] [129])
        (plus:DF (reg:DF 21 xmm0 [orig:128 D.6867 ] [128])
            (reg:DF 22 xmm1 [orig:107 D.6867 ] [107]))) sim2fitman_preproc.cpp:59 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:128 D.6867 ] [128])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:107 D.6867 ] [107])
            (nil))))
(insn 114 113 115 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:129 D.6867 ] [129])) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:129 D.6867 ] [129])
        (nil)))
(call_insn 115 114 116 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:59 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 116 115 609 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 %sfp+-80 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 609 116 117 4 (set (reg:DF 0 ax [256])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 %sfp+-80 S8 A64])) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 369)
        (nil)))
(insn 117 609 118 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])
        (reg:DF 0 ax [256])) sim2fitman_preproc.cpp:59 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [256])
        (nil)))
(insn 118 117 119 4 (set (reg:DF 21 xmm0 [257])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])) sim2fitman_preproc.cpp:60 133 {*movdf_internal_rex64}
     (nil))
(insn 119 118 120 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [257])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64]))) sim2fitman_preproc.cpp:60 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [257])
        (nil)))
(jump_insn 120 119 124 4 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 127)
            (pc))) sim2fitman_preproc.cpp:60 612 {*jcc_1}
     (nil)
 -> 127)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 258
(note 124 120 125 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 5 (set (reg:DF 0 ax [258])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 temp2+0 S8 A64])) sim2fitman_preproc.cpp:61 133 {*movdf_internal_rex64}
     (nil))
(insn 126 125 127 5 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 0 ax [258])) sim2fitman_preproc.cpp:61 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [258])
        (nil)))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 127 126 128 6 4 "" [1 uses])
(note 128 127 129 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 6 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:50 273 {*addsi_1}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 130 129 131 7 3 "" [1 uses])
(note 131 130 133 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 133 131 134 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 k+0 S4 A32])
            (const_int 48 [0x30]))) sim2fitman_preproc.cpp:50 7 {*cmpsi_1}
     (nil))
(jump_insn 134 133 135 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) sim2fitman_preproc.cpp:50 612 {*jcc_1}
     (nil)
 -> 132)
;;  succ:       4
;;              8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 130 131 132 133 259 260 261 262
(note 135 134 136 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 8 (set (reg:SI 0 ax [259])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:68 89 {*movsi_internal}
     (nil))
(insn 137 136 138 8 (set (reg:DI 1 dx [orig:130 D.6863 ] [130])
        (sign_extend:DI (reg:SI 0 ax [259]))) sim2fitman_preproc.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [259])
        (nil)))
(insn 138 137 139 8 (set (reg:DI 0 ax [260])
        (reg:DI 1 dx [orig:130 D.6863 ] [130])) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (nil))
(insn 139 138 140 8 (parallel [
            (set (reg:DI 0 ax [260])
                (ashift:DI (reg:DI 0 ax [260])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 513 {*ashldi3_1}
     (nil))
(insn 140 139 141 8 (parallel [
            (set (reg:DI 0 ax [260])
                (plus:DI (reg:DI 0 ax [260])
                    (reg:DI 1 dx [orig:130 D.6863 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:130 D.6863 ] [130])
            (const_int 9 [0x9]))
        (nil)))
(insn 141 140 142 8 (parallel [
            (set (reg:DI 0 ax [260])
                (ashift:DI (reg:DI 0 ax [260])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 513 {*ashldi3_1}
     (nil))
(insn 142 141 143 8 (parallel [
            (set (reg:DI 0 ax [260])
                (plus:DI (reg:DI 0 ax [260])
                    (reg:DI 1 dx [orig:130 D.6863 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:130 D.6863 ] [130])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:130 D.6863 ] [130])
                (const_int 19 [0x13]))
            (nil))))
(insn 143 142 144 8 (parallel [
            (set (reg:DI 0 ax [261])
                (ashift:DI (reg:DI 0 ax [260])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [260])
        (nil)))
(insn 144 143 145 8 (set (reg:DI 0 ax [260])
        (reg:DI 0 ax [261])) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [261])
        (nil)))
(insn 145 144 146 8 (set (reg:DI 1 dx [orig:131 D.6863 ] [131])
        (reg:DI 0 ax [260])) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [260])
        (nil)))
(insn 146 145 147 8 (set (reg/f:DI 0 ax [262])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:68 87 {*movdi_internal_rex64}
     (nil))
(insn 147 146 148 8 (parallel [
            (set (reg/f:DI 0 ax [orig:132 D.6869 ] [132])
                (plus:DI (reg/f:DI 0 ax [262])
                    (reg:DI 1 dx [orig:131 D.6863 ] [131])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:68 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [262])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:131 D.6863 ] [131])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:131 D.6863 ] [131]))
                (nil)))))
(insn 148 147 149 8 (set (reg:SI 0 ax [orig:133 D.6862 ] [133])
        (mem/j:SI (reg/f:DI 0 ax [orig:132 D.6869 ] [132]) [0 _92->fid_scale+0 S4 A32])) sim2fitman_preproc.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:132 D.6869 ] [132])
        (nil)))
(insn 149 148 150 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:133 D.6862 ] [133])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:68 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:133 D.6862 ] [133])
        (nil)))
(jump_insn 150 149 151 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 253)
            (pc))) sim2fitman_preproc.cpp:68 612 {*jcc_1}
     (nil)
 -> 253)
;;  succ:       9 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 263
(note 151 150 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 9 (set (reg:DF 21 xmm0 [263])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:77 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 153 152 154 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [263])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64]))) sim2fitman_preproc.cpp:77 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [263])
        (nil)))
(jump_insn 154 153 158 9 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 596)
            (pc))) sim2fitman_preproc.cpp:77 612 {*jcc_1}
     (nil)
 -> 596)
;;  succ:       10 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 158 154 597 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 597 158 598 10 (set (pc)
        (label_ref 194)) sim2fitman_preproc.cpp:78 650 {jump}
     (nil)
 -> 194)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 598 597 196)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 134 135 136 137 138 139 140 141 264 265 266 267 268 269 270 271 272 273 274 275
(code_label 196 598 161 11 11 "" [1 uses])
(note 161 196 162 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 11 (set (reg:DF 22 xmm1 [265])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:87 133 {*movdf_internal_rex64}
     (nil))
(insn 163 162 164 11 (set (reg:DF 21 xmm0 [266])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:87 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 164 163 165 11 (set (reg:DF 21 xmm0 [264])
        (mult:DF (reg:DF 21 xmm0 [266])
            (reg:DF 22 xmm1 [265]))) sim2fitman_preproc.cpp:87 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [266])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [265])
            (nil))))
(insn 165 164 166 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 21 xmm0 [264])) sim2fitman_preproc.cpp:87 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [264])
        (nil)))
(insn 166 165 167 11 (set (reg:SI 0 ax [267])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:88 89 {*movsi_internal}
     (nil))
(insn 167 166 168 11 (set (reg:DI 1 dx [orig:134 D.6863 ] [134])
        (sign_extend:DI (reg:SI 0 ax [267]))) sim2fitman_preproc.cpp:88 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [267])
        (nil)))
(insn 168 167 169 11 (set (reg:DI 0 ax [268])
        (reg:DI 1 dx [orig:134 D.6863 ] [134])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 169 168 170 11 (parallel [
            (set (reg:DI 0 ax [268])
                (ashift:DI (reg:DI 0 ax [268])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (nil))
(insn 170 169 171 11 (parallel [
            (set (reg:DI 0 ax [268])
                (plus:DI (reg:DI 0 ax [268])
                    (reg:DI 1 dx [orig:134 D.6863 ] [134])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:134 D.6863 ] [134])
            (const_int 9 [0x9]))
        (nil)))
(insn 171 170 172 11 (parallel [
            (set (reg:DI 0 ax [268])
                (ashift:DI (reg:DI 0 ax [268])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (nil))
(insn 172 171 173 11 (parallel [
            (set (reg:DI 0 ax [268])
                (plus:DI (reg:DI 0 ax [268])
                    (reg:DI 1 dx [orig:134 D.6863 ] [134])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:134 D.6863 ] [134])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:134 D.6863 ] [134])
                (const_int 19 [0x13]))
            (nil))))
(insn 173 172 174 11 (parallel [
            (set (reg:DI 0 ax [269])
                (ashift:DI (reg:DI 0 ax [268])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [268])
        (nil)))
(insn 174 173 175 11 (set (reg:DI 0 ax [268])
        (reg:DI 0 ax [269])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [269])
        (nil)))
(insn 175 174 176 11 (set (reg:DI 1 dx [orig:135 D.6863 ] [135])
        (reg:DI 0 ax [268])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [268])
        (nil)))
(insn 176 175 177 11 (set (reg/f:DI 0 ax [270])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 11 (parallel [
            (set (reg/f:DI 2 cx [orig:136 D.6869 ] [136])
                (plus:DI (reg:DI 1 dx [orig:135 D.6863 ] [135])
                    (reg/f:DI 0 ax [270])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [270])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:135 D.6863 ] [135])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:135 D.6863 ] [135]))
                (nil)))))
(insn 178 177 179 11 (set (reg:SI 0 ax [271])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:88 89 {*movsi_internal}
     (nil))
(insn 179 178 180 11 (set (reg:DI 1 dx [orig:137 D.6863 ] [137])
        (sign_extend:DI (reg:SI 0 ax [271]))) sim2fitman_preproc.cpp:88 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [271])
        (nil)))
(insn 180 179 181 11 (set (reg:DI 0 ax [272])
        (reg:DI 1 dx [orig:137 D.6863 ] [137])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 181 180 182 11 (parallel [
            (set (reg:DI 0 ax [272])
                (ashift:DI (reg:DI 0 ax [272])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (nil))
(insn 182 181 183 11 (parallel [
            (set (reg:DI 0 ax [272])
                (plus:DI (reg:DI 0 ax [272])
                    (reg:DI 1 dx [orig:137 D.6863 ] [137])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:137 D.6863 ] [137])
            (const_int 9 [0x9]))
        (nil)))
(insn 183 182 184 11 (parallel [
            (set (reg:DI 0 ax [272])
                (ashift:DI (reg:DI 0 ax [272])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (nil))
(insn 184 183 185 11 (parallel [
            (set (reg:DI 0 ax [272])
                (plus:DI (reg:DI 0 ax [272])
                    (reg:DI 1 dx [orig:137 D.6863 ] [137])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:137 D.6863 ] [137])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:137 D.6863 ] [137])
                (const_int 19 [0x13]))
            (nil))))
(insn 185 184 186 11 (parallel [
            (set (reg:DI 0 ax [273])
                (ashift:DI (reg:DI 0 ax [272])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [272])
        (nil)))
(insn 186 185 187 11 (set (reg:DI 0 ax [272])
        (reg:DI 0 ax [273])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [273])
        (nil)))
(insn 187 186 188 11 (set (reg:DI 1 dx [orig:138 D.6863 ] [138])
        (reg:DI 0 ax [272])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [272])
        (nil)))
(insn 188 187 189 11 (set (reg/f:DI 0 ax [274])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 189 188 190 11 (parallel [
            (set (reg/f:DI 0 ax [orig:139 D.6869 ] [139])
                (plus:DI (reg/f:DI 0 ax [274])
                    (reg:DI 1 dx [orig:138 D.6863 ] [138])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [274])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:138 D.6863 ] [138])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:138 D.6863 ] [138]))
                (nil)))))
(insn 190 189 191 11 (set (reg:SF 22 xmm1 [orig:140 D.6866 ] [140])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:139 D.6869 ] [139])
                (const_int 4 [0x4])) [0 _100->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:88 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:139 D.6869 ] [139])
        (nil)))
(insn 191 190 192 11 (set (reg:SF 21 xmm0 [275])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:88 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 192 191 193 11 (set (reg:SF 21 xmm0 [orig:141 D.6866 ] [141])
        (mult:SF (reg:SF 21 xmm0 [275])
            (reg:SF 22 xmm1 [orig:140 D.6866 ] [140]))) sim2fitman_preproc.cpp:88 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [275])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:140 D.6866 ] [140])
            (nil))))
(insn 193 192 194 11 (set (mem/j:SF (plus:DI (reg/f:DI 2 cx [orig:136 D.6869 ] [136])
                (const_int 4 [0x4])) [0 _97->scale_factor+0 S4 A32])
        (reg:SF 21 xmm0 [orig:141 D.6866 ] [141])) sim2fitman_preproc.cpp:88 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:141 D.6866 ] [141])
        (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:136 D.6869 ] [136])
            (nil))))
;;  succ:       12 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU,DFS_BACK)
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 276
(code_label 194 193 195 12 10 "" [1 uses])
(note 195 194 197 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 197 195 198 12 (set (reg:DF 21 xmm0 [276])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:78 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 198 197 199 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [276])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64]))) sim2fitman_preproc.cpp:78 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [276])
        (nil)))
(jump_insn 199 198 599 12 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) sim2fitman_preproc.cpp:78 612 {*jcc_1}
     (nil)
 -> 196)
;;  succ:       11
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 599 199 600 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 600 599 601 13 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       18 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 601 600 596)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 277
(code_label 596 601 204 14 33 "" [1 uses])
(note 204 596 205 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 14 (set (reg:DF 21 xmm0 [277])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:90 133 {*movdf_internal_rex64}
     (nil))
(insn 206 205 207 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [277])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64]))) sim2fitman_preproc.cpp:90 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [277])
        (nil)))
(jump_insn 207 206 211 14 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 253)
            (pc))) sim2fitman_preproc.cpp:90 612 {*jcc_1}
     (nil)
 -> 253)
;;  succ:       15 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 211 207 602 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 602 211 603 15 (set (pc)
        (label_ref 247)) sim2fitman_preproc.cpp:91 650 {jump}
     (nil)
 -> 247)
;;  succ:       17 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 603 602 249)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 142 143 144 145 146 147 148 149 278 279 280 281 282 283 284 285 286 287 288 289
(code_label 249 603 214 16 14 "" [1 uses])
(note 214 249 215 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 216 16 (set (reg:DF 21 xmm0 [279])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:97 133 {*movdf_internal_rex64}
     (nil))
(insn 216 215 217 16 (set (reg:DF 22 xmm1 [280])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:97 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 217 216 218 16 (set (reg:DF 21 xmm0 [278])
        (div:DF (reg:DF 21 xmm0 [279])
            (reg:DF 22 xmm1 [280]))) sim2fitman_preproc.cpp:97 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [280])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [279])
            (nil))))
(insn 218 217 219 16 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])
        (reg:DF 21 xmm0 [278])) sim2fitman_preproc.cpp:97 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [278])
        (nil)))
(insn 219 218 220 16 (set (reg:SI 0 ax [281])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:102 89 {*movsi_internal}
     (nil))
(insn 220 219 221 16 (set (reg:DI 1 dx [orig:142 D.6863 ] [142])
        (sign_extend:DI (reg:SI 0 ax [281]))) sim2fitman_preproc.cpp:102 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [281])
        (nil)))
(insn 221 220 222 16 (set (reg:DI 0 ax [282])
        (reg:DI 1 dx [orig:142 D.6863 ] [142])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 222 221 223 16 (parallel [
            (set (reg:DI 0 ax [282])
                (ashift:DI (reg:DI 0 ax [282])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (nil))
(insn 223 222 224 16 (parallel [
            (set (reg:DI 0 ax [282])
                (plus:DI (reg:DI 0 ax [282])
                    (reg:DI 1 dx [orig:142 D.6863 ] [142])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:142 D.6863 ] [142])
            (const_int 9 [0x9]))
        (nil)))
(insn 224 223 225 16 (parallel [
            (set (reg:DI 0 ax [282])
                (ashift:DI (reg:DI 0 ax [282])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (nil))
(insn 225 224 226 16 (parallel [
            (set (reg:DI 0 ax [282])
                (plus:DI (reg:DI 0 ax [282])
                    (reg:DI 1 dx [orig:142 D.6863 ] [142])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:142 D.6863 ] [142])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:142 D.6863 ] [142])
                (const_int 19 [0x13]))
            (nil))))
(insn 226 225 227 16 (parallel [
            (set (reg:DI 0 ax [283])
                (ashift:DI (reg:DI 0 ax [282])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [282])
        (nil)))
(insn 227 226 228 16 (set (reg:DI 0 ax [282])
        (reg:DI 0 ax [283])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [283])
        (nil)))
(insn 228 227 229 16 (set (reg:DI 1 dx [orig:143 D.6863 ] [143])
        (reg:DI 0 ax [282])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [282])
        (nil)))
(insn 229 228 230 16 (set (reg/f:DI 0 ax [284])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 230 229 231 16 (parallel [
            (set (reg/f:DI 2 cx [orig:144 D.6869 ] [144])
                (plus:DI (reg:DI 1 dx [orig:143 D.6863 ] [143])
                    (reg/f:DI 0 ax [284])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [284])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:143 D.6863 ] [143])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:143 D.6863 ] [143]))
                (nil)))))
(insn 231 230 232 16 (set (reg:SI 0 ax [285])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:102 89 {*movsi_internal}
     (nil))
(insn 232 231 233 16 (set (reg:DI 1 dx [orig:145 D.6863 ] [145])
        (sign_extend:DI (reg:SI 0 ax [285]))) sim2fitman_preproc.cpp:102 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [285])
        (nil)))
(insn 233 232 234 16 (set (reg:DI 0 ax [286])
        (reg:DI 1 dx [orig:145 D.6863 ] [145])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 234 233 235 16 (parallel [
            (set (reg:DI 0 ax [286])
                (ashift:DI (reg:DI 0 ax [286])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (nil))
(insn 235 234 236 16 (parallel [
            (set (reg:DI 0 ax [286])
                (plus:DI (reg:DI 0 ax [286])
                    (reg:DI 1 dx [orig:145 D.6863 ] [145])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:145 D.6863 ] [145])
            (const_int 9 [0x9]))
        (nil)))
(insn 236 235 237 16 (parallel [
            (set (reg:DI 0 ax [286])
                (ashift:DI (reg:DI 0 ax [286])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (nil))
(insn 237 236 238 16 (parallel [
            (set (reg:DI 0 ax [286])
                (plus:DI (reg:DI 0 ax [286])
                    (reg:DI 1 dx [orig:145 D.6863 ] [145])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:145 D.6863 ] [145])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:145 D.6863 ] [145])
                (const_int 19 [0x13]))
            (nil))))
(insn 238 237 239 16 (parallel [
            (set (reg:DI 0 ax [287])
                (ashift:DI (reg:DI 0 ax [286])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [286])
        (nil)))
(insn 239 238 240 16 (set (reg:DI 0 ax [286])
        (reg:DI 0 ax [287])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [287])
        (nil)))
(insn 240 239 241 16 (set (reg:DI 1 dx [orig:146 D.6863 ] [146])
        (reg:DI 0 ax [286])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [286])
        (nil)))
(insn 241 240 242 16 (set (reg/f:DI 0 ax [288])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:102 87 {*movdi_internal_rex64}
     (nil))
(insn 242 241 243 16 (parallel [
            (set (reg/f:DI 0 ax [orig:147 D.6869 ] [147])
                (plus:DI (reg/f:DI 0 ax [288])
                    (reg:DI 1 dx [orig:146 D.6863 ] [146])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:102 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [288])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:146 D.6863 ] [146])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:146 D.6863 ] [146]))
                (nil)))))
(insn 243 242 244 16 (set (reg:SF 21 xmm0 [orig:148 D.6866 ] [148])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:147 D.6869 ] [147])
                (const_int 4 [0x4])) [0 _109->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:102 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:147 D.6869 ] [147])
        (nil)))
(insn 244 243 245 16 (set (reg:SF 22 xmm1 [289])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:102 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+1 [0x0.ap+4])
        (nil)))
(insn 245 244 246 16 (set (reg:SF 21 xmm0 [orig:149 D.6866 ] [149])
        (div:SF (reg:SF 21 xmm0 [orig:148 D.6866 ] [148])
            (reg:SF 22 xmm1 [289]))) sim2fitman_preproc.cpp:102 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [289])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:148 D.6866 ] [148])
            (nil))))
(insn 246 245 247 16 (set (mem/j:SF (plus:DI (reg/f:DI 2 cx [orig:144 D.6869 ] [144])
                (const_int 4 [0x4])) [0 _106->scale_factor+0 S4 A32])
        (reg:SF 21 xmm0 [orig:149 D.6866 ] [149])) sim2fitman_preproc.cpp:102 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:149 D.6866 ] [149])
        (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:144 D.6869 ] [144])
            (nil))))
;;  succ:       17 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU,DFS_BACK)
;;              15 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 290
(code_label 247 246 248 17 13 "" [1 uses])
(note 248 247 250 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 250 248 251 17 (set (reg:DF 21 xmm0 [290])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 scaled_point+0 S8 A64])) sim2fitman_preproc.cpp:91 133 {*movdf_internal_rex64}
     (nil))
(insn 251 250 252 17 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [290])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S8 A64]))) sim2fitman_preproc.cpp:91 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [290])
        (nil)))
(jump_insn 252 251 253 17 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) sim2fitman_preproc.cpp:91 612 {*jcc_1}
     (nil)
 -> 249)
;;  succ:       16
;;              18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;;              14
;;              17 (FALLTHRU)
;;              13 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 150 151 152 153 154 155 156 157 158 159 160 161 162 163 291 292 293 294 295 296 297 298 299 300 301 302
(code_label 253 252 254 18 7 "" [3 uses])
(note 254 253 255 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 255 254 256 18 (set (reg:SI 0 ax [291])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:117 89 {*movsi_internal}
     (nil))
(insn 256 255 257 18 (set (reg:DI 1 dx [orig:150 D.6863 ] [150])
        (sign_extend:DI (reg:SI 0 ax [291]))) sim2fitman_preproc.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [291])
        (nil)))
(insn 257 256 258 18 (set (reg:DI 0 ax [292])
        (reg:DI 1 dx [orig:150 D.6863 ] [150])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 258 257 259 18 (parallel [
            (set (reg:DI 0 ax [292])
                (ashift:DI (reg:DI 0 ax [292])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (nil))
(insn 259 258 260 18 (parallel [
            (set (reg:DI 0 ax [292])
                (plus:DI (reg:DI 0 ax [292])
                    (reg:DI 1 dx [orig:150 D.6863 ] [150])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:150 D.6863 ] [150])
            (const_int 9 [0x9]))
        (nil)))
(insn 260 259 261 18 (parallel [
            (set (reg:DI 0 ax [292])
                (ashift:DI (reg:DI 0 ax [292])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (nil))
(insn 261 260 262 18 (parallel [
            (set (reg:DI 0 ax [292])
                (plus:DI (reg:DI 0 ax [292])
                    (reg:DI 1 dx [orig:150 D.6863 ] [150])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:150 D.6863 ] [150])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:150 D.6863 ] [150])
                (const_int 19 [0x13]))
            (nil))))
(insn 262 261 263 18 (parallel [
            (set (reg:DI 0 ax [293])
                (ashift:DI (reg:DI 0 ax [292])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [292])
        (nil)))
(insn 263 262 264 18 (set (reg:DI 0 ax [292])
        (reg:DI 0 ax [293])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [293])
        (nil)))
(insn 264 263 265 18 (set (reg:DI 1 dx [orig:151 D.6863 ] [151])
        (reg:DI 0 ax [292])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [292])
        (nil)))
(insn 265 264 266 18 (set (reg/f:DI 0 ax [294])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 266 265 267 18 (parallel [
            (set (reg/f:DI 1 dx [orig:152 D.6869 ] [152])
                (plus:DI (reg:DI 1 dx [orig:151 D.6863 ] [151])
                    (reg/f:DI 0 ax [294])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [294])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:151 D.6863 ] [151])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:151 D.6863 ] [151]))
                (nil)))))
(insn 267 266 268 18 (set (reg:SI 0 ax [295])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:117 89 {*movsi_internal}
     (nil))
(insn 268 267 610 18 (set (reg:DI 0 ax [orig:153 D.6863 ] [153])
        (sign_extend:DI (reg:SI 0 ax [295]))) sim2fitman_preproc.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [295])
        (nil)))
(insn 610 268 269 18 (set (reg:DI 0 ax [orig:154 D.6863 ] [154])
        (reg:DI 0 ax [orig:153 D.6863 ] [153])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:153 D.6863 ] [153])
        (nil)))
(insn 269 610 611 18 (parallel [
            (set (reg:DI 0 ax [orig:154 D.6863 ] [154])
                (ashift:DI (reg:DI 0 ax [orig:154 D.6863 ] [154])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (nil))
(insn 611 269 270 18 (set (reg:DI 2 cx [orig:154 D.6863 ] [154])
        (reg:DI 0 ax [orig:154 D.6863 ] [154])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:154 D.6863 ] [154])
        (nil)))
(insn 270 611 271 18 (set (reg/f:DI 0 ax [296])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 271 270 272 18 (parallel [
            (set (reg/f:DI 2 cx [orig:155 D.6870 ] [155])
                (plus:DI (reg:DI 2 cx [orig:154 D.6863 ] [154])
                    (reg/f:DI 0 ax [296])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [296])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:154 D.6863 ] [154])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                    (reg:DI 2 cx [orig:154 D.6863 ] [154]))
                (nil)))))
(insn 272 271 273 18 (set (reg:SI 0 ax [297])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:117 89 {*movsi_internal}
     (nil))
(insn 273 272 274 18 (set (reg:DI 0 ax [orig:156 D.6863 ] [156])
        (sign_extend:DI (reg:SI 0 ax [297]))) sim2fitman_preproc.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [297])
        (nil)))
(insn 274 273 275 18 (parallel [
            (set (reg:DI 4 si [orig:157 D.6863 ] [157])
                (ashift:DI (reg:DI 0 ax [orig:156 D.6863 ] [156])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:156 D.6863 ] [156])
        (nil)))
(insn 275 274 276 18 (set (reg/f:DI 0 ax [298])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 276 275 277 18 (parallel [
            (set (reg/f:DI 0 ax [orig:158 D.6864 ] [158])
                (plus:DI (reg/f:DI 0 ax [298])
                    (reg:DI 4 si [orig:157 D.6863 ] [157])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [298])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:157 D.6863 ] [157])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 4 si [orig:157 D.6863 ] [157]))
                (nil)))))
(insn 277 276 278 18 (set (reg/f:DI 0 ax [orig:159 D.6865 ] [159])
        (mem/f:DI (reg/f:DI 0 ax [orig:158 D.6864 ] [158]) [0 *_121+0 S8 A64])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:158 D.6864 ] [158])
        (nil)))
(insn 278 277 279 18 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:152 D.6869 ] [152])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:152 D.6869 ] [152])
        (nil)))
(insn 279 278 280 18 (set (reg:DI 4 si)
        (reg/f:DI 2 cx [orig:155 D.6870 ] [155])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:155 D.6870 ] [155])
        (nil)))
(insn 280 279 281 18 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:159 D.6865 ] [159])) sim2fitman_preproc.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:159 D.6865 ] [159])
        (nil)))
(call_insn 281 280 282 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z5scalePfP12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79300 scale>) [0 scale S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 282 281 283 18 (set (reg:SI 0 ax [299])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:130 89 {*movsi_internal}
     (nil))
(insn 283 282 284 18 (set (reg:DI 1 dx [orig:160 D.6863 ] [160])
        (sign_extend:DI (reg:SI 0 ax [299]))) sim2fitman_preproc.cpp:130 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [299])
        (nil)))
(insn 284 283 285 18 (set (reg:DI 0 ax [300])
        (reg:DI 1 dx [orig:160 D.6863 ] [160])) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (nil))
(insn 285 284 286 18 (parallel [
            (set (reg:DI 0 ax [300])
                (ashift:DI (reg:DI 0 ax [300])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 513 {*ashldi3_1}
     (nil))
(insn 286 285 287 18 (parallel [
            (set (reg:DI 0 ax [300])
                (plus:DI (reg:DI 0 ax [300])
                    (reg:DI 1 dx [orig:160 D.6863 ] [160])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:160 D.6863 ] [160])
            (const_int 9 [0x9]))
        (nil)))
(insn 287 286 288 18 (parallel [
            (set (reg:DI 0 ax [300])
                (ashift:DI (reg:DI 0 ax [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 513 {*ashldi3_1}
     (nil))
(insn 288 287 289 18 (parallel [
            (set (reg:DI 0 ax [300])
                (plus:DI (reg:DI 0 ax [300])
                    (reg:DI 1 dx [orig:160 D.6863 ] [160])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:160 D.6863 ] [160])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:160 D.6863 ] [160])
                (const_int 19 [0x13]))
            (nil))))
(insn 289 288 290 18 (parallel [
            (set (reg:DI 0 ax [301])
                (ashift:DI (reg:DI 0 ax [300])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [300])
        (nil)))
(insn 290 289 291 18 (set (reg:DI 0 ax [300])
        (reg:DI 0 ax [301])) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [301])
        (nil)))
(insn 291 290 292 18 (set (reg:DI 1 dx [orig:161 D.6863 ] [161])
        (reg:DI 0 ax [300])) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [300])
        (nil)))
(insn 292 291 293 18 (set (reg/f:DI 0 ax [302])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:130 87 {*movdi_internal_rex64}
     (nil))
(insn 293 292 294 18 (parallel [
            (set (reg/f:DI 0 ax [orig:162 D.6869 ] [162])
                (plus:DI (reg/f:DI 0 ax [302])
                    (reg:DI 1 dx [orig:161 D.6863 ] [161])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:130 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [302])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:161 D.6863 ] [161])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:161 D.6863 ] [161]))
                (nil)))))
(insn 294 293 295 18 (set (reg:SI 0 ax [orig:163 D.6862 ] [163])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:162 D.6869 ] [162])
                (const_int 16 [0x10])) [0 _125->bc+0 S4 A32])) sim2fitman_preproc.cpp:130 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:162 D.6869 ] [162])
        (nil)))
(insn 295 294 296 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:163 D.6862 ] [163])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:130 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:163 D.6862 ] [163])
        (nil)))
(jump_insn 296 295 297 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) sim2fitman_preproc.cpp:130 612 {*jcc_1}
     (nil)
 -> 320)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 164 165 166 167 168 169 170 171 303 304 305 306 307 308
(note 297 296 298 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 299 19 (set (reg/f:DI 0 ax [303])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 299 298 300 19 (set (reg:SI 1 dx [orig:164 D.6862 ] [164])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [303])
                (const_int 328 [0x148])) [0 procpar_info_117(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [303])
        (nil)))
(insn 300 299 301 19 (set (reg:SI 0 ax [304])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (nil))
(insn 301 300 302 19 (set (reg:SI 1 dx)
        (reg:SI 1 dx [orig:164 D.6862 ] [164])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:164 D.6862 ] [164])
        (nil)))
(insn 302 301 303 19 (set (reg:SI 4 si)
        (reg:SI 0 ax [304])) sim2fitman_preproc.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [304])
        (nil)))
(insn 303 302 304 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f917d627be0 *.LC3>)) sim2fitman_preproc.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 304 303 305 19 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_preproc.cpp:134 91 {*movqi_internal}
     (nil))
(call_insn 305 304 306 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f917db7cc00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:134 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_BR_PRED (use (reg:SI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 306 305 307 19 (set (reg:SI 0 ax [305])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:136 89 {*movsi_internal}
     (nil))
(insn 307 306 612 19 (set (reg:DI 0 ax [orig:165 D.6863 ] [165])
        (sign_extend:DI (reg:SI 0 ax [305]))) sim2fitman_preproc.cpp:136 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [305])
        (nil)))
(insn 612 307 308 19 (set (reg:DI 0 ax [orig:166 D.6863 ] [166])
        (reg:DI 0 ax [orig:165 D.6863 ] [165])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:165 D.6863 ] [165])
        (nil)))
(insn 308 612 613 19 (parallel [
            (set (reg:DI 0 ax [orig:166 D.6863 ] [166])
                (ashift:DI (reg:DI 0 ax [orig:166 D.6863 ] [166])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 513 {*ashldi3_1}
     (nil))
(insn 613 308 309 19 (set (reg:DI 1 dx [orig:166 D.6863 ] [166])
        (reg:DI 0 ax [orig:166 D.6863 ] [166])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:166 D.6863 ] [166])
        (nil)))
(insn 309 613 310 19 (set (reg/f:DI 0 ax [306])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (nil))
(insn 310 309 311 19 (parallel [
            (set (reg/f:DI 1 dx [orig:167 D.6870 ] [167])
                (plus:DI (reg:DI 1 dx [orig:166 D.6863 ] [166])
                    (reg/f:DI 0 ax [306])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [306])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:166 D.6863 ] [166])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                    (reg:DI 1 dx [orig:166 D.6863 ] [166]))
                (nil)))))
(insn 311 310 312 19 (set (reg:SI 0 ax [307])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:136 89 {*movsi_internal}
     (nil))
(insn 312 311 313 19 (set (reg:DI 0 ax [orig:168 D.6863 ] [168])
        (sign_extend:DI (reg:SI 0 ax [307]))) sim2fitman_preproc.cpp:136 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [307])
        (nil)))
(insn 313 312 314 19 (parallel [
            (set (reg:DI 2 cx [orig:169 D.6863 ] [169])
                (ashift:DI (reg:DI 0 ax [orig:168 D.6863 ] [168])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:168 D.6863 ] [168])
        (nil)))
(insn 314 313 315 19 (set (reg/f:DI 0 ax [308])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (nil))
(insn 315 314 316 19 (parallel [
            (set (reg/f:DI 0 ax [orig:170 D.6864 ] [170])
                (plus:DI (reg/f:DI 0 ax [308])
                    (reg:DI 2 cx [orig:169 D.6863 ] [169])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:136 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [308])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:169 D.6863 ] [169])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 2 cx [orig:169 D.6863 ] [169]))
                (nil)))))
(insn 316 315 317 19 (set (reg/f:DI 0 ax [orig:171 D.6865 ] [171])
        (mem/f:DI (reg/f:DI 0 ax [orig:170 D.6864 ] [170]) [0 *_133+0 S8 A64])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:170 D.6864 ] [170])
        (nil)))
(insn 317 316 318 19 (set (reg:DI 4 si)
        (reg/f:DI 1 dx [orig:167 D.6870 ] [167])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:167 D.6870 ] [167])
        (nil)))
(insn 318 317 319 19 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:171 D.6865 ] [171])) sim2fitman_preproc.cpp:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:171 D.6865 ] [171])
        (nil)))
(call_insn 319 318 320 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16baseline_correctPfP12Procpar_info") [flags 0x3]  <function_decl 0x7f917da79a00 baseline_correct>) [0 baseline_correct S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:136 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;;              19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 172 173 174 175 309 310 311 312
(code_label 320 319 321 20 15 "" [1 uses])
(note 321 320 322 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 323 20 (set (reg:SI 0 ax [309])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:145 89 {*movsi_internal}
     (nil))
(insn 323 322 324 20 (set (reg:DI 1 dx [orig:172 D.6863 ] [172])
        (sign_extend:DI (reg:SI 0 ax [309]))) sim2fitman_preproc.cpp:145 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [309])
        (nil)))
(insn 324 323 325 20 (set (reg:DI 0 ax [310])
        (reg:DI 1 dx [orig:172 D.6863 ] [172])) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (nil))
(insn 325 324 326 20 (parallel [
            (set (reg:DI 0 ax [310])
                (ashift:DI (reg:DI 0 ax [310])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 513 {*ashldi3_1}
     (nil))
(insn 326 325 327 20 (parallel [
            (set (reg:DI 0 ax [310])
                (plus:DI (reg:DI 0 ax [310])
                    (reg:DI 1 dx [orig:172 D.6863 ] [172])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:172 D.6863 ] [172])
            (const_int 9 [0x9]))
        (nil)))
(insn 327 326 328 20 (parallel [
            (set (reg:DI 0 ax [310])
                (ashift:DI (reg:DI 0 ax [310])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 513 {*ashldi3_1}
     (nil))
(insn 328 327 329 20 (parallel [
            (set (reg:DI 0 ax [310])
                (plus:DI (reg:DI 0 ax [310])
                    (reg:DI 1 dx [orig:172 D.6863 ] [172])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:172 D.6863 ] [172])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:172 D.6863 ] [172])
                (const_int 19 [0x13]))
            (nil))))
(insn 329 328 330 20 (parallel [
            (set (reg:DI 0 ax [311])
                (ashift:DI (reg:DI 0 ax [310])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [310])
        (nil)))
(insn 330 329 331 20 (set (reg:DI 0 ax [310])
        (reg:DI 0 ax [311])) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [311])
        (nil)))
(insn 331 330 332 20 (set (reg:DI 1 dx [orig:173 D.6863 ] [173])
        (reg:DI 0 ax [310])) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [310])
        (nil)))
(insn 332 331 333 20 (set (reg/f:DI 0 ax [312])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:145 87 {*movdi_internal_rex64}
     (nil))
(insn 333 332 334 20 (parallel [
            (set (reg/f:DI 0 ax [orig:174 D.6869 ] [174])
                (plus:DI (reg/f:DI 0 ax [312])
                    (reg:DI 1 dx [orig:173 D.6863 ] [173])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:145 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [312])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:173 D.6863 ] [173])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:173 D.6863 ] [173]))
                (nil)))))
(insn 334 333 335 20 (set (reg:SI 0 ax [orig:175 D.6862 ] [175])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:174 D.6869 ] [174])
                (const_int 32 [0x20])) [0 _137->max_normalize+0 S4 A32])) sim2fitman_preproc.cpp:145 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:174 D.6869 ] [174])
        (nil)))
(insn 335 334 336 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:175 D.6862 ] [175])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:145 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:175 D.6862 ] [175])
        (nil)))
(jump_insn 336 335 337 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 359)
            (pc))) sim2fitman_preproc.cpp:145 612 {*jcc_1}
     (nil)
 -> 359)
;;  succ:       21 (FALLTHRU)
;;              22
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 176 177 178 179 180 181 182 183 184 185 186 313 314 315 316 317 318
(note 337 336 338 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 21 (set (reg:SI 0 ax [313])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:146 89 {*movsi_internal}
     (nil))
(insn 339 338 614 21 (set (reg:DI 0 ax [orig:176 D.6863 ] [176])
        (sign_extend:DI (reg:SI 0 ax [313]))) sim2fitman_preproc.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [313])
        (nil)))
(insn 614 339 340 21 (set (reg:DI 0 ax [orig:177 D.6863 ] [177])
        (reg:DI 0 ax [orig:176 D.6863 ] [176])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:176 D.6863 ] [176])
        (nil)))
(insn 340 614 615 21 (parallel [
            (set (reg:DI 0 ax [orig:177 D.6863 ] [177])
                (ashift:DI (reg:DI 0 ax [orig:177 D.6863 ] [177])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 513 {*ashldi3_1}
     (nil))
(insn 615 340 341 21 (set (reg:DI 1 dx [orig:177 D.6863 ] [177])
        (reg:DI 0 ax [orig:177 D.6863 ] [177])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:177 D.6863 ] [177])
        (nil)))
(insn 341 615 342 21 (set (reg/f:DI 0 ax [314])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 342 341 343 21 (parallel [
            (set (reg/f:DI 1 dx [orig:178 D.6870 ] [178])
                (plus:DI (reg:DI 1 dx [orig:177 D.6863 ] [177])
                    (reg/f:DI 0 ax [314])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [314])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:177 D.6863 ] [177])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                    (reg:DI 1 dx [orig:177 D.6863 ] [177]))
                (nil)))))
(insn 343 342 344 21 (set (reg:SI 0 ax [315])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:146 89 {*movsi_internal}
     (nil))
(insn 344 343 345 21 (set (reg:DI 0 ax [orig:179 D.6863 ] [179])
        (sign_extend:DI (reg:SI 0 ax [315]))) sim2fitman_preproc.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [315])
        (nil)))
(insn 345 344 346 21 (parallel [
            (set (reg:DI 2 cx [orig:180 D.6863 ] [180])
                (ashift:DI (reg:DI 0 ax [orig:179 D.6863 ] [179])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:179 D.6863 ] [179])
        (nil)))
(insn 346 345 347 21 (set (reg/f:DI 0 ax [316])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 347 346 348 21 (parallel [
            (set (reg/f:DI 0 ax [orig:181 D.6864 ] [181])
                (plus:DI (reg/f:DI 0 ax [316])
                    (reg:DI 2 cx [orig:180 D.6863 ] [180])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [316])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:180 D.6863 ] [180])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
                    (reg:DI 2 cx [orig:180 D.6863 ] [180]))
                (nil)))))
(insn 348 347 349 21 (set (reg/f:DI 2 cx [orig:182 D.6865 ] [182])
        (mem/f:DI (reg/f:DI 0 ax [orig:181 D.6864 ] [181]) [0 *_145+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:181 D.6864 ] [181])
        (nil)))
(insn 349 348 350 21 (set (reg:SI 0 ax [317])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:146 89 {*movsi_internal}
     (nil))
(insn 350 349 351 21 (set (reg:DI 0 ax [orig:183 D.6863 ] [183])
        (sign_extend:DI (reg:SI 0 ax [317]))) sim2fitman_preproc.cpp:146 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [317])
        (nil)))
(insn 351 350 352 21 (parallel [
            (set (reg:DI 4 si [orig:184 D.6863 ] [184])
                (ashift:DI (reg:DI 0 ax [orig:183 D.6863 ] [183])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:183 D.6863 ] [183])
        (nil)))
(insn 352 351 353 21 (set (reg/f:DI 0 ax [318])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (nil))
(insn 353 352 354 21 (parallel [
            (set (reg/f:DI 0 ax [orig:185 D.6864 ] [185])
                (plus:DI (reg/f:DI 0 ax [318])
                    (reg:DI 4 si [orig:184 D.6863 ] [184])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:146 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [318])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:184 D.6863 ] [184])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 4 si [orig:184 D.6863 ] [184]))
                (nil)))))
(insn 354 353 355 21 (set (reg/f:DI 0 ax [orig:186 D.6865 ] [186])
        (mem/f:DI (reg/f:DI 0 ax [orig:185 D.6864 ] [185]) [0 *_149+0 S8 A64])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:185 D.6864 ] [185])
        (nil)))
(insn 355 354 356 21 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:178 D.6870 ] [178])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:178 D.6870 ] [178])
        (nil)))
(insn 356 355 357 21 (set (reg:DI 4 si)
        (reg/f:DI 2 cx [orig:182 D.6865 ] [182])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:182 D.6865 ] [182])
        (nil)))
(insn 357 356 358 21 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:186 D.6865 ] [186])) sim2fitman_preproc.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:186 D.6865 ] [186])
        (nil)))
(call_insn 358 357 359 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9normalizePfS_P12Procpar_info") [flags 0x3]  <function_decl 0x7f917da79400 normalize>) [0 normalize S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:146 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;;              21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 359 358 360 22 16 "" [1 uses])
(note 360 359 361 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 361 360 362 22 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:32 273 {*addsi_1}
     (nil))
;;  succ:       23 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 319
(code_label 362 361 363 23 2 "" [1 uses])
(note 363 362 364 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 23 (set (reg/f:DI 0 ax [319])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])) sim2fitman_preproc.cpp:32 87 {*movdi_internal_rex64}
     (nil))
(insn 365 364 367 23 (set (reg:SI 0 ax [orig:59 D.6862 ] [59])
        (mem:SI (reg/f:DI 0 ax [319]) [0 *fid_10(D)+0 S4 A32])) sim2fitman_preproc.cpp:32 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [319])
        (nil)))
(insn 367 365 368 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.6862 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:32 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6862 ] [59])
        (nil)))
(jump_insn 368 367 369 23 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 366)
            (pc))) sim2fitman_preproc.cpp:32 612 {*jcc_1}
     (nil)
 -> 366)
;;  succ:       3
;;              24 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 187 320
(note 369 368 370 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 370 369 371 24 (set (reg/f:DI 0 ax [320])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:160 87 {*movdi_internal_rex64}
     (nil))
(insn 371 370 372 24 (set (reg:SI 0 ax [orig:187 D.6862 ] [187])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [320])
                (const_int 12 [0xc])) [0 preprocess_91(D)->pre_ecc+0 S4 A32])) sim2fitman_preproc.cpp:160 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [320])
        (nil)))
(insn 372 371 373 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:187 D.6862 ] [187])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:160 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:187 D.6862 ] [187])
        (nil)))
(jump_insn 373 372 374 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 387)
            (pc))) sim2fitman_preproc.cpp:160 612 {*jcc_1}
     (nil)
 -> 387)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 188 189 190 321 322 323 324
(note 374 373 375 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 25 (set (reg/f:DI 0 ax [321])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 376 375 377 25 (parallel [
            (set (reg/f:DI 0 ax [orig:188 D.6864 ] [188])
                (plus:DI (reg/f:DI 0 ax [321])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:162 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [321])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 377 376 378 25 (set (reg/f:DI 4 si [orig:189 D.6865 ] [189])
        (mem/f:DI (reg/f:DI 0 ax [orig:188 D.6864 ] [188]) [0 *_153+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:188 D.6864 ] [188])
        (nil)))
(insn 378 377 379 25 (set (reg/f:DI 0 ax [322])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 379 378 380 25 (set (reg/f:DI 0 ax [orig:190 D.6865 ] [190])
        (mem/f:DI (reg/f:DI 0 ax [322]) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [322])
        (nil)))
(insn 380 379 381 25 (set (reg:DI 2 cx [323])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 381 380 382 25 (set (reg:DI 1 dx [324])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 382 381 383 25 (set (reg:DI 2 cx)
        (reg:DI 2 cx [323])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [323])
        (nil)))
(insn 383 382 384 25 (set (reg:DI 1 dx)
        (reg:DI 1 dx [324])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [324])
        (nil)))
(insn 384 383 385 25 (set (reg:DI 4 si)
        (reg/f:DI 4 si [orig:189 D.6865 ] [189])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 4 si [orig:189 D.6865 ] [189])
        (nil)))
(insn 385 384 386 25 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:190 D.6865 ] [190])) sim2fitman_preproc.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:190 D.6865 ] [190])
        (nil)))
(call_insn 386 385 387 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z14ecc_correctionPfS_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79500 ecc_correction>) [0 ecc_correction S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:162 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;;              25 (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 191 325
(code_label 387 386 388 26 18 "" [1 uses])
(note 388 387 389 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 389 388 390 26 (set (reg/f:DI 0 ax [325])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:166 87 {*movdi_internal_rex64}
     (nil))
(insn 390 389 391 26 (set (reg:SI 0 ax [orig:191 D.6862 ] [191])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [325])
                (const_int 36 [0x24])) [0 preprocess_91(D)->pre_quality+0 S4 A32])) sim2fitman_preproc.cpp:166 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [325])
        (nil)))
(insn 391 390 392 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:191 D.6862 ] [191])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:166 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:191 D.6862 ] [191])
        (nil)))
(jump_insn 392 391 393 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 410)
            (pc))) sim2fitman_preproc.cpp:166 612 {*jcc_1}
     (nil)
 -> 410)
;;  succ:       27 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 192 193 194 195 196 326 327 328 329 330
(note 393 392 394 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 27 (set (reg/f:DI 0 ax [326])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 395 394 396 27 (parallel [
            (set (reg/f:DI 0 ax [orig:192 D.6864 ] [192])
                (plus:DI (reg/f:DI 0 ax [326])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:168 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [326])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 396 395 397 27 (set (reg/f:DI 1 dx [orig:193 D.6865 ] [193])
        (mem/f:DI (reg/f:DI 0 ax [orig:192 D.6864 ] [192]) [0 *_157+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:192 D.6864 ] [192])
        (nil)))
(insn 397 396 398 27 (set (reg/f:DI 0 ax [327])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 398 397 399 27 (parallel [
            (set (reg/f:DI 0 ax [orig:194 D.6864 ] [194])
                (plus:DI (reg/f:DI 0 ax [327])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:168 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [327])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 399 398 400 27 (set (reg/f:DI 4 si [orig:195 D.6865 ] [195])
        (mem/f:DI (reg/f:DI 0 ax [orig:194 D.6864 ] [194]) [0 *_159+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:194 D.6864 ] [194])
        (nil)))
(insn 400 399 401 27 (set (reg/f:DI 0 ax [328])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 401 400 402 27 (set (reg/f:DI 0 ax [orig:196 D.6865 ] [196])
        (mem/f:DI (reg/f:DI 0 ax [328]) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [328])
        (nil)))
(insn 402 401 403 27 (set (reg:DI 5 di [329])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 403 402 404 27 (set (reg:DI 2 cx [330])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (nil))
(insn 404 403 405 27 (set (reg:DI 37 r8)
        (reg:DI 5 di [329])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [329])
        (nil)))
(insn 405 404 406 27 (set (reg:DI 2 cx)
        (reg:DI 2 cx [330])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [330])
        (nil)))
(insn 406 405 407 27 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:193 D.6865 ] [193])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:193 D.6865 ] [193])
        (nil)))
(insn 407 406 408 27 (set (reg:DI 4 si)
        (reg/f:DI 4 si [orig:195 D.6865 ] [195])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 4 si [orig:195 D.6865 ] [195])
        (nil)))
(insn 408 407 409 27 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:196 D.6865 ] [196])) sim2fitman_preproc.cpp:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:196 D.6865 ] [196])
        (nil)))
(call_insn 409 408 410 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z7qualityPfS_S_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79600 quality>) [0 quality S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:168 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26
;;              27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 197 331
(code_label 410 409 411 28 19 "" [1 uses])
(note 411 410 412 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 412 411 413 28 (set (reg/f:DI 0 ax [331])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:172 87 {*movdi_internal_rex64}
     (nil))
(insn 413 412 414 28 (set (reg:SI 0 ax [orig:197 D.6862 ] [197])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [331])
                (const_int 40 [0x28])) [0 preprocess_91(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [331])
        (nil)))
(insn 414 413 415 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:197 D.6862 ] [197])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:172 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:197 D.6862 ] [197])
        (nil)))
(jump_insn 415 414 416 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 433)
            (pc))) sim2fitman_preproc.cpp:172 612 {*jcc_1}
     (nil)
 -> 433)
;;  succ:       29 (FALLTHRU)
;;              30
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 198 199 200 201 202 332 333 334 335 336
(note 416 415 417 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 417 416 418 29 (set (reg/f:DI 0 ax [332])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 418 417 419 29 (parallel [
            (set (reg/f:DI 0 ax [orig:198 D.6864 ] [198])
                (plus:DI (reg/f:DI 0 ax [332])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:174 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [332])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -72 [0xffffffffffffffb8])) [0 scratch_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 419 418 420 29 (set (reg/f:DI 1 dx [orig:199 D.6865 ] [199])
        (mem/f:DI (reg/f:DI 0 ax [orig:198 D.6864 ] [198]) [0 *_163+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:198 D.6864 ] [198])
        (nil)))
(insn 420 419 421 29 (set (reg/f:DI 0 ax [333])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 421 420 422 29 (parallel [
            (set (reg/f:DI 0 ax [orig:200 D.6864 ] [200])
                (plus:DI (reg/f:DI 0 ax [333])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:174 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [333])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 422 421 423 29 (set (reg/f:DI 4 si [orig:201 D.6865 ] [201])
        (mem/f:DI (reg/f:DI 0 ax [orig:200 D.6864 ] [200]) [0 *_165+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:200 D.6864 ] [200])
        (nil)))
(insn 423 422 424 29 (set (reg/f:DI 0 ax [334])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 424 423 425 29 (set (reg/f:DI 0 ax [orig:202 D.6865 ] [202])
        (mem/f:DI (reg/f:DI 0 ax [334]) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [334])
        (nil)))
(insn 425 424 426 29 (set (reg:DI 5 di [335])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 426 425 427 29 (set (reg:DI 2 cx [336])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 29 (set (reg:DI 37 r8)
        (reg:DI 5 di [335])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [335])
        (nil)))
(insn 428 427 429 29 (set (reg:DI 2 cx)
        (reg:DI 2 cx [336])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [336])
        (nil)))
(insn 429 428 430 29 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:199 D.6865 ] [199])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:199 D.6865 ] [199])
        (nil)))
(insn 430 429 431 29 (set (reg:DI 4 si)
        (reg/f:DI 4 si [orig:201 D.6865 ] [201])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 4 si [orig:201 D.6865 ] [201])
        (nil)))
(insn 431 430 432 29 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:202 D.6865 ] [202])) sim2fitman_preproc.cpp:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:202 D.6865 ] [202])
        (nil)))
(call_insn 432 431 433 29 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z5queccPfS_S_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79700 quecc>) [0 quecc S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:174 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       30 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28
;;              29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 433 432 434 30 20 "" [1 uses])
(note 434 433 435 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 435 434 604 30 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:185 89 {*movsi_internal}
     (nil))
(jump_insn 604 435 605 30 (set (pc)
        (label_ref 472)) sim2fitman_preproc.cpp:185 650 {jump}
     (nil)
 -> 472)
;;  succ:       34 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 605 604 476)
;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 204 205 206 207 337 338 339 340
(code_label 476 605 438 31 23 "" [1 uses])
(note 438 476 439 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 439 438 440 31 (set (reg:SI 0 ax [337])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:187 89 {*movsi_internal}
     (nil))
(insn 440 439 441 31 (set (reg:DI 1 dx [orig:204 D.6863 ] [204])
        (sign_extend:DI (reg:SI 0 ax [337]))) sim2fitman_preproc.cpp:187 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [337])
        (nil)))
(insn 441 440 442 31 (set (reg:DI 0 ax [338])
        (reg:DI 1 dx [orig:204 D.6863 ] [204])) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 442 441 443 31 (parallel [
            (set (reg:DI 0 ax [338])
                (ashift:DI (reg:DI 0 ax [338])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 513 {*ashldi3_1}
     (nil))
(insn 443 442 444 31 (parallel [
            (set (reg:DI 0 ax [338])
                (plus:DI (reg:DI 0 ax [338])
                    (reg:DI 1 dx [orig:204 D.6863 ] [204])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:204 D.6863 ] [204])
            (const_int 9 [0x9]))
        (nil)))
(insn 444 443 445 31 (parallel [
            (set (reg:DI 0 ax [338])
                (ashift:DI (reg:DI 0 ax [338])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 513 {*ashldi3_1}
     (nil))
(insn 445 444 446 31 (parallel [
            (set (reg:DI 0 ax [338])
                (plus:DI (reg:DI 0 ax [338])
                    (reg:DI 1 dx [orig:204 D.6863 ] [204])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:204 D.6863 ] [204])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:204 D.6863 ] [204])
                (const_int 19 [0x13]))
            (nil))))
(insn 446 445 447 31 (parallel [
            (set (reg:DI 0 ax [339])
                (ashift:DI (reg:DI 0 ax [338])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [338])
        (nil)))
(insn 447 446 448 31 (set (reg:DI 0 ax [338])
        (reg:DI 0 ax [339])) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [339])
        (nil)))
(insn 448 447 449 31 (set (reg:DI 1 dx [orig:205 D.6863 ] [205])
        (reg:DI 0 ax [338])) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [338])
        (nil)))
(insn 449 448 450 31 (set (reg/f:DI 0 ax [340])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 450 449 451 31 (parallel [
            (set (reg/f:DI 0 ax [orig:206 D.6869 ] [206])
                (plus:DI (reg/f:DI 0 ax [340])
                    (reg:DI 1 dx [orig:205 D.6863 ] [205])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:187 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [340])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:205 D.6863 ] [205])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:205 D.6863 ] [205]))
                (nil)))))
(insn 451 450 452 31 (set (reg:SI 0 ax [orig:207 D.6862 ] [207])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:206 D.6869 ] [206])
                (const_int 68 [0x44])) [0 _172->tilt+0 S4 A32])) sim2fitman_preproc.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:206 D.6869 ] [206])
        (nil)))
(insn 452 451 453 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:207 D.6862 ] [207])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:187 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:207 D.6862 ] [207])
        (nil)))
(jump_insn 453 452 454 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 469)
            (pc))) sim2fitman_preproc.cpp:187 612 {*jcc_1}
     (nil)
 -> 469)
;;  succ:       32 (FALLTHRU)
;;              33
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 208 209 210 211 212 213 214 341 342 343 344
(note 454 453 455 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 455 454 456 32 (set (reg:SI 0 ax [341])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:189 89 {*movsi_internal}
     (nil))
(insn 456 455 616 32 (set (reg:DI 0 ax [orig:208 D.6863 ] [208])
        (sign_extend:DI (reg:SI 0 ax [341]))) sim2fitman_preproc.cpp:189 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [341])
        (nil)))
(insn 616 456 457 32 (set (reg:DI 0 ax [orig:209 D.6863 ] [209])
        (reg:DI 0 ax [orig:208 D.6863 ] [208])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:208 D.6863 ] [208])
        (nil)))
(insn 457 616 617 32 (parallel [
            (set (reg:DI 0 ax [orig:209 D.6863 ] [209])
                (ashift:DI (reg:DI 0 ax [orig:209 D.6863 ] [209])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 513 {*ashldi3_1}
     (nil))
(insn 617 457 458 32 (set (reg:DI 1 dx [orig:209 D.6863 ] [209])
        (reg:DI 0 ax [orig:209 D.6863 ] [209])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:209 D.6863 ] [209])
        (nil)))
(insn 458 617 459 32 (set (reg/f:DI 0 ax [342])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (nil))
(insn 459 458 460 32 (parallel [
            (set (reg/f:DI 1 dx [orig:210 D.6870 ] [210])
                (plus:DI (reg:DI 1 dx [orig:209 D.6863 ] [209])
                    (reg/f:DI 0 ax [342])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [342])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:209 D.6863 ] [209])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
                    (reg:DI 1 dx [orig:209 D.6863 ] [209]))
                (nil)))))
(insn 460 459 461 32 (set (reg:SI 0 ax [343])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:189 89 {*movsi_internal}
     (nil))
(insn 461 460 462 32 (set (reg:DI 0 ax [orig:211 D.6863 ] [211])
        (sign_extend:DI (reg:SI 0 ax [343]))) sim2fitman_preproc.cpp:189 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [343])
        (nil)))
(insn 462 461 463 32 (parallel [
            (set (reg:DI 2 cx [orig:212 D.6863 ] [212])
                (ashift:DI (reg:DI 0 ax [orig:211 D.6863 ] [211])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:211 D.6863 ] [211])
        (nil)))
(insn 463 462 464 32 (set (reg/f:DI 0 ax [344])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (nil))
(insn 464 463 465 32 (parallel [
            (set (reg/f:DI 0 ax [orig:213 D.6864 ] [213])
                (plus:DI (reg/f:DI 0 ax [344])
                    (reg:DI 2 cx [orig:212 D.6863 ] [212])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:189 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [344])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:212 D.6863 ] [212])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                    (reg:DI 2 cx [orig:212 D.6863 ] [212]))
                (nil)))))
(insn 465 464 466 32 (set (reg/f:DI 0 ax [orig:214 D.6865 ] [214])
        (mem/f:DI (reg/f:DI 0 ax [orig:213 D.6864 ] [213]) [0 *_179+0 S8 A64])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:213 D.6864 ] [213])
        (nil)))
(insn 466 465 467 32 (set (reg:DI 4 si)
        (reg/f:DI 1 dx [orig:210 D.6870 ] [210])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:210 D.6870 ] [210])
        (nil)))
(insn 467 466 468 32 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:214 D.6865 ] [214])) sim2fitman_preproc.cpp:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:214 D.6865 ] [214])
        (nil)))
(call_insn 468 467 469 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16baseline_correctPfP12Procpar_info") [flags 0x3]  <function_decl 0x7f917da79a00 baseline_correct>) [0 baseline_correct S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:189 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       33 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31
;;              32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 469 468 470 33 22 "" [1 uses])
(note 470 469 471 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 472 33 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:185 273 {*addsi_1}
     (nil))
;;  succ:       34 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU,DFS_BACK)
;;              30 [100.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 203 345
(code_label 472 471 473 34 21 "" [1 uses])
(note 473 472 474 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 474 473 475 34 (set (reg/f:DI 0 ax [345])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])) sim2fitman_preproc.cpp:185 87 {*movdi_internal_rex64}
     (nil))
(insn 475 474 477 34 (set (reg:SI 0 ax [orig:203 D.6862 ] [203])
        (mem:SI (reg/f:DI 0 ax [345]) [0 *fid_10(D)+0 S4 A32])) sim2fitman_preproc.cpp:185 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [345])
        (nil)))
(insn 477 475 478 34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:203 D.6862 ] [203])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:185 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:203 D.6862 ] [203])
        (nil)))
(jump_insn 478 477 479 34 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 476)
            (pc))) sim2fitman_preproc.cpp:185 612 {*jcc_1}
     (nil)
 -> 476)
;;  succ:       31
;;              35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 215 346 347
(note 479 478 480 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 480 479 481 35 (set (reg/f:DI 0 ax [346])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:196 87 {*movdi_internal_rex64}
     (nil))
(insn 481 480 482 35 (set (reg:SF 21 xmm0 [orig:215 D.6866 ] [215])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [346])
                (const_int 28 [0x1c])) [0 preprocess_91(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [346])
        (nil)))
(insn 482 481 483 35 (set (reg:SF 22 xmm1 [347])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 483 482 484 35 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:215 D.6866 ] [215])
            (reg:SF 22 xmm1 [347]))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [347])
        (nil)))
(jump_insn 484 483 586 35 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (nil)
 -> 509)
;;  succ:       41
;;              36 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 215

;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 215
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 215
;; lr  def 	 17 [flags] 348
(note 586 484 485 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 485 586 486 36 (set (reg:SF 22 xmm1 [348])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 486 485 487 36 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:215 D.6866 ] [215])
            (reg:SF 22 xmm1 [348]))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [348])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:215 D.6866 ] [215])
            (nil))))
(jump_insn 487 486 488 36 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (nil)
 -> 509)
;;  succ:       41
;;              37 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 216 217 349 350
(note 488 487 489 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 489 488 490 37 (set (reg/f:DI 0 ax [349])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:196 87 {*movdi_internal_rex64}
     (nil))
(insn 490 489 491 37 (parallel [
            (set (reg/f:DI 0 ax [orig:216 D.6869 ] [216])
                (plus:DI (reg/f:DI 0 ax [349])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:196 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [349])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 491 490 492 37 (set (reg:SF 21 xmm0 [orig:217 D.6866 ] [217])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:216 D.6869 ] [216])
                (const_int 28 [0x1c])) [0 _183->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:216 D.6869 ] [216])
        (nil)))
(insn 492 491 493 37 (set (reg:SF 22 xmm1 [350])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 493 492 494 37 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:217 D.6866 ] [217])
            (reg:SF 22 xmm1 [350]))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [350])
        (nil)))
(jump_insn 494 493 587 37 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (nil)
 -> 509)
;;  succ:       41
;;              38 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 217

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 217
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 217
;; lr  def 	 17 [flags] 351
(note 587 494 495 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 495 587 496 38 (set (reg:SF 22 xmm1 [351])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:196 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 496 495 497 38 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:217 D.6866 ] [217])
            (reg:SF 22 xmm1 [351]))) sim2fitman_preproc.cpp:196 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [351])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:217 D.6866 ] [217])
            (nil))))
(jump_insn 497 496 498 38 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (nil)
 -> 509)
;;  succ:       41
;;              39 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 218 352
(note 498 497 499 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 499 498 500 39 (set (reg/f:DI 0 ax [352])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:197 87 {*movdi_internal_rex64}
     (nil))
(insn 500 499 501 39 (set (reg:SI 0 ax [orig:218 D.6862 ] [218])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [352])
                (const_int 52 [0x34])) [0 preprocess_91(D)->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:197 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [352])
        (nil)))
(insn 501 500 502 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:218 D.6862 ] [218])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:196 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:218 D.6862 ] [218])
        (nil)))
(jump_insn 502 501 503 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) sim2fitman_preproc.cpp:196 612 {*jcc_1}
     (nil)
 -> 509)
;;  succ:       41
;;              40 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 219 220 353
(note 503 502 504 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 504 503 505 40 (set (reg/f:DI 0 ax [353])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:197 87 {*movdi_internal_rex64}
     (nil))
(insn 505 504 506 40 (parallel [
            (set (reg/f:DI 0 ax [orig:219 D.6869 ] [219])
                (plus:DI (reg/f:DI 0 ax [353])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:197 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [353])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 506 505 507 40 (set (reg:SI 0 ax [orig:220 D.6862 ] [220])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:219 D.6869 ] [219])
                (const_int 52 [0x34])) [0 _186->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:197 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:219 D.6869 ] [219])
        (nil)))
(insn 507 506 508 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:220 D.6862 ] [220])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:197 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:220 D.6862 ] [220])
        (nil)))
(jump_insn 508 507 509 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) sim2fitman_preproc.cpp:197 612 {*jcc_1}
     (nil)
 -> 523)
;;  succ:       41 (FALLTHRU)
;;              42
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36
;;              38
;;              39
;;              40 (FALLTHRU)
;;              35
;;              37
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 221 222 223 354 355 356 357
(code_label 509 508 510 41 24 "" [5 uses])
(note 510 509 511 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 511 510 512 41 (set (reg/f:DI 0 ax [354])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 512 511 513 41 (parallel [
            (set (reg/f:DI 0 ax [orig:221 D.6864 ] [221])
                (plus:DI (reg/f:DI 0 ax [354])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:199 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [354])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 513 512 514 41 (set (reg/f:DI 4 si [orig:222 D.6865 ] [222])
        (mem/f:DI (reg/f:DI 0 ax [orig:221 D.6864 ] [221]) [0 *_188+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:221 D.6864 ] [221])
        (nil)))
(insn 514 513 515 41 (set (reg/f:DI 0 ax [355])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 515 514 516 41 (set (reg/f:DI 0 ax [orig:223 D.6865 ] [223])
        (mem/f:DI (reg/f:DI 0 ax [355]) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [355])
        (nil)))
(insn 516 515 517 41 (set (reg:DI 2 cx [356])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 517 516 518 41 (set (reg:DI 1 dx [357])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 518 517 519 41 (set (reg:DI 2 cx)
        (reg:DI 2 cx [356])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [356])
        (nil)))
(insn 519 518 520 41 (set (reg:DI 1 dx)
        (reg:DI 1 dx [357])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [357])
        (nil)))
(insn 520 519 521 41 (set (reg:DI 4 si)
        (reg/f:DI 4 si [orig:222 D.6865 ] [222])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 4 si [orig:222 D.6865 ] [222])
        (nil)))
(insn 521 520 522 41 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:223 D.6865 ] [223])) sim2fitman_preproc.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:223 D.6865 ] [223])
        (nil)))
(call_insn 522 521 523 41 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6filterPfS_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79900 filter>) [0 filter S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:199 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       42 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40
;;              41 (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 523 522 524 42 25 "" [1 uses])
(note 524 523 525 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 525 524 606 42 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:209 89 {*movsi_internal}
     (nil))
(jump_insn 606 525 607 42 (set (pc)
        (label_ref 560)) sim2fitman_preproc.cpp:209 650 {jump}
     (nil)
 -> 560)
;;  succ:       46 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 607 606 564)
;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 225 226 227 228 358 359 360 361
(code_label 564 607 528 43 28 "" [1 uses])
(note 528 564 529 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 529 528 530 43 (set (reg:SI 0 ax [358])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:210 89 {*movsi_internal}
     (nil))
(insn 530 529 531 43 (set (reg:DI 1 dx [orig:225 D.6863 ] [225])
        (sign_extend:DI (reg:SI 0 ax [358]))) sim2fitman_preproc.cpp:210 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [358])
        (nil)))
(insn 531 530 532 43 (set (reg:DI 0 ax [359])
        (reg:DI 1 dx [orig:225 D.6863 ] [225])) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (nil))
(insn 532 531 533 43 (parallel [
            (set (reg:DI 0 ax [359])
                (ashift:DI (reg:DI 0 ax [359])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 513 {*ashldi3_1}
     (nil))
(insn 533 532 534 43 (parallel [
            (set (reg:DI 0 ax [359])
                (plus:DI (reg:DI 0 ax [359])
                    (reg:DI 1 dx [orig:225 D.6863 ] [225])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:225 D.6863 ] [225])
            (const_int 9 [0x9]))
        (nil)))
(insn 534 533 535 43 (parallel [
            (set (reg:DI 0 ax [359])
                (ashift:DI (reg:DI 0 ax [359])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 513 {*ashldi3_1}
     (nil))
(insn 535 534 536 43 (parallel [
            (set (reg:DI 0 ax [359])
                (plus:DI (reg:DI 0 ax [359])
                    (reg:DI 1 dx [orig:225 D.6863 ] [225])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:225 D.6863 ] [225])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:225 D.6863 ] [225])
                (const_int 19 [0x13]))
            (nil))))
(insn 536 535 537 43 (parallel [
            (set (reg:DI 0 ax [360])
                (ashift:DI (reg:DI 0 ax [359])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [359])
        (nil)))
(insn 537 536 538 43 (set (reg:DI 0 ax [359])
        (reg:DI 0 ax [360])) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [360])
        (nil)))
(insn 538 537 539 43 (set (reg:DI 1 dx [orig:226 D.6863 ] [226])
        (reg:DI 0 ax [359])) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [359])
        (nil)))
(insn 539 538 540 43 (set (reg/f:DI 0 ax [361])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:210 87 {*movdi_internal_rex64}
     (nil))
(insn 540 539 541 43 (parallel [
            (set (reg/f:DI 0 ax [orig:227 D.6869 ] [227])
                (plus:DI (reg/f:DI 0 ax [361])
                    (reg:DI 1 dx [orig:226 D.6863 ] [226])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:210 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [361])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:226 D.6863 ] [226])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:226 D.6863 ] [226]))
                (nil)))))
(insn 541 540 542 43 (set (reg:SI 0 ax [orig:228 D.6862 ] [228])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:227 D.6869 ] [227])
                (const_int 24 [0x18])) [0 _195->data_zero_fill+0 S4 A32])) sim2fitman_preproc.cpp:210 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:227 D.6869 ] [227])
        (nil)))
(insn 542 541 543 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:228 D.6862 ] [228])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:210 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:228 D.6862 ] [228])
        (nil)))
(jump_insn 543 542 544 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 557)
            (pc))) sim2fitman_preproc.cpp:210 612 {*jcc_1}
     (nil)
 -> 557)
;;  succ:       44 (FALLTHRU)
;;              45
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 229 230 231 362 363 364 365
(note 544 543 545 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 545 544 546 44 (set (reg/f:DI 0 ax [362])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 546 545 547 44 (parallel [
            (set (reg/f:DI 0 ax [orig:229 D.6864 ] [229])
                (plus:DI (reg/f:DI 0 ax [362])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:211 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [362])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])
                (const_int 8 [0x8]))
            (nil))))
(insn 547 546 548 44 (set (reg/f:DI 4 si [orig:230 D.6865 ] [230])
        (mem/f:DI (reg/f:DI 0 ax [orig:229 D.6864 ] [229]) [0 *_197+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:229 D.6864 ] [229])
        (nil)))
(insn 548 547 549 44 (set (reg/f:DI 0 ax [363])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 out_data+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 549 548 550 44 (set (reg/f:DI 0 ax [orig:231 D.6865 ] [231])
        (mem/f:DI (reg/f:DI 0 ax [363]) [0 *out_data_14(D)+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [363])
        (nil)))
(insn 550 549 551 44 (set (reg:DI 2 cx [364])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 551 550 552 44 (set (reg:DI 1 dx [365])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 552 551 553 44 (set (reg:DI 2 cx)
        (reg:DI 2 cx [364])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [364])
        (nil)))
(insn 553 552 554 44 (set (reg:DI 1 dx)
        (reg:DI 1 dx [365])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [365])
        (nil)))
(insn 554 553 555 44 (set (reg:DI 4 si)
        (reg/f:DI 4 si [orig:230 D.6865 ] [230])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 4 si [orig:230 D.6865 ] [230])
        (nil)))
(insn 555 554 556 44 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:231 D.6865 ] [231])) sim2fitman_preproc.cpp:211 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:231 D.6865 ] [231])
        (nil)))
(call_insn 556 555 557 44 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9zero_fillPfS_P12Procpar_infoP10Preprocess") [flags 0x3]  <function_decl 0x7f917da79800 zero_fill>) [0 zero_fill S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:211 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       45 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43
;;              44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 557 556 558 45 27 "" [1 uses])
(note 558 557 559 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 559 558 560 45 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:209 273 {*addsi_1}
     (nil))
;;  succ:       46 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 (FALLTHRU,DFS_BACK)
;;              42 [100.0%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 224 366
(code_label 560 559 561 46 26 "" [1 uses])
(note 561 560 562 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 562 561 563 46 (set (reg/f:DI 0 ax [366])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 fid+0 S8 A64])) sim2fitman_preproc.cpp:209 87 {*movdi_internal_rex64}
     (nil))
(insn 563 562 565 46 (set (reg:SI 0 ax [orig:224 D.6862 ] [224])
        (mem:SI (reg/f:DI 0 ax [366]) [0 *fid_10(D)+0 S4 A32])) sim2fitman_preproc.cpp:209 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [366])
        (nil)))
(insn 565 563 566 46 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:224 D.6862 ] [224])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:209 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:224 D.6862 ] [224])
        (nil)))
(jump_insn 566 565 567 46 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 564)
            (pc))) sim2fitman_preproc.cpp:209 612 {*jcc_1}
     (nil)
 -> 564)
;;  succ:       43
;;              47 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 232 233
(note 567 566 568 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 568 567 571 47 (set (reg:SI 0 ax [orig:232 D.6862 ] [232])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:218 89 {*movsi_internal}
     (nil))
(insn 571 568 575 47 (set (reg:SI 0 ax [orig:233 <retval> ] [233])
        (reg:SI 0 ax [orig:232 D.6862 ] [232])) sim2fitman_preproc.cpp:218 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:232 D.6862 ] [232])
        (nil)))
(insn 575 571 578 47 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:233 <retval> ] [233])) sim2fitman_preproc.cpp:219 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:233 <retval> ] [233])
        (nil)))
(insn 578 575 0 47 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:219 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int scale(float*, Procpar_info*, Preprocess*) (_Z5scalePfP12Procpar_infoP10Preprocess, funcdef_no=3, decl_uid=5325, cgraph_uid=3)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 9:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 10:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 17:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 24
	 Choosing alt 0 in insn 24:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 25:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 27:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 28
	 Choosing alt 0 in insn 28:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 29:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 32:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 38:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 41
	 Choosing alt 0 in insn 41:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 42:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 44:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 45
	 Choosing alt 0 in insn 45:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 46:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 49:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 51
	 Choosing alt 0 in insn 51:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 52:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) x  (1) x  (2) 0 {*absnegsf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 56:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 65:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 66:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 67
	 Choosing alt 0 in insn 67:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 68:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 69:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 72:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 81:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 83:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 84
	 Choosing alt 0 in insn 84:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 85:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 87:  (0) x  (1) x  (2) 0 {*absnegsf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 88:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 89:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 90:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 91:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 94:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 95:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 97
	 Choosing alt 0 in insn 97:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 98:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 100:  (0) x  (1) x  (2) 0 {*absnegsf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 101:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 102:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 104:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 105:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 110:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 113:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 118:  (0) r  (1) r  (2) le {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 127:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 128:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 129:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 132:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 133:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 134:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 135
	 Choosing alt 0 in insn 135:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 136:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 137:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 138:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 140:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 141:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 142
	 Choosing alt 0 in insn 142:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 143:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 144:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 145:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 146:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 147
	 Choosing alt 0 in insn 147:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 148:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 149:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 150:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 152:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 154:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 155:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 160:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 162:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 163:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 164
	 Choosing alt 0 in insn 164:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 165:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 166:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 167:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 168:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 169:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 170
	 Choosing alt 0 in insn 170:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 171:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 172:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 173
	 Choosing alt 0 in insn 173:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 174:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 181:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 182:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 183:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 184
	 Choosing alt 0 in insn 184:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 185:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 186:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 187:  (0) x  (1) x  (2) 0 {*absnegsf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 188:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 189:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 190:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 198:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 199:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 200:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 201
	 Choosing alt 0 in insn 201:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 202:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 203:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 204:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 206:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 213:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 214:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 215:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 216:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 217:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 218
	 Choosing alt 0 in insn 218:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 219:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 220:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 221:  (0) x  (1) x  (2) 0 {*absnegsf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 222:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 223:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 224:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 225:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 226:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 227:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 228:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 229:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 230:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 231:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 232
	 Choosing alt 0 in insn 232:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 233:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 234:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 235:  (0) x  (1) x  (2) 0 {*absnegsf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 236:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 237:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 238:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 239:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 240:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 241:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 244:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 245:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 246:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 248:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 249:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 253:  (0) r  (1) r  (2) le {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 254:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 260:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 262:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 263:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 264:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 265:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 268:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 269:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 270:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 271:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 272
	 Choosing alt 0 in insn 272:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 273:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 274:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 275:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 276:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 277:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 278:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 279:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 280
	 Choosing alt 0 in insn 280:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 281:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 282:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 283:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 284:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 285
	 Choosing alt 0 in insn 285:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 287:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 288:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 290:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 292:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 293:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 299:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 300:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 301:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 302:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 303
	 Choosing alt 0 in insn 303:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 304:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 305:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 306:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 307:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 308:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 309:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 310
	 Choosing alt 0 in insn 310:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 311:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 312:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 313
	 Choosing alt 0 in insn 313:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 314:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 319:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 322:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 323:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 324:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 326:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 329:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21

********** Pseudo live ranges #1: **********

  BB 21
   Insn 339: point = 0
   Insn 336: point = 0
   Insn 332: point = 1
   Insn 329: point = 3
  BB 20
   Insn 327: point = 4
   Insn 326: point = 4
   Insn 324: point = 5
   Insn 323: point = 7
   Insn 322: point = 9
  BB 2
   Insn 356: point = 10
   Insn 11: point = 10
   Insn 10: point = 10
   Insn 9: point = 11
   Insn 8: point = 12
   Insn 4: point = 12
   Insn 3: point = 12
   Insn 2: point = 12
  BB 19
   Insn 319: point = 12
  BB 17
   Insn 360: point = 12
   Insn 293: point = 12
   Insn 292: point = 13
   Insn 291: point = 15
   Insn 290: point = 16
   Insn 289: point = 16
   Insn 288: point = 17
   Insn 287: point = 19
   Insn 286: point = 20
   Insn 285: point = 22
   Insn 284: point = 24
   Insn 283: point = 26
   Insn 282: point = 27
   Insn 281: point = 29
   Insn 280: point = 31
   Insn 279: point = 33
   Insn 278: point = 34
   Insn 277: point = 36
   Insn 276: point = 38
   Insn 275: point = 40
   Insn 274: point = 42
   Insn 273: point = 43
   Insn 272: point = 45
   Insn 271: point = 47
   Insn 270: point = 48
   Insn 269: point = 50
   Insn 268: point = 52
   Insn 267: point = 54
   Insn 266: point = 56
   Insn 265: point = 57
   Insn 264: point = 59
   Insn 263: point = 60
   Insn 262: point = 62
   Insn 261: point = 64
   Insn 260: point = 66
  BB 18
   Insn 314: point = 67
   Insn 313: point = 68
   Insn 312: point = 70
   Insn 311: point = 71
   Insn 310: point = 73
   Insn 309: point = 75
   Insn 308: point = 76
   Insn 307: point = 78
   Insn 306: point = 80
   Insn 305: point = 82
   Insn 304: point = 84
   Insn 303: point = 85
   Insn 302: point = 87
   Insn 301: point = 88
   Insn 300: point = 90
   Insn 299: point = 92
   Insn 298: point = 94
  BB 16
   Insn 258: point = 95
   Insn 257: point = 95
   Insn 256: point = 96
   Insn 255: point = 98
   Insn 254: point = 100
   Insn 253: point = 101
   Insn 252: point = 103
  BB 15
   Insn 250: point = 104
   Insn 249: point = 104
   Insn 248: point = 105
   Insn 247: point = 107
   Insn 246: point = 108
   Insn 245: point = 109
   Insn 244: point = 110
  BB 14
   Insn 242: point = 111
   Insn 241: point = 111
   Insn 240: point = 112
   Insn 239: point = 114
   Insn 238: point = 115
   Insn 237: point = 116
   Insn 236: point = 117
   Insn 235: point = 119
   Insn 234: point = 121
   Insn 233: point = 122
   Insn 232: point = 124
   Insn 231: point = 126
   Insn 230: point = 127
   Insn 229: point = 129
   Insn 228: point = 131
   Insn 227: point = 133
   Insn 226: point = 135
   Insn 225: point = 136
   Insn 224: point = 137
   Insn 223: point = 139
   Insn 222: point = 141
   Insn 221: point = 142
   Insn 220: point = 144
   Insn 219: point = 145
   Insn 218: point = 147
   Insn 217: point = 149
   Insn 216: point = 150
   Insn 215: point = 152
   Insn 214: point = 154
   Insn 213: point = 156
  BB 13
   Insn 208: point = 157
   Insn 207: point = 157
   Insn 206: point = 158
  BB 12
   Insn 205: point = 160
   Insn 204: point = 160
   Insn 203: point = 161
   Insn 202: point = 162
   Insn 201: point = 164
   Insn 200: point = 166
   Insn 199: point = 167
   Insn 198: point = 169
   Insn 197: point = 171
   Insn 196: point = 173
  BB 11
   Insn 191: point = 174
   Insn 190: point = 174
   Insn 189: point = 175
   Insn 188: point = 176
   Insn 187: point = 178
   Insn 186: point = 180
   Insn 185: point = 181
   Insn 184: point = 183
   Insn 183: point = 185
   Insn 182: point = 186
   Insn 181: point = 188
   Insn 180: point = 190
   Insn 179: point = 192
  BB 9
   Insn 358: point = 193
   Insn 155: point = 193
   Insn 154: point = 194
   Insn 153: point = 196
   Insn 152: point = 197
   Insn 151: point = 197
   Insn 150: point = 198
   Insn 149: point = 200
   Insn 148: point = 201
   Insn 147: point = 203
   Insn 146: point = 205
   Insn 145: point = 207
   Insn 144: point = 208
   Insn 143: point = 210
   Insn 142: point = 212
   Insn 141: point = 214
   Insn 140: point = 215
   Insn 139: point = 217
   Insn 138: point = 219
   Insn 137: point = 221
   Insn 136: point = 222
   Insn 135: point = 224
   Insn 134: point = 226
   Insn 133: point = 227
   Insn 132: point = 229
   Insn 131: point = 231
   Insn 130: point = 233
   Insn 129: point = 234
   Insn 128: point = 236
   Insn 127: point = 237
   Insn 126: point = 239
   Insn 125: point = 241
  BB 10
   Insn 174: point = 242
   Insn 173: point = 243
   Insn 172: point = 245
   Insn 171: point = 246
   Insn 170: point = 248
   Insn 169: point = 250
   Insn 168: point = 251
   Insn 167: point = 253
   Insn 166: point = 255
   Insn 165: point = 257
   Insn 164: point = 258
   Insn 163: point = 260
   Insn 162: point = 261
   Insn 161: point = 263
   Insn 160: point = 265
  BB 8
   Insn 123: point = 266
   Insn 122: point = 266
   Insn 121: point = 267
   Insn 120: point = 269
   Insn 119: point = 271
   Insn 118: point = 272
   Insn 117: point = 274
  BB 7
   Insn 115: point = 275
   Insn 114: point = 275
   Insn 113: point = 276
   Insn 112: point = 278
   Insn 111: point = 279
   Insn 110: point = 280
   Insn 109: point = 281
  BB 6
   Insn 107: point = 282
   Insn 106: point = 282
   Insn 105: point = 283
   Insn 104: point = 285
   Insn 103: point = 286
   Insn 102: point = 287
   Insn 101: point = 288
   Insn 100: point = 290
   Insn 99: point = 292
   Insn 98: point = 293
   Insn 97: point = 295
   Insn 96: point = 297
   Insn 95: point = 298
   Insn 94: point = 300
   Insn 93: point = 302
   Insn 92: point = 304
   Insn 91: point = 305
   Insn 90: point = 306
   Insn 89: point = 308
   Insn 88: point = 310
   Insn 87: point = 311
   Insn 86: point = 313
   Insn 85: point = 314
   Insn 84: point = 316
   Insn 83: point = 318
   Insn 82: point = 319
   Insn 81: point = 321
   Insn 80: point = 323
   Insn 79: point = 325
  BB 5
   Insn 74: point = 326
   Insn 73: point = 326
   Insn 72: point = 327
  BB 4
   Insn 71: point = 329
   Insn 70: point = 329
   Insn 69: point = 330
   Insn 68: point = 331
   Insn 67: point = 333
   Insn 66: point = 335
   Insn 65: point = 336
   Insn 64: point = 338
   Insn 63: point = 340
  BB 3
   Insn 58: point = 341
   Insn 57: point = 341
   Insn 56: point = 342
   Insn 55: point = 343
   Insn 54: point = 345
   Insn 53: point = 347
   Insn 52: point = 348
   Insn 51: point = 350
   Insn 50: point = 352
   Insn 49: point = 353
   Insn 48: point = 355
   Insn 47: point = 357
   Insn 46: point = 358
   Insn 45: point = 359
   Insn 44: point = 361
   Insn 43: point = 363
   Insn 42: point = 364
   Insn 41: point = 366
   Insn 40: point = 368
   Insn 39: point = 369
   Insn 38: point = 371
   Insn 37: point = 373
   Insn 36: point = 375
   Insn 35: point = 376
   Insn 34: point = 378
   Insn 33: point = 379
   Insn 32: point = 381
   Insn 31: point = 383
   Insn 30: point = 385
   Insn 29: point = 386
   Insn 28: point = 387
   Insn 27: point = 389
   Insn 26: point = 391
   Insn 25: point = 392
   Insn 24: point = 394
   Insn 23: point = 396
   Insn 22: point = 397
   Insn 21: point = 399
   Insn 20: point = 401
   Insn 19: point = 402
   Insn 18: point = 404
   Insn 17: point = 405
   Insn 16: point = 407
   Insn 15: point = 409
 r59: [6..7]
 r60: [4..5]
 r61: [406..407]
 r62: [403..405]
 r63: [386..402]
 r64: [398..399]
 r65: [395..397]
 r66: [393..394]
 r67: [388..392]
 r68: [388..389]
 r69: [386..387]
 r70: [382..383]
 r71: [380..381]
 r72: [377..379]
 r73: [358..376]
 r74: [372..373]
 r75: [370..371]
 r76: [367..369]
 r77: [365..366]
 r78: [360..364]
 r79: [360..361]
 r80: [358..359]
 r81: [354..355]
 r82: [351..353]
 r83: [349..350]
 r84: [346..348]
 r85: [344..345]
 r86: [341..343]
 r87: [337..338]
 r88: [334..336]
 r89: [332..333]
 r90: [326..331]
 r91: [322..323]
 r92: [320..321]
 r93: [317..319]
 r94: [315..316]
 r95: [312..314]
 r96: [307..311]
 r97: [307..308]
 r98: [301..302]
 r99: [299..300]
 r100: [296..298]
 r101: [294..295]
 r102: [291..293]
 r103: [289..290]
 r104: [286..288]
 r105: [284..285]
 r106: [282..283]
 r107: [279..281]
 r108: [277..278]
 r109: [275..276]
 r110: [266..272]
 r111: [268..269]
 r112: [266..267]
 r113: [238..239]
 r114: [235..237]
 r115: [193..234]
 r116: [230..231]
 r117: [228..229]
 r118: [225..227]
 r119: [223..224]
 r120: [209..222]
 r121: [218..219]
 r122: [216..217]
 r123: [213..215]
 r124: [211..212]
 r125: [209..210]
 r126: [204..208]
 r127: [204..205]
 r128: [202..203]
 r129: [199..201]
 r130: [197..198]
 r131: [195..196]
 r132: [193..194]
 r133: [262..263]
 r134: [259..261]
 r135: [242..258]
 r136: [254..255]
 r137: [252..253]
 r138: [249..251]
 r139: [247..248]
 r140: [244..246]
 r141: [242..243]
 r142: [189..190]
 r143: [187..188]
 r144: [184..186]
 r145: [182..183]
 r146: [179..181]
 r147: [177..178]
 r148: [174..176]
 r149: [170..171]
 r150: [168..169]
 r151: [165..167]
 r152: [163..164]
 r153: [157..162]
 r154: [153..154]
 r155: [151..152]
 r156: [148..150]
 r157: [146..147]
 r158: [143..145]
 r159: [138..142]
 r160: [138..139]
 r161: [132..133]
 r162: [130..131]
 r163: [128..129]
 r164: [125..127]
 r165: [123..124]
 r166: [120..122]
 r167: [118..119]
 r168: [115..117]
 r169: [113..114]
 r170: [111..112]
 r171: [108..110]
 r172: [106..107]
 r173: [104..105]
 r174: [95..101]
 r175: [97..98]
 r176: [95..96]
 r177: [63..64]
 r178: [61..62]
 r179: [58..60]
 r180: [12..57]
 r181: [53..54]
 r182: [51..52]
 r183: [49..50]
 r184: [46..48]
 r185: [44..45]
 r186: [28..43]
 r187: [39..40]
 r188: [37..38]
 r189: [35..36]
 r190: [32..34]
 r191: [30..31]
 r192: [28..29]
 r193: [23..27]
 r194: [23..24]
 r195: [21..22]
 r196: [18..20]
 r197: [16..17]
 r198: [14..15]
 r199: [12..13]
 r200: [91..92]
 r201: [89..90]
 r202: [86..88]
 r203: [67..85]
 r204: [81..82]
 r205: [79..80]
 r206: [77..78]
 r207: [74..76]
 r208: [72..73]
 r209: [69..71]
 r210: [67..68]
 r211: [2..3]
 r212: [0..1]
 r213: [10..11]
 r214: [408..409]
 r215: [403..404]
 r216: [400..401]
 r217: [395..396]
 r218: [390..391]
 r219: [384..385]
 r220: [377..378]
 r221: [374..375]
 r222: [367..368]
 r223: [362..363]
 r224: [356..357]
 r225: [351..352]
 r226: [346..347]
 r227: [341..342]
 r228: [339..340]
 r229: [334..335]
 r230: [329..330]
 r231: [326..327]
 r232: [324..325]
 r233: [317..318]
 r234: [312..313]
 r235: [309..310]
 r236: [305..306]
 r237: [303..304]
 r238: [296..297]
 r239: [291..292]
 r240: [286..287]
 r241: [279..280]
 r242: [273..274]
 r243: [270..271]
 r244: [240..241]
 r245: [235..236]
 r246: [232..233]
 r247: [225..226]
 r248: [220..221]
 r249: [213..214]
 r250: [206..207]
 r251: [199..200]
 r252: [264..265]
 r253: [259..260]
 r254: [256..257]
 r255: [249..250]
 r256: [244..245]
 r257: [191..192]
 r258: [184..185]
 r259: [179..180]
 r260: [174..175]
 r261: [172..173]
 r262: [165..166]
 r263: [160..161]
 r264: [157..158]
 r265: [155..156]
 r266: [148..149]
 r267: [143..144]
 r268: [140..141]
 r269: [136..137]
 r270: [134..135]
 r271: [125..126]
 r272: [120..121]
 r273: [115..116]
 r274: [108..109]
 r275: [102..103]
 r276: [99..100]
 r277: [65..66]
 r278: [58..59]
 r279: [55..56]
 r280: [46..47]
 r281: [41..42]
 r282: [32..33]
 r283: [25..26]
 r284: [18..19]
 r285: [93..94]
 r286: [86..87]
 r287: [83..84]
 r288: [74..75]
 r289: [69..70]
 r290: [8..9]
Compressing live ranges: from 410 to 352 - 85%
Ranges after the compression:
 r59: [6..7]
 r60: [4..5]
 r61: [348..349]
 r62: [346..347]
 r63: [332..345]
 r64: [342..343]
 r65: [340..341]
 r66: [338..339]
 r67: [334..337]
 r68: [334..335]
 r69: [332..333]
 r70: [328..329]
 r71: [326..327]
 r72: [324..325]
 r73: [308..323]
 r74: [320..321]
 r75: [318..319]
 r76: [316..317]
 r77: [314..315]
 r78: [310..313]
 r79: [310..311]
 r80: [308..309]
 r81: [304..305]
 r82: [302..303]
 r83: [300..301]
 r84: [298..299]
 r85: [296..297]
 r86: [294..295]
 r87: [290..291]
 r88: [288..289]
 r89: [286..287]
 r90: [282..285]
 r91: [278..279]
 r92: [276..277]
 r93: [274..275]
 r94: [272..273]
 r95: [270..271]
 r96: [266..269]
 r97: [266..267]
 r98: [260..261]
 r99: [258..259]
 r100: [256..257]
 r101: [254..255]
 r102: [252..253]
 r103: [250..251]
 r104: [248..249]
 r105: [246..247]
 r106: [244..245]
 r107: [242..243]
 r108: [240..241]
 r109: [238..239]
 r110: [230..235]
 r111: [232..233]
 r112: [230..231]
 r113: [206..207]
 r114: [204..205]
 r115: [168..203]
 r116: [200..201]
 r117: [198..199]
 r118: [196..197]
 r119: [194..195]
 r120: [182..193]
 r121: [190..191]
 r122: [188..189]
 r123: [186..187]
 r124: [184..185]
 r125: [182..183]
 r126: [178..181]
 r127: [178..179]
 r128: [176..177]
 r129: [174..175]
 r130: [172..173]
 r131: [170..171]
 r132: [168..169]
 r133: [226..227]
 r134: [224..225]
 r135: [210..223]
 r136: [220..221]
 r137: [218..219]
 r138: [216..217]
 r139: [214..215]
 r140: [212..213]
 r141: [210..211]
 r142: [164..165]
 r143: [162..163]
 r144: [160..161]
 r145: [158..159]
 r146: [156..157]
 r147: [154..155]
 r148: [152..153]
 r149: [148..149]
 r150: [146..147]
 r151: [144..145]
 r152: [142..143]
 r153: [138..141]
 r154: [134..135]
 r155: [132..133]
 r156: [130..131]
 r157: [128..129]
 r158: [126..127]
 r159: [122..125]
 r160: [122..123]
 r161: [116..117]
 r162: [114..115]
 r163: [112..113]
 r164: [110..111]
 r165: [108..109]
 r166: [106..107]
 r167: [104..105]
 r168: [102..103]
 r169: [100..101]
 r170: [98..99]
 r171: [96..97]
 r172: [94..95]
 r173: [92..93]
 r174: [84..89]
 r175: [86..87]
 r176: [84..85]
 r177: [56..57]
 r178: [54..55]
 r179: [52..53]
 r180: [12..51]
 r181: [48..49]
 r182: [46..47]
 r183: [44..45]
 r184: [42..43]
 r185: [40..41]
 r186: [26..39]
 r187: [36..37]
 r188: [34..35]
 r189: [32..33]
 r190: [30..31]
 r191: [28..29]
 r192: [26..27]
 r193: [22..25]
 r194: [22..23]
 r195: [20..21]
 r196: [18..19]
 r197: [16..17]
 r198: [14..15]
 r199: [12..13]
 r200: [80..81]
 r201: [78..79]
 r202: [76..77]
 r203: [60..75]
 r204: [72..73]
 r205: [70..71]
 r206: [68..69]
 r207: [66..67]
 r208: [64..65]
 r209: [62..63]
 r210: [60..61]
 r211: [2..3]
 r212: [0..1]
 r213: [10..11]
 r214: [350..351]
 r215: [346..347]
 r216: [344..345]
 r217: [340..341]
 r218: [336..337]
 r219: [330..331]
 r220: [324..325]
 r221: [322..323]
 r222: [316..317]
 r223: [312..313]
 r224: [306..307]
 r225: [302..303]
 r226: [298..299]
 r227: [294..295]
 r228: [292..293]
 r229: [288..289]
 r230: [284..285]
 r231: [282..283]
 r232: [280..281]
 r233: [274..275]
 r234: [270..271]
 r235: [268..269]
 r236: [264..265]
 r237: [262..263]
 r238: [256..257]
 r239: [252..253]
 r240: [248..249]
 r241: [242..243]
 r242: [236..237]
 r243: [234..235]
 r244: [208..209]
 r245: [204..205]
 r246: [202..203]
 r247: [196..197]
 r248: [192..193]
 r249: [186..187]
 r250: [180..181]
 r251: [174..175]
 r252: [228..229]
 r253: [224..225]
 r254: [222..223]
 r255: [216..217]
 r256: [212..213]
 r257: [166..167]
 r258: [160..161]
 r259: [156..157]
 r260: [152..153]
 r261: [150..151]
 r262: [144..145]
 r263: [140..141]
 r264: [138..139]
 r265: [136..137]
 r266: [130..131]
 r267: [126..127]
 r268: [124..125]
 r269: [120..121]
 r270: [118..119]
 r271: [110..111]
 r272: [106..107]
 r273: [102..103]
 r274: [96..97]
 r275: [90..91]
 r276: [88..89]
 r277: [58..59]
 r278: [52..53]
 r279: [50..51]
 r280: [42..43]
 r281: [38..39]
 r282: [30..31]
 r283: [24..25]
 r284: [18..19]
 r285: [82..83]
 r286: [76..77]
 r287: [74..75]
 r288: [66..67]
 r289: [62..63]
 r290: [8..9]

********** Undoing inheritance #1: **********


********** Local #2: **********

New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 323
changing reg in insn 324
changing reg in insn 324
changing reg in insn 326
changing reg in insn 16
changing reg in insn 17
changing reg in insn 17
changing reg in insn 19
changing reg in insn 19
changing reg in insn 19
changing reg in insn 29
changing reg in insn 21
changing reg in insn 22
changing reg in insn 22
changing reg in insn 24
changing reg in insn 24
changing reg in insn 25
changing reg in insn 25
changing reg in insn 27
changing reg in insn 28
changing reg in insn 29
changing reg in insn 31
changing reg in insn 32
changing reg in insn 32
changing reg in insn 33
changing reg in insn 33
changing reg in insn 35
changing reg in insn 35
changing reg in insn 35
changing reg in insn 46
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 39
changing reg in insn 39
changing reg in insn 41
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 48
changing reg in insn 49
changing reg in insn 49
changing reg in insn 51
changing reg in insn 51
changing reg in insn 52
changing reg in insn 52
changing reg in insn 54
changing reg in insn 54
changing reg in insn 54
changing reg in insn 55
changing reg in insn 55
changing reg in insn 57
changing reg in insn 64
changing reg in insn 65
changing reg in insn 65
changing reg in insn 67
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 73
changing reg in insn 70
changing reg in insn 80
changing reg in insn 81
changing reg in insn 81
changing reg in insn 82
changing reg in insn 82
changing reg in insn 84
changing reg in insn 84
changing reg in insn 85
changing reg in insn 85
changing reg in insn 87
changing reg in insn 87
changing reg in insn 87
changing reg in insn 90
changing reg in insn 89
changing reg in insn 90
changing reg in insn 93
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 95
changing reg in insn 97
changing reg in insn 97
changing reg in insn 98
changing reg in insn 98
changing reg in insn 100
changing reg in insn 100
changing reg in insn 100
changing reg in insn 101
changing reg in insn 101
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 105
changing reg in insn 106
changing reg in insn 109
changing reg in insn 111
changing reg in insn 112
changing reg in insn 113
changing reg in insn 113
changing reg in insn 114
changing reg in insn 118
changing reg in insn 122
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 122
changing reg in insn 126
changing reg in insn 127
changing reg in insn 127
changing reg in insn 129
changing reg in insn 129
changing reg in insn 129
changing reg in insn 155
changing reg in insn 131
changing reg in insn 132
changing reg in insn 132
changing reg in insn 133
changing reg in insn 133
changing reg in insn 135
changing reg in insn 135
changing reg in insn 136
changing reg in insn 136
changing reg in insn 144
changing reg in insn 138
changing reg in insn 139
changing reg in insn 139
changing reg in insn 140
changing reg in insn 140
changing reg in insn 142
changing reg in insn 142
changing reg in insn 143
changing reg in insn 143
changing reg in insn 144
changing reg in insn 144
changing reg in insn 146
changing reg in insn 147
changing reg in insn 148
changing reg in insn 148
changing reg in insn 150
changing reg in insn 150
changing reg in insn 151
changing reg in insn 153
changing reg in insn 154
changing reg in insn 154
changing reg in insn 155
changing reg in insn 161
changing reg in insn 162
changing reg in insn 162
changing reg in insn 164
changing reg in insn 164
changing reg in insn 174
changing reg in insn 166
changing reg in insn 167
changing reg in insn 167
changing reg in insn 168
changing reg in insn 168
changing reg in insn 170
changing reg in insn 170
changing reg in insn 171
changing reg in insn 171
changing reg in insn 173
changing reg in insn 174
changing reg in insn 180
changing reg in insn 181
changing reg in insn 181
changing reg in insn 182
changing reg in insn 182
changing reg in insn 184
changing reg in insn 184
changing reg in insn 185
changing reg in insn 185
changing reg in insn 187
changing reg in insn 187
changing reg in insn 187
changing reg in insn 188
changing reg in insn 188
changing reg in insn 190
changing reg in insn 197
changing reg in insn 198
changing reg in insn 198
changing reg in insn 199
changing reg in insn 199
changing reg in insn 201
changing reg in insn 201
changing reg in insn 202
changing reg in insn 202
changing reg in insn 207
changing reg in insn 204
changing reg in insn 214
changing reg in insn 215
changing reg in insn 215
changing reg in insn 216
changing reg in insn 216
changing reg in insn 218
changing reg in insn 218
changing reg in insn 219
changing reg in insn 219
changing reg in insn 221
changing reg in insn 221
changing reg in insn 221
changing reg in insn 224
changing reg in insn 223
changing reg in insn 224
changing reg in insn 227
changing reg in insn 228
changing reg in insn 228
changing reg in insn 229
changing reg in insn 229
changing reg in insn 230
changing reg in insn 230
changing reg in insn 232
changing reg in insn 232
changing reg in insn 233
changing reg in insn 233
changing reg in insn 235
changing reg in insn 235
changing reg in insn 235
changing reg in insn 236
changing reg in insn 236
changing reg in insn 238
changing reg in insn 239
changing reg in insn 240
changing reg in insn 240
changing reg in insn 241
changing reg in insn 244
changing reg in insn 246
changing reg in insn 247
changing reg in insn 248
changing reg in insn 248
changing reg in insn 249
changing reg in insn 253
changing reg in insn 257
changing reg in insn 255
changing reg in insn 256
changing reg in insn 256
changing reg in insn 257
changing reg in insn 261
changing reg in insn 262
changing reg in insn 262
changing reg in insn 263
changing reg in insn 263
changing reg in insn 265
changing reg in insn 265
changing reg in insn 265
changing reg in insn 293
changing reg in insn 267
changing reg in insn 268
changing reg in insn 268
changing reg in insn 269
changing reg in insn 269
changing reg in insn 270
changing reg in insn 270
changing reg in insn 272
changing reg in insn 272
changing reg in insn 273
changing reg in insn 273
changing reg in insn 282
changing reg in insn 275
changing reg in insn 276
changing reg in insn 276
changing reg in insn 277
changing reg in insn 277
changing reg in insn 278
changing reg in insn 278
changing reg in insn 280
changing reg in insn 280
changing reg in insn 281
changing reg in insn 281
changing reg in insn 282
changing reg in insn 282
changing reg in insn 284
changing reg in insn 285
changing reg in insn 286
changing reg in insn 286
changing reg in insn 288
changing reg in insn 288
changing reg in insn 289
changing reg in insn 291
changing reg in insn 292
changing reg in insn 292
changing reg in insn 293
changing reg in insn 299
changing reg in insn 300
changing reg in insn 300
changing reg in insn 301
changing reg in insn 301
changing reg in insn 303
changing reg in insn 303
changing reg in insn 314
changing reg in insn 305
changing reg in insn 306
changing reg in insn 306
changing reg in insn 307
changing reg in insn 307
changing reg in insn 308
changing reg in insn 308
changing reg in insn 310
changing reg in insn 310
changing reg in insn 311
changing reg in insn 311
changing reg in insn 313
changing reg in insn 314
changing reg in insn 329
changing reg in insn 332
changing reg in insn 332
changing reg in insn 336
changing reg in insn 9
changing reg in insn 10
changing reg in insn 15
changing reg in insn 16
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 23
changing reg in insn 26
changing reg in insn 27
changing reg in insn 30
changing reg in insn 31
changing reg in insn 34
changing reg in insn 35
changing reg in insn 36
changing reg in insn 37
changing reg in insn 40
changing reg in insn 43
changing reg in insn 44
changing reg in insn 47
changing reg in insn 48
changing reg in insn 50
changing reg in insn 53
changing reg in insn 54
changing reg in insn 56
changing reg in insn 57
changing reg in insn 63
changing reg in insn 64
changing reg in insn 66
changing reg in insn 69
changing reg in insn 70
changing reg in insn 72
changing reg in insn 73
changing reg in insn 79
changing reg in insn 80
changing reg in insn 83
changing reg in insn 86
changing reg in insn 87
changing reg in insn 88
changing reg in insn 89
changing reg in insn 90
changing reg in insn 91
changing reg in insn 92
changing reg in insn 93
changing reg in insn 96
changing reg in insn 99
changing reg in insn 100
changing reg in insn 102
changing reg in insn 103
changing reg in insn 110
changing reg in insn 111
changing reg in insn 117
changing reg in insn 118
changing reg in insn 119
changing reg in insn 120
changing reg in insn 125
changing reg in insn 126
changing reg in insn 128
changing reg in insn 129
changing reg in insn 130
changing reg in insn 131
changing reg in insn 134
changing reg in insn 137
changing reg in insn 138
changing reg in insn 141
changing reg in insn 145
changing reg in insn 146
changing reg in insn 149
changing reg in insn 150
changing reg in insn 160
changing reg in insn 161
changing reg in insn 163
changing reg in insn 165
changing reg in insn 166
changing reg in insn 169
changing reg in insn 172
changing reg in insn 179
changing reg in insn 180
changing reg in insn 183
changing reg in insn 186
changing reg in insn 187
changing reg in insn 189
changing reg in insn 190
changing reg in insn 196
changing reg in insn 197
changing reg in insn 200
changing reg in insn 203
changing reg in insn 204
changing reg in insn 206
changing reg in insn 207
changing reg in insn 213
changing reg in insn 214
changing reg in insn 217
changing reg in insn 220
changing reg in insn 221
changing reg in insn 222
changing reg in insn 223
changing reg in insn 224
changing reg in insn 225
changing reg in insn 226
changing reg in insn 227
changing reg in insn 231
changing reg in insn 234
changing reg in insn 235
changing reg in insn 237
changing reg in insn 238
changing reg in insn 245
changing reg in insn 246
changing reg in insn 252
changing reg in insn 253
changing reg in insn 254
changing reg in insn 255
changing reg in insn 260
changing reg in insn 261
changing reg in insn 264
changing reg in insn 265
changing reg in insn 266
changing reg in insn 267
changing reg in insn 271
changing reg in insn 274
changing reg in insn 275
changing reg in insn 279
changing reg in insn 283
changing reg in insn 284
changing reg in insn 287
changing reg in insn 288
changing reg in insn 298
changing reg in insn 299
changing reg in insn 302
changing reg in insn 304
changing reg in insn 305
changing reg in insn 309
changing reg in insn 312
changing reg in insn 322
changing reg in insn 323
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 152.
verify found no changes in insn with uid = 290.


int scale(float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1]
;;  ref usage 	r0={123d,121u} r1={36d,34u,18e} r2={7d,4u,4e} r3={2d,2u} r4={3d,1u} r5={3d,1u} r6={1d,91u} r7={1d,23u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={99d,17u} r18={2d} r19={2d} r20={1d,1u,24e} r21={51d,52u} r22={31d,28u,6e} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 865{438d,375u,52e} in 286{284 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 213
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
        (reg:DI 5 di [ data ])) sim2fitman_preproc.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 procpar_info+0 S8 A64])
        (reg:DI 4 si [ procpar_info ])) sim2fitman_preproc.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ procpar_info ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 preprocess+0 S8 A64])
        (reg:DI 1 dx [ preprocess ])) sim2fitman_preproc.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ preprocess ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:226 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SF 0 ax [213])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:227 135 {*movsf_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 half+0 S4 A32])
        (reg:SF 0 ax [213])) sim2fitman_preproc.cpp:227 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [213])
        (nil)))
(insn 11 10 356 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:229 89 {*movsi_internal}
     (nil))
(jump_insn 356 11 357 2 (set (pc)
        (label_ref 320)) sim2fitman_preproc.cpp:229 650 {jump}
     (nil)
 -> 320)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 357 356 325)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 214 215 216 217 218 219 220 221 222 223 224 225 226 227
(code_label 325 357 14 3 46 "" [1 uses])
(note 14 325 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg:SI 0 ax [214])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:231 89 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 0 ax [orig:61 D.6874 ] [61])
        (sign_extend:DI (reg:SI 0 ax [214]))) sim2fitman_preproc.cpp:231 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [214])
        (nil)))
(insn 17 16 18 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.6874 ] [62])
                (ashift:DI (reg:DI 0 ax [orig:61 D.6874 ] [61])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:61 D.6874 ] [61])
        (nil)))
(insn 18 17 19 3 (set (reg/f:DI 0 ax [215])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 3 (parallel [
            (set (reg/f:DI 1 dx [orig:63 D.6875 ] [63])
                (plus:DI (reg:DI 1 dx [orig:62 D.6874 ] [62])
                    (reg/f:DI 0 ax [215])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [215])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.6874 ] [62])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:62 D.6874 ] [62]))
                (nil)))))
(insn 20 19 21 3 (set (reg:SI 0 ax [216])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:231 89 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:DI 0 ax [orig:64 D.6874 ] [64])
        (sign_extend:DI (reg:SI 0 ax [216]))) sim2fitman_preproc.cpp:231 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [216])
        (nil)))
(insn 22 21 23 3 (parallel [
            (set (reg:DI 2 cx [orig:65 D.6874 ] [65])
                (ashift:DI (reg:DI 0 ax [orig:64 D.6874 ] [64])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:64 D.6874 ] [64])
        (nil)))
(insn 23 22 24 3 (set (reg/f:DI 0 ax [217])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 3 (parallel [
            (set (reg/f:DI 0 ax [orig:66 D.6875 ] [66])
                (plus:DI (reg/f:DI 0 ax [217])
                    (reg:DI 2 cx [orig:65 D.6874 ] [65])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:231 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [217])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:65 D.6874 ] [65])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:65 D.6874 ] [65]))
                (nil)))))
(insn 25 24 26 3 (set (reg:SF 22 xmm1 [orig:67 D.6876 ] [67])
        (mem:SF (reg/f:DI 0 ax [orig:66 D.6875 ] [66]) [0 *_14+0 S4 A32])) sim2fitman_preproc.cpp:231 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:66 D.6875 ] [66])
        (nil)))
(insn 26 25 27 3 (set (reg/f:DI 0 ax [218])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 3 (set (reg:SF 21 xmm0 [orig:68 D.6876 ] [68])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [218])
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:231 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [218])
        (nil)))
(insn 28 27 29 3 (set (reg:SF 21 xmm0 [orig:69 D.6876 ] [69])
        (mult:SF (reg:SF 21 xmm0 [orig:68 D.6876 ] [68])
            (reg:SF 22 xmm1 [orig:67 D.6876 ] [67]))) sim2fitman_preproc.cpp:231 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:68 D.6876 ] [68])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:67 D.6876 ] [67])
            (nil))))
(insn 29 28 30 3 (set (mem:SF (reg/f:DI 1 dx [orig:63 D.6875 ] [63]) [0 *_11+0 S4 A32])
        (reg:SF 21 xmm0 [orig:69 D.6876 ] [69])) sim2fitman_preproc.cpp:231 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:69 D.6876 ] [69])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:63 D.6875 ] [63])
            (nil))))
(insn 30 29 31 3 (set (reg:SI 0 ax [219])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:232 89 {*movsi_internal}
     (nil))
(insn 31 30 32 3 (set (reg:DI 0 ax [orig:70 D.6877 ] [70])
        (sign_extend:DI (reg:SI 0 ax [219]))) sim2fitman_preproc.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [219])
        (nil)))
(insn 32 31 33 3 (parallel [
            (set (reg:DI 0 ax [orig:71 D.6877 ] [71])
                (plus:DI (reg:DI 0 ax [orig:70 D.6877 ] [70])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:70 D.6877 ] [70])
        (nil)))
(insn 33 32 34 3 (parallel [
            (set (reg:DI 1 dx [orig:72 D.6877 ] [72])
                (ashift:DI (reg:DI 0 ax [orig:71 D.6877 ] [71])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:71 D.6877 ] [71])
        (nil)))
(insn 34 33 35 3 (set (reg/f:DI 0 ax [220])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 3 (parallel [
            (set (reg/f:DI 1 dx [orig:73 D.6875 ] [73])
                (plus:DI (reg:DI 1 dx [orig:72 D.6877 ] [72])
                    (reg/f:DI 0 ax [220])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [220])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 D.6877 ] [72])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:72 D.6877 ] [72]))
                (nil)))))
(insn 36 35 37 3 (set (reg:SI 0 ax [221])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:232 89 {*movsi_internal}
     (nil))
(insn 37 36 38 3 (set (reg:DI 0 ax [orig:74 D.6877 ] [74])
        (sign_extend:DI (reg:SI 0 ax [221]))) sim2fitman_preproc.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [221])
        (nil)))
(insn 38 37 39 3 (parallel [
            (set (reg:DI 0 ax [orig:75 D.6877 ] [75])
                (plus:DI (reg:DI 0 ax [orig:74 D.6877 ] [74])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:74 D.6877 ] [74])
        (nil)))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 2 cx [orig:76 D.6877 ] [76])
                (ashift:DI (reg:DI 0 ax [orig:75 D.6877 ] [75])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:75 D.6877 ] [75])
        (nil)))
(insn 40 39 41 3 (set (reg/f:DI 0 ax [222])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 41 40 42 3 (parallel [
            (set (reg/f:DI 0 ax [orig:77 D.6875 ] [77])
                (plus:DI (reg/f:DI 0 ax [222])
                    (reg:DI 2 cx [orig:76 D.6877 ] [76])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [222])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:76 D.6877 ] [76])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:76 D.6877 ] [76]))
                (nil)))))
(insn 42 41 43 3 (set (reg:SF 22 xmm1 [orig:78 D.6876 ] [78])
        (mem:SF (reg/f:DI 0 ax [orig:77 D.6875 ] [77]) [0 *_26+0 S4 A32])) sim2fitman_preproc.cpp:232 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:77 D.6875 ] [77])
        (nil)))
(insn 43 42 44 3 (set (reg/f:DI 0 ax [223])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 3 (set (reg:SF 21 xmm0 [orig:79 D.6876 ] [79])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [223])
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:232 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [223])
        (nil)))
(insn 45 44 46 3 (set (reg:SF 21 xmm0 [orig:80 D.6876 ] [80])
        (mult:SF (reg:SF 21 xmm0 [orig:79 D.6876 ] [79])
            (reg:SF 22 xmm1 [orig:78 D.6876 ] [78]))) sim2fitman_preproc.cpp:232 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:79 D.6876 ] [79])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:78 D.6876 ] [78])
            (nil))))
(insn 46 45 47 3 (set (mem:SF (reg/f:DI 1 dx [orig:73 D.6875 ] [73]) [0 *_22+0 S4 A32])
        (reg:SF 21 xmm0 [orig:80 D.6876 ] [80])) sim2fitman_preproc.cpp:232 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:80 D.6876 ] [80])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:73 D.6875 ] [73])
            (nil))))
(insn 47 46 48 3 (set (reg:SI 0 ax [224])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:234 89 {*movsi_internal}
     (nil))
(insn 48 47 49 3 (set (reg:DI 0 ax [orig:81 D.6874 ] [81])
        (sign_extend:DI (reg:SI 0 ax [224]))) sim2fitman_preproc.cpp:234 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [224])
        (nil)))
(insn 49 48 50 3 (parallel [
            (set (reg:DI 1 dx [orig:82 D.6874 ] [82])
                (ashift:DI (reg:DI 0 ax [orig:81 D.6874 ] [81])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:81 D.6874 ] [81])
        (nil)))
(insn 50 49 51 3 (set (reg/f:DI 0 ax [225])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:234 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 52 3 (parallel [
            (set (reg/f:DI 0 ax [orig:83 D.6875 ] [83])
                (plus:DI (reg/f:DI 0 ax [225])
                    (reg:DI 1 dx [orig:82 D.6874 ] [82])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [225])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:82 D.6874 ] [82])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:82 D.6874 ] [82]))
                (nil)))))
(insn 52 51 53 3 (set (reg:SF 22 xmm1 [orig:84 D.6876 ] [84])
        (mem:SF (reg/f:DI 0 ax [orig:83 D.6875 ] [83]) [0 *_32+0 S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:83 D.6875 ] [83])
        (nil)))
(insn 53 52 54 3 (set (reg:V4SF 21 xmm0 [226])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:234 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 54 53 55 3 (parallel [
            (set (reg:SF 21 xmm0 [orig:85 D.6876 ] [85])
                (abs:SF (reg:SF 22 xmm1 [orig:84 D.6876 ] [84])))
            (use (reg:V4SF 21 xmm0 [226]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 21 xmm0 [226])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:84 D.6876 ] [84])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:84 D.6876 ] [84]))
                (nil)))))
(insn 55 54 56 3 (set (reg:DF 21 xmm0 [orig:86 D.6878 ] [86])
        (float_extend:DF (reg:SF 21 xmm0 [orig:85 D.6876 ] [85]))) sim2fitman_preproc.cpp:234 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:85 D.6876 ] [85])
        (nil)))
(insn 56 55 57 3 (set (reg:DF 22 xmm1 [227])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:234 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 57 56 58 3 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [227])
            (reg:DF 21 xmm0 [orig:86 D.6878 ] [86]))) sim2fitman_preproc.cpp:234 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [227])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:86 D.6878 ] [86])
            (nil))))
(jump_insn 58 57 62 3 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 177)
            (pc))) sim2fitman_preproc.cpp:234 612 {*jcc_1}
     (nil)
 -> 177)
;;  succ:       4 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 88 89 90 228 229 230
(note 62 58 63 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 4 (set (reg:SI 0 ax [228])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:234 89 {*movsi_internal}
     (nil))
(insn 64 63 65 4 (set (reg:DI 0 ax [orig:87 D.6874 ] [87])
        (sign_extend:DI (reg:SI 0 ax [228]))) sim2fitman_preproc.cpp:234 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [228])
        (nil)))
(insn 65 64 66 4 (parallel [
            (set (reg:DI 1 dx [orig:88 D.6874 ] [88])
                (ashift:DI (reg:DI 0 ax [orig:87 D.6874 ] [87])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:87 D.6874 ] [87])
        (nil)))
(insn 66 65 67 4 (set (reg/f:DI 0 ax [229])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:234 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 68 4 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6875 ] [89])
                (plus:DI (reg/f:DI 0 ax [229])
                    (reg:DI 1 dx [orig:88 D.6874 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:234 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [229])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:88 D.6874 ] [88])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:88 D.6874 ] [88]))
                (nil)))))
(insn 68 67 69 4 (set (reg:SF 21 xmm0 [orig:90 D.6876 ] [90])
        (mem:SF (reg/f:DI 0 ax [orig:89 D.6875 ] [89]) [0 *_38+0 S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:89 D.6875 ] [89])
        (nil)))
(insn 69 68 70 4 (set (reg:SF 22 xmm1 [230])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 70 69 71 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:90 D.6876 ] [90])
            (reg:SF 22 xmm1 [230]))) sim2fitman_preproc.cpp:234 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [230])
        (nil)))
(jump_insn 71 70 343 4 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) sim2fitman_preproc.cpp:234 612 {*jcc_1}
     (nil)
 -> 353)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 231
(note 343 71 72 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 72 343 73 5 (set (reg:SF 22 xmm1 [231])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:234 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 73 72 74 5 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:90 D.6876 ] [90])
            (reg:SF 22 xmm1 [231]))) sim2fitman_preproc.cpp:234 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [231])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:90 D.6876 ] [90])
            (nil))))
(jump_insn 74 73 353 5 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 177)
            (pc))) sim2fitman_preproc.cpp:234 612 {*jcc_1}
     (nil)
 -> 177)
;;  succ:       6 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 232 233 234 235 236 237 238 239 240
(code_label 353 74 78 6 49 "" [1 uses])
(note 78 353 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 6 (set (reg:SI 0 ax [232])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:235 89 {*movsi_internal}
     (nil))
(insn 80 79 81 6 (set (reg:DI 0 ax [orig:91 D.6877 ] [91])
        (sign_extend:DI (reg:SI 0 ax [232]))) sim2fitman_preproc.cpp:235 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [232])
        (nil)))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 0 ax [orig:92 D.6877 ] [92])
                (plus:DI (reg:DI 0 ax [orig:91 D.6877 ] [91])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:91 D.6877 ] [91])
        (nil)))
(insn 82 81 83 6 (parallel [
            (set (reg:DI 1 dx [orig:93 D.6877 ] [93])
                (ashift:DI (reg:DI 0 ax [orig:92 D.6877 ] [92])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:92 D.6877 ] [92])
        (nil)))
(insn 83 82 84 6 (set (reg/f:DI 0 ax [233])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:235 87 {*movdi_internal_rex64}
     (nil))
(insn 84 83 85 6 (parallel [
            (set (reg/f:DI 0 ax [orig:94 D.6875 ] [94])
                (plus:DI (reg/f:DI 0 ax [233])
                    (reg:DI 1 dx [orig:93 D.6877 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [233])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:93 D.6877 ] [93])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:93 D.6877 ] [93]))
                (nil)))))
(insn 85 84 86 6 (set (reg:SF 22 xmm1 [orig:95 D.6876 ] [95])
        (mem:SF (reg/f:DI 0 ax [orig:94 D.6875 ] [94]) [0 *_43+0 S4 A32])) sim2fitman_preproc.cpp:235 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:94 D.6875 ] [94])
        (nil)))
(insn 86 85 87 6 (set (reg:V4SF 21 xmm0 [234])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:235 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 87 86 88 6 (parallel [
            (set (reg:SF 21 xmm0 [orig:96 D.6876 ] [96])
                (abs:SF (reg:SF 22 xmm1 [orig:95 D.6876 ] [95])))
            (use (reg:V4SF 21 xmm0 [234]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:235 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 21 xmm0 [234])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:95 D.6876 ] [95])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:95 D.6876 ] [95]))
                (nil)))))
(insn 88 87 89 6 (set (reg/f:DI 0 ax [235])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:235 87 {*movdi_internal_rex64}
     (nil))
(insn 89 88 90 6 (set (reg:SF 22 xmm1 [orig:97 D.6876 ] [97])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [235])
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:235 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [235])
        (nil)))
(insn 90 89 91 6 (set (reg:SF 21 xmm0 [236])
        (mult:SF (reg:SF 21 xmm0 [orig:96 D.6876 ] [96])
            (reg:SF 22 xmm1 [orig:97 D.6876 ] [97]))) sim2fitman_preproc.cpp:235 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:97 D.6876 ] [97])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:96 D.6876 ] [96])
            (nil))))
(insn 91 90 92 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32])
        (reg:SF 21 xmm0 [236])) sim2fitman_preproc.cpp:235 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [236])
        (nil)))
(insn 92 91 93 6 (set (reg:SI 0 ax [237])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:237 89 {*movsi_internal}
     (nil))
(insn 93 92 94 6 (set (reg:DI 0 ax [orig:98 D.6874 ] [98])
        (sign_extend:DI (reg:SI 0 ax [237]))) sim2fitman_preproc.cpp:237 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [237])
        (nil)))
(insn 94 93 95 6 (parallel [
            (set (reg:DI 0 ax [orig:99 D.6874 ] [99])
                (ashift:DI (reg:DI 0 ax [orig:98 D.6874 ] [98])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:98 D.6874 ] [98])
        (nil)))
(insn 95 94 96 6 (parallel [
            (set (reg:DI 1 dx [orig:100 D.6877 ] [100])
                (plus:DI (reg:DI 0 ax [orig:99 D.6874 ] [99])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:99 D.6874 ] [99])
        (nil)))
(insn 96 95 97 6 (set (reg/f:DI 0 ax [238])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:237 87 {*movdi_internal_rex64}
     (nil))
(insn 97 96 98 6 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.6875 ] [101])
                (plus:DI (reg/f:DI 0 ax [238])
                    (reg:DI 1 dx [orig:100 D.6877 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [238])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:100 D.6877 ] [100])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:100 D.6877 ] [100]))
                (nil)))))
(insn 98 97 99 6 (set (reg:SF 22 xmm1 [orig:102 D.6876 ] [102])
        (mem:SF (reg/f:DI 0 ax [orig:101 D.6875 ] [101]) [0 *_51+0 S4 A32])) sim2fitman_preproc.cpp:237 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:101 D.6875 ] [101])
        (nil)))
(insn 99 98 100 6 (set (reg:V4SF 21 xmm0 [239])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:237 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 100 99 101 6 (parallel [
            (set (reg:SF 21 xmm0 [orig:103 D.6876 ] [103])
                (abs:SF (reg:SF 22 xmm1 [orig:102 D.6876 ] [102])))
            (use (reg:V4SF 21 xmm0 [239]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 21 xmm0 [239])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:102 D.6876 ] [102])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:102 D.6876 ] [102]))
                (nil)))))
(insn 101 100 102 6 (set (reg:DF 21 xmm0 [orig:104 D.6878 ] [104])
        (float_extend:DF (reg:SF 21 xmm0 [orig:103 D.6876 ] [103]))) sim2fitman_preproc.cpp:237 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:103 D.6876 ] [103])
        (nil)))
(insn 102 101 103 6 (set (reg:DF 22 xmm1 [240])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:237 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 103 102 104 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [240])
            (reg:DF 21 xmm0 [orig:104 D.6878 ] [104]))) sim2fitman_preproc.cpp:237 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [240])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:104 D.6878 ] [104])
            (nil))))
(insn 104 103 105 6 (set (reg:QI 0 ax [orig:105 D.6879 ] [105])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 608 {*setcc_qi}
     (nil))
(insn 105 104 106 6 (parallel [
            (set (reg:QI 0 ax [orig:106 D.6879 ] [106])
                (xor:QI (reg:QI 0 ax [orig:105 D.6879 ] [105])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:105 D.6879 ] [105])
        (nil)))
(insn 106 105 107 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:106 D.6879 ] [106])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:106 D.6879 ] [106])
        (nil)))
(jump_insn 107 106 108 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_preproc.cpp:237 612 {*jcc_1}
     (nil)
 -> 158)
;;  succ:       7 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 107 108 109 241
(note 108 107 109 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 7 (set (reg:DF 21 xmm0 [orig:107 D.6878 ] [107])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:237 159 {*extendsfdf2_sse}
     (nil))
(insn 110 109 111 7 (set (reg:DF 22 xmm1 [241])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:237 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 111 110 112 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [241])
            (reg:DF 21 xmm0 [orig:107 D.6878 ] [107]))) sim2fitman_preproc.cpp:237 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [241])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:107 D.6878 ] [107])
            (nil))))
(insn 112 111 113 7 (set (reg:QI 0 ax [orig:108 D.6879 ] [108])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 608 {*setcc_qi}
     (nil))
(insn 113 112 114 7 (parallel [
            (set (reg:QI 0 ax [orig:109 D.6879 ] [109])
                (xor:QI (reg:QI 0 ax [orig:108 D.6879 ] [108])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:108 D.6879 ] [108])
        (nil)))
(insn 114 113 115 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:109 D.6879 ] [109])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:237 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:109 D.6879 ] [109])
        (nil)))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_preproc.cpp:237 612 {*jcc_1}
     (nil)
 -> 158)
;;  succ:       8 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 110 111 112 242 243
(note 116 115 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 8 (set (reg:SI 0 ax [242])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:237 89 {*movsi_internal}
     (nil))
(insn 118 117 119 8 (parallel [
            (set (reg:SI 1 dx [orig:110 D.6873 ] [110])
                (plus:SI (reg:SI 0 ax [242])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [242])
        (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                (const_int 2 [0x2]))
            (nil))))
(insn 119 118 120 8 (set (reg/f:DI 0 ax [243])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:237 87 {*movdi_internal_rex64}
     (nil))
(insn 120 119 121 8 (set (reg:SI 0 ax [orig:111 D.6873 ] [111])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [243])
                (const_int 328 [0x148])) [0 procpar_info_5(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:237 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [243])
        (nil)))
(insn 121 120 122 8 (parallel [
            (set (reg:SI 0 ax [orig:112 D.6873 ] [112])
                (ashift:SI (reg:SI 0 ax [orig:111 D.6873 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:237 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:111 D.6873 ] [111])
        (nil)))
(insn 122 121 123 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 1 dx [orig:110 D.6873 ] [110])
            (reg:SI 0 ax [orig:112 D.6873 ] [112]))) sim2fitman_preproc.cpp:237 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:112 D.6873 ] [112])
        (expr_list:REG_DEAD (reg:SI 1 dx [orig:110 D.6873 ] [110])
            (nil))))
(jump_insn 123 122 124 8 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_preproc.cpp:237 612 {*jcc_1}
     (nil)
 -> 158)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 244 245 246 247 248 249 250 251
(note 124 123 125 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 9 (set (reg:SI 0 ax [244])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:239 89 {*movsi_internal}
     (nil))
(insn 126 125 127 9 (set (reg:DI 0 ax [orig:113 D.6874 ] [113])
        (sign_extend:DI (reg:SI 0 ax [244]))) sim2fitman_preproc.cpp:239 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [244])
        (nil)))
(insn 127 126 128 9 (parallel [
            (set (reg:DI 1 dx [orig:114 D.6874 ] [114])
                (ashift:DI (reg:DI 0 ax [orig:113 D.6874 ] [113])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:113 D.6874 ] [113])
        (nil)))
(insn 128 127 129 9 (set (reg/f:DI 0 ax [245])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 129 128 130 9 (parallel [
            (set (reg/f:DI 3 bx [orig:115 D.6875 ] [115])
                (plus:DI (reg:DI 1 dx [orig:114 D.6874 ] [114])
                    (reg/f:DI 0 ax [245])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [245])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:114 D.6874 ] [114])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:114 D.6874 ] [114]))
                (nil)))))
(insn 130 129 131 9 (set (reg:SI 0 ax [246])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:239 89 {*movsi_internal}
     (nil))
(insn 131 130 132 9 (set (reg:DI 0 ax [orig:116 D.6874 ] [116])
        (sign_extend:DI (reg:SI 0 ax [246]))) sim2fitman_preproc.cpp:239 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [246])
        (nil)))
(insn 132 131 133 9 (parallel [
            (set (reg:DI 0 ax [orig:117 D.6874 ] [117])
                (ashift:DI (reg:DI 0 ax [orig:116 D.6874 ] [116])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:116 D.6874 ] [116])
        (nil)))
(insn 133 132 134 9 (parallel [
            (set (reg:DI 1 dx [orig:118 D.6877 ] [118])
                (plus:DI (reg:DI 0 ax [orig:117 D.6874 ] [117])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:117 D.6874 ] [117])
        (nil)))
(insn 134 133 135 9 (set (reg/f:DI 0 ax [247])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 135 134 136 9 (parallel [
            (set (reg/f:DI 0 ax [orig:119 D.6875 ] [119])
                (plus:DI (reg/f:DI 0 ax [247])
                    (reg:DI 1 dx [orig:118 D.6877 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [247])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:118 D.6877 ] [118])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:118 D.6877 ] [118]))
                (nil)))))
(insn 136 135 137 9 (set (reg:SF 22 xmm1 [orig:120 D.6876 ] [120])
        (mem:SF (reg/f:DI 0 ax [orig:119 D.6875 ] [119]) [0 *_69+0 S4 A32])) sim2fitman_preproc.cpp:239 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:119 D.6875 ] [119])
        (nil)))
(insn 137 136 138 9 (set (reg:SI 0 ax [248])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:239 89 {*movsi_internal}
     (nil))
(insn 138 137 139 9 (set (reg:DI 0 ax [orig:121 D.6874 ] [121])
        (sign_extend:DI (reg:SI 0 ax [248]))) sim2fitman_preproc.cpp:239 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [248])
        (nil)))
(insn 139 138 140 9 (parallel [
            (set (reg:DI 0 ax [orig:122 D.6874 ] [122])
                (ashift:DI (reg:DI 0 ax [orig:121 D.6874 ] [121])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 D.6874 ] [121])
        (nil)))
(insn 140 139 141 9 (parallel [
            (set (reg:DI 1 dx [orig:123 D.6877 ] [123])
                (plus:DI (reg:DI 0 ax [orig:122 D.6874 ] [122])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.6874 ] [122])
        (nil)))
(insn 141 140 142 9 (set (reg/f:DI 0 ax [249])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 142 141 143 9 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.6875 ] [124])
                (plus:DI (reg/f:DI 0 ax [249])
                    (reg:DI 1 dx [orig:123 D.6877 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:239 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [249])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:123 D.6877 ] [123])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:123 D.6877 ] [123]))
                (nil)))))
(insn 143 142 144 9 (set (reg:SF 21 xmm0 [orig:125 D.6876 ] [125])
        (mem:SF (reg/f:DI 0 ax [orig:124 D.6875 ] [124]) [0 *_74+0 S4 A32])) sim2fitman_preproc.cpp:239 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:124 D.6875 ] [124])
        (nil)))
(insn 144 143 145 9 (set (reg:SF 22 xmm1 [orig:126 D.6876 ] [126])
        (mult:SF (reg:SF 22 xmm1 [orig:120 D.6876 ] [120])
            (reg:SF 21 xmm0 [orig:125 D.6876 ] [125]))) sim2fitman_preproc.cpp:239 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:125 D.6876 ] [125])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:120 D.6876 ] [120])
            (nil))))
(insn 145 144 146 9 (set (reg:SF 21 xmm0 [250])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32])) sim2fitman_preproc.cpp:240 135 {*movsf_internal}
     (nil))
(insn 146 145 147 9 (set (reg:SF 21 xmm0 [orig:127 D.6876 ] [127])
        (mult:SF (reg:SF 21 xmm0 [250])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:240 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [250])
        (nil)))
(insn 147 146 148 9 (set (reg:SF 21 xmm0 [orig:128 D.6876 ] [128])
        (plus:SF (reg:SF 21 xmm0 [orig:127 D.6876 ] [127])
            (reg:SF 22 xmm1 [orig:126 D.6876 ] [126]))) sim2fitman_preproc.cpp:239 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:127 D.6876 ] [127])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:126 D.6876 ] [126])
            (nil))))
(insn 148 147 149 9 (set (reg:DF 21 xmm0 [orig:129 D.6878 ] [129])
        (float_extend:DF (reg:SF 21 xmm0 [orig:128 D.6876 ] [128]))) sim2fitman_preproc.cpp:240 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:128 D.6876 ] [128])
        (nil)))
(insn 149 148 150 9 (set (reg:DF 22 xmm1 [251])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:240 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 150 149 151 9 (set (reg:DF 21 xmm0 [orig:130 D.6878 ] [130])
        (mult:DF (reg:DF 21 xmm0 [orig:129 D.6878 ] [129])
            (reg:DF 22 xmm1 [251]))) sim2fitman_preproc.cpp:240 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [251])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:129 D.6878 ] [129])
            (nil))))
(insn 151 150 152 9 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:130 D.6878 ] [130])) sim2fitman_preproc.cpp:240 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:130 D.6878 ] [130])
        (nil)))
(call_insn 152 151 153 9 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:240 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 153 152 154 9 (set (reg:DF 21 xmm0 [orig:131 D.6878 ] [131])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:240 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 154 153 155 9 (set (reg:SF 21 xmm0 [orig:132 D.6876 ] [132])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:131 D.6878 ] [131]))) sim2fitman_preproc.cpp:240 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:131 D.6878 ] [131])
        (nil)))
(insn 155 154 358 9 (set (mem:SF (reg/f:DI 3 bx [orig:115 D.6875 ] [115]) [0 *_65+0 S4 A32])
        (reg:SF 21 xmm0 [orig:132 D.6876 ] [132])) sim2fitman_preproc.cpp:240 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:132 D.6876 ] [132])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:115 D.6875 ] [115])
            (nil))))
(jump_insn 358 155 359 9 (set (pc)
        (label_ref 177)) sim2fitman_preproc.cpp:240 650 {jump}
     (nil)
 -> 177)
;;  succ:       11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 359 358 158)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              7
;;              8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 133 134 135 136 137 138 139 140 141 252 253 254 255 256
(code_label 158 359 159 10 39 "" [3 uses])
(note 159 158 160 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 10 (set (reg:SI 0 ax [252])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:242 89 {*movsi_internal}
     (nil))
(insn 161 160 162 10 (set (reg:DI 0 ax [orig:133 D.6874 ] [133])
        (sign_extend:DI (reg:SI 0 ax [252]))) sim2fitman_preproc.cpp:242 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [252])
        (nil)))
(insn 162 161 163 10 (parallel [
            (set (reg:DI 1 dx [orig:134 D.6874 ] [134])
                (ashift:DI (reg:DI 0 ax [orig:133 D.6874 ] [133])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:133 D.6874 ] [133])
        (nil)))
(insn 163 162 164 10 (set (reg/f:DI 0 ax [253])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 164 163 165 10 (parallel [
            (set (reg/f:DI 0 ax [orig:135 D.6875 ] [135])
                (plus:DI (reg/f:DI 0 ax [253])
                    (reg:DI 1 dx [orig:134 D.6874 ] [134])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [253])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:134 D.6874 ] [134])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:134 D.6874 ] [134]))
                (nil)))))
(insn 165 164 166 10 (set (reg:SI 1 dx [254])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:242 89 {*movsi_internal}
     (nil))
(insn 166 165 167 10 (set (reg:DI 1 dx [orig:136 D.6874 ] [136])
        (sign_extend:DI (reg:SI 1 dx [254]))) sim2fitman_preproc.cpp:242 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [254])
        (nil)))
(insn 167 166 168 10 (parallel [
            (set (reg:DI 1 dx [orig:137 D.6874 ] [137])
                (ashift:DI (reg:DI 1 dx [orig:136 D.6874 ] [136])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:136 D.6874 ] [136])
        (nil)))
(insn 168 167 169 10 (parallel [
            (set (reg:DI 2 cx [orig:138 D.6877 ] [138])
                (plus:DI (reg:DI 1 dx [orig:137 D.6874 ] [137])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:137 D.6874 ] [137])
        (nil)))
(insn 169 168 170 10 (set (reg/f:DI 1 dx [255])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 170 169 171 10 (parallel [
            (set (reg/f:DI 1 dx [orig:139 D.6875 ] [139])
                (plus:DI (reg/f:DI 1 dx [255])
                    (reg:DI 2 cx [orig:138 D.6877 ] [138])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [255])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:138 D.6877 ] [138])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:138 D.6877 ] [138]))
                (nil)))))
(insn 171 170 172 10 (set (reg:SF 22 xmm1 [orig:140 D.6876 ] [140])
        (mem:SF (reg/f:DI 1 dx [orig:139 D.6875 ] [139]) [0 *_89+0 S4 A32])) sim2fitman_preproc.cpp:242 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:139 D.6875 ] [139])
        (nil)))
(insn 172 171 173 10 (set (reg:SF 21 xmm0 [256])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:242 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 173 172 174 10 (set (reg:SF 21 xmm0 [orig:141 D.6876 ] [141])
        (mult:SF (reg:SF 21 xmm0 [256])
            (reg:SF 22 xmm1 [orig:140 D.6876 ] [140]))) sim2fitman_preproc.cpp:242 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [256])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:140 D.6876 ] [140])
            (nil))))
(insn 174 173 177 10 (set (mem:SF (reg/f:DI 0 ax [orig:135 D.6875 ] [135]) [0 *_85+0 S4 A32])
        (reg:SF 21 xmm0 [orig:141 D.6876 ] [141])) sim2fitman_preproc.cpp:242 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:141 D.6876 ] [141])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:135 D.6875 ] [135])
            (nil))))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              3
;;              5
;;              9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 142 143 144 145 146 147 148 257 258 259 260
(code_label 177 174 178 11 36 "" [3 uses])
(note 178 177 179 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 180 11 (set (reg:SI 0 ax [257])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:246 89 {*movsi_internal}
     (nil))
(insn 180 179 181 11 (set (reg:DI 0 ax [orig:142 D.6877 ] [142])
        (sign_extend:DI (reg:SI 0 ax [257]))) sim2fitman_preproc.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [257])
        (nil)))
(insn 181 180 182 11 (parallel [
            (set (reg:DI 0 ax [orig:143 D.6877 ] [143])
                (plus:DI (reg:DI 0 ax [orig:142 D.6877 ] [142])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:142 D.6877 ] [142])
        (nil)))
(insn 182 181 183 11 (parallel [
            (set (reg:DI 1 dx [orig:144 D.6877 ] [144])
                (ashift:DI (reg:DI 0 ax [orig:143 D.6877 ] [143])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:143 D.6877 ] [143])
        (nil)))
(insn 183 182 184 11 (set (reg/f:DI 0 ax [258])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 184 183 185 11 (parallel [
            (set (reg/f:DI 0 ax [orig:145 D.6875 ] [145])
                (plus:DI (reg/f:DI 0 ax [258])
                    (reg:DI 1 dx [orig:144 D.6877 ] [144])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [258])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:144 D.6877 ] [144])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:144 D.6877 ] [144]))
                (nil)))))
(insn 185 184 186 11 (set (reg:SF 22 xmm1 [orig:146 D.6876 ] [146])
        (mem:SF (reg/f:DI 0 ax [orig:145 D.6875 ] [145]) [0 *_95+0 S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:145 D.6875 ] [145])
        (nil)))
(insn 186 185 187 11 (set (reg:V4SF 21 xmm0 [259])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:246 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 187 186 188 11 (parallel [
            (set (reg:SF 21 xmm0 [orig:147 D.6876 ] [147])
                (abs:SF (reg:SF 22 xmm1 [orig:146 D.6876 ] [146])))
            (use (reg:V4SF 21 xmm0 [259]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 21 xmm0 [259])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:146 D.6876 ] [146])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:146 D.6876 ] [146]))
                (nil)))))
(insn 188 187 189 11 (set (reg:DF 21 xmm0 [orig:148 D.6878 ] [148])
        (float_extend:DF (reg:SF 21 xmm0 [orig:147 D.6876 ] [147]))) sim2fitman_preproc.cpp:246 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:147 D.6876 ] [147])
        (nil)))
(insn 189 188 190 11 (set (reg:DF 22 xmm1 [260])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:246 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 190 189 191 11 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [260])
            (reg:DF 21 xmm0 [orig:148 D.6878 ] [148]))) sim2fitman_preproc.cpp:246 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [260])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:148 D.6878 ] [148])
            (nil))))
(jump_insn 191 190 195 11 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) sim2fitman_preproc.cpp:246 612 {*jcc_1}
     (nil)
 -> 317)
;;  succ:       12 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 149 150 151 152 153 261 262 263
(note 195 191 196 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 12 (set (reg:SI 0 ax [261])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:246 89 {*movsi_internal}
     (nil))
(insn 197 196 198 12 (set (reg:DI 0 ax [orig:149 D.6877 ] [149])
        (sign_extend:DI (reg:SI 0 ax [261]))) sim2fitman_preproc.cpp:246 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [261])
        (nil)))
(insn 198 197 199 12 (parallel [
            (set (reg:DI 0 ax [orig:150 D.6877 ] [150])
                (plus:DI (reg:DI 0 ax [orig:149 D.6877 ] [149])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:149 D.6877 ] [149])
        (nil)))
(insn 199 198 200 12 (parallel [
            (set (reg:DI 1 dx [orig:151 D.6877 ] [151])
                (ashift:DI (reg:DI 0 ax [orig:150 D.6877 ] [150])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:150 D.6877 ] [150])
        (nil)))
(insn 200 199 201 12 (set (reg/f:DI 0 ax [262])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 12 (parallel [
            (set (reg/f:DI 0 ax [orig:152 D.6875 ] [152])
                (plus:DI (reg/f:DI 0 ax [262])
                    (reg:DI 1 dx [orig:151 D.6877 ] [151])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:246 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [262])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:151 D.6877 ] [151])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:151 D.6877 ] [151]))
                (nil)))))
(insn 202 201 203 12 (set (reg:SF 21 xmm0 [orig:153 D.6876 ] [153])
        (mem:SF (reg/f:DI 0 ax [orig:152 D.6875 ] [152]) [0 *_102+0 S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:152 D.6875 ] [152])
        (nil)))
(insn 203 202 204 12 (set (reg:SF 22 xmm1 [263])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 204 203 205 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:153 D.6876 ] [153])
            (reg:SF 22 xmm1 [263]))) sim2fitman_preproc.cpp:246 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [263])
        (nil)))
(jump_insn 205 204 348 12 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 355)
            (pc))) sim2fitman_preproc.cpp:246 612 {*jcc_1}
     (nil)
 -> 355)
;;  succ:       14
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 153

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 153
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 153
;; lr  def 	 17 [flags] 264
(note 348 205 206 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 206 348 207 13 (set (reg:SF 22 xmm1 [264])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:246 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 207 206 208 13 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:153 D.6876 ] [153])
            (reg:SF 22 xmm1 [264]))) sim2fitman_preproc.cpp:246 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [264])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:153 D.6876 ] [153])
            (nil))))
(jump_insn 208 207 355 13 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) sim2fitman_preproc.cpp:246 612 {*jcc_1}
     (nil)
 -> 317)
;;  succ:       14 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 265 266 267 268 269 270 271 272 273
(code_label 355 208 212 14 51 "" [1 uses])
(note 212 355 213 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 14 (set (reg:SI 0 ax [265])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:247 89 {*movsi_internal}
     (nil))
(insn 214 213 215 14 (set (reg:DI 0 ax [orig:154 D.6877 ] [154])
        (sign_extend:DI (reg:SI 0 ax [265]))) sim2fitman_preproc.cpp:247 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [265])
        (nil)))
(insn 215 214 216 14 (parallel [
            (set (reg:DI 0 ax [orig:155 D.6877 ] [155])
                (plus:DI (reg:DI 0 ax [orig:154 D.6877 ] [154])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:154 D.6877 ] [154])
        (nil)))
(insn 216 215 217 14 (parallel [
            (set (reg:DI 1 dx [orig:156 D.6877 ] [156])
                (ashift:DI (reg:DI 0 ax [orig:155 D.6877 ] [155])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:155 D.6877 ] [155])
        (nil)))
(insn 217 216 218 14 (set (reg/f:DI 0 ax [266])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 218 217 219 14 (parallel [
            (set (reg/f:DI 0 ax [orig:157 D.6875 ] [157])
                (plus:DI (reg/f:DI 0 ax [266])
                    (reg:DI 1 dx [orig:156 D.6877 ] [156])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [266])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:156 D.6877 ] [156])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:156 D.6877 ] [156]))
                (nil)))))
(insn 219 218 220 14 (set (reg:SF 22 xmm1 [orig:158 D.6876 ] [158])
        (mem:SF (reg/f:DI 0 ax [orig:157 D.6875 ] [157]) [0 *_107+0 S4 A32])) sim2fitman_preproc.cpp:247 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:157 D.6875 ] [157])
        (nil)))
(insn 220 219 221 14 (set (reg:V4SF 21 xmm0 [267])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:247 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 221 220 222 14 (parallel [
            (set (reg:SF 21 xmm0 [orig:159 D.6876 ] [159])
                (abs:SF (reg:SF 22 xmm1 [orig:158 D.6876 ] [158])))
            (use (reg:V4SF 21 xmm0 [267]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:247 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 21 xmm0 [267])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:158 D.6876 ] [158])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:158 D.6876 ] [158]))
                (nil)))))
(insn 222 221 223 14 (set (reg/f:DI 0 ax [268])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 223 222 224 14 (set (reg:SF 22 xmm1 [orig:160 D.6876 ] [160])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [268])
                (const_int 4 [0x4])) [0 preprocess_16(D)->scale_factor+0 S4 A32])) sim2fitman_preproc.cpp:247 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [268])
        (nil)))
(insn 224 223 225 14 (set (reg:SF 21 xmm0 [269])
        (mult:SF (reg:SF 21 xmm0 [orig:159 D.6876 ] [159])
            (reg:SF 22 xmm1 [orig:160 D.6876 ] [160]))) sim2fitman_preproc.cpp:247 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:160 D.6876 ] [160])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:159 D.6876 ] [159])
            (nil))))
(insn 225 224 226 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32])
        (reg:SF 21 xmm0 [269])) sim2fitman_preproc.cpp:247 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [269])
        (nil)))
(insn 226 225 227 14 (set (reg:SI 0 ax [270])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:249 89 {*movsi_internal}
     (nil))
(insn 227 226 228 14 (set (reg:DI 0 ax [orig:161 D.6877 ] [161])
        (sign_extend:DI (reg:SI 0 ax [270]))) sim2fitman_preproc.cpp:249 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [270])
        (nil)))
(insn 228 227 229 14 (parallel [
            (set (reg:DI 0 ax [orig:162 D.6877 ] [162])
                (plus:DI (reg:DI 0 ax [orig:161 D.6877 ] [161])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:161 D.6877 ] [161])
        (nil)))
(insn 229 228 230 14 (parallel [
            (set (reg:DI 0 ax [orig:163 D.6877 ] [163])
                (ashift:DI (reg:DI 0 ax [orig:162 D.6877 ] [162])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:162 D.6877 ] [162])
        (nil)))
(insn 230 229 231 14 (parallel [
            (set (reg:DI 1 dx [orig:164 D.6877 ] [164])
                (plus:DI (reg:DI 0 ax [orig:163 D.6877 ] [163])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:163 D.6877 ] [163])
        (nil)))
(insn 231 230 232 14 (set (reg/f:DI 0 ax [271])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:249 87 {*movdi_internal_rex64}
     (nil))
(insn 232 231 233 14 (parallel [
            (set (reg/f:DI 0 ax [orig:165 D.6875 ] [165])
                (plus:DI (reg/f:DI 0 ax [271])
                    (reg:DI 1 dx [orig:164 D.6877 ] [164])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [271])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:164 D.6877 ] [164])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:164 D.6877 ] [164]))
                (nil)))))
(insn 233 232 234 14 (set (reg:SF 22 xmm1 [orig:166 D.6876 ] [166])
        (mem:SF (reg/f:DI 0 ax [orig:165 D.6875 ] [165]) [0 *_116+0 S4 A32])) sim2fitman_preproc.cpp:249 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:165 D.6875 ] [165])
        (nil)))
(insn 234 233 235 14 (set (reg:V4SF 21 xmm0 [272])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:249 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 235 234 236 14 (parallel [
            (set (reg:SF 21 xmm0 [orig:167 D.6876 ] [167])
                (abs:SF (reg:SF 22 xmm1 [orig:166 D.6876 ] [166])))
            (use (reg:V4SF 21 xmm0 [272]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 21 xmm0 [272])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:166 D.6876 ] [166])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:166 D.6876 ] [166]))
                (nil)))))
(insn 236 235 237 14 (set (reg:DF 21 xmm0 [orig:168 D.6878 ] [168])
        (float_extend:DF (reg:SF 21 xmm0 [orig:167 D.6876 ] [167]))) sim2fitman_preproc.cpp:249 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:167 D.6876 ] [167])
        (nil)))
(insn 237 236 238 14 (set (reg:DF 22 xmm1 [273])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:249 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 238 237 239 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [273])
            (reg:DF 21 xmm0 [orig:168 D.6878 ] [168]))) sim2fitman_preproc.cpp:249 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [273])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:168 D.6878 ] [168])
            (nil))))
(insn 239 238 240 14 (set (reg:QI 0 ax [orig:169 D.6879 ] [169])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 608 {*setcc_qi}
     (nil))
(insn 240 239 241 14 (parallel [
            (set (reg:QI 0 ax [orig:170 D.6879 ] [170])
                (xor:QI (reg:QI 0 ax [orig:169 D.6879 ] [169])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:169 D.6879 ] [169])
        (nil)))
(insn 241 240 242 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:170 D.6879 ] [170])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:170 D.6879 ] [170])
        (nil)))
(jump_insn 242 241 243 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman_preproc.cpp:249 612 {*jcc_1}
     (nil)
 -> 296)
;;  succ:       15 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 171 172 173 274
(note 243 242 244 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 244 243 245 15 (set (reg:DF 21 xmm0 [orig:171 D.6878 ] [171])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:249 159 {*extendsfdf2_sse}
     (nil))
(insn 245 244 246 15 (set (reg:DF 22 xmm1 [274])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:249 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.0000000000000000622815914577798564188970686927859788e-9 [0x0.89705f4136b4a8p-29])
        (nil)))
(insn 246 245 247 15 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [274])
            (reg:DF 21 xmm0 [orig:171 D.6878 ] [171]))) sim2fitman_preproc.cpp:249 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [274])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:171 D.6878 ] [171])
            (nil))))
(insn 247 246 248 15 (set (reg:QI 0 ax [orig:172 D.6879 ] [172])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 608 {*setcc_qi}
     (nil))
(insn 248 247 249 15 (parallel [
            (set (reg:QI 0 ax [orig:173 D.6879 ] [173])
                (xor:QI (reg:QI 0 ax [orig:172 D.6879 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:172 D.6879 ] [172])
        (nil)))
(insn 249 248 250 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:173 D.6879 ] [173])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:249 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:173 D.6879 ] [173])
        (nil)))
(jump_insn 250 249 251 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman_preproc.cpp:249 612 {*jcc_1}
     (nil)
 -> 296)
;;  succ:       16 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 174 175 176 275 276
(note 251 250 252 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 252 251 253 16 (set (reg:SI 0 ax [275])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:249 89 {*movsi_internal}
     (nil))
(insn 253 252 254 16 (parallel [
            (set (reg:SI 1 dx [orig:174 D.6873 ] [174])
                (plus:SI (reg:SI 0 ax [275])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [275])
        (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -12 [0xfffffffffffffff4])) [0 j+0 S4 A32])
                (const_int 2 [0x2]))
            (nil))))
(insn 254 253 255 16 (set (reg/f:DI 0 ax [276])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:249 87 {*movdi_internal_rex64}
     (nil))
(insn 255 254 256 16 (set (reg:SI 0 ax [orig:175 D.6873 ] [175])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [276])
                (const_int 328 [0x148])) [0 procpar_info_5(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:249 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [276])
        (nil)))
(insn 256 255 257 16 (parallel [
            (set (reg:SI 0 ax [orig:176 D.6873 ] [176])
                (ashift:SI (reg:SI 0 ax [orig:175 D.6873 ] [175])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:249 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:175 D.6873 ] [175])
        (nil)))
(insn 257 256 258 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 1 dx [orig:174 D.6873 ] [174])
            (reg:SI 0 ax [orig:176 D.6873 ] [176]))) sim2fitman_preproc.cpp:249 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:176 D.6873 ] [176])
        (expr_list:REG_DEAD (reg:SI 1 dx [orig:174 D.6873 ] [174])
            (nil))))
(jump_insn 258 257 259 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman_preproc.cpp:249 612 {*jcc_1}
     (nil)
 -> 296)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 277 278 279 280 281 282 283 284
(note 259 258 260 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 17 (set (reg:SI 0 ax [277])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:251 89 {*movsi_internal}
     (nil))
(insn 261 260 262 17 (set (reg:DI 0 ax [orig:177 D.6877 ] [177])
        (sign_extend:DI (reg:SI 0 ax [277]))) sim2fitman_preproc.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [277])
        (nil)))
(insn 262 261 263 17 (parallel [
            (set (reg:DI 0 ax [orig:178 D.6877 ] [178])
                (plus:DI (reg:DI 0 ax [orig:177 D.6877 ] [177])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:177 D.6877 ] [177])
        (nil)))
(insn 263 262 264 17 (parallel [
            (set (reg:DI 1 dx [orig:179 D.6877 ] [179])
                (ashift:DI (reg:DI 0 ax [orig:178 D.6877 ] [178])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:178 D.6877 ] [178])
        (nil)))
(insn 264 263 265 17 (set (reg/f:DI 0 ax [278])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 265 264 266 17 (parallel [
            (set (reg/f:DI 3 bx [orig:180 D.6875 ] [180])
                (plus:DI (reg:DI 1 dx [orig:179 D.6877 ] [179])
                    (reg/f:DI 0 ax [278])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [278])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:179 D.6877 ] [179])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:179 D.6877 ] [179]))
                (nil)))))
(insn 266 265 267 17 (set (reg:SI 0 ax [279])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:251 89 {*movsi_internal}
     (nil))
(insn 267 266 268 17 (set (reg:DI 0 ax [orig:181 D.6877 ] [181])
        (sign_extend:DI (reg:SI 0 ax [279]))) sim2fitman_preproc.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [279])
        (nil)))
(insn 268 267 269 17 (parallel [
            (set (reg:DI 0 ax [orig:182 D.6877 ] [182])
                (plus:DI (reg:DI 0 ax [orig:181 D.6877 ] [181])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:181 D.6877 ] [181])
        (nil)))
(insn 269 268 270 17 (parallel [
            (set (reg:DI 0 ax [orig:183 D.6877 ] [183])
                (ashift:DI (reg:DI 0 ax [orig:182 D.6877 ] [182])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:182 D.6877 ] [182])
        (nil)))
(insn 270 269 271 17 (parallel [
            (set (reg:DI 1 dx [orig:184 D.6877 ] [184])
                (plus:DI (reg:DI 0 ax [orig:183 D.6877 ] [183])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:183 D.6877 ] [183])
        (nil)))
(insn 271 270 272 17 (set (reg/f:DI 0 ax [280])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 272 271 273 17 (parallel [
            (set (reg/f:DI 0 ax [orig:185 D.6875 ] [185])
                (plus:DI (reg/f:DI 0 ax [280])
                    (reg:DI 1 dx [orig:184 D.6877 ] [184])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [280])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:184 D.6877 ] [184])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:184 D.6877 ] [184]))
                (nil)))))
(insn 273 272 274 17 (set (reg:SF 22 xmm1 [orig:186 D.6876 ] [186])
        (mem:SF (reg/f:DI 0 ax [orig:185 D.6875 ] [185]) [0 *_136+0 S4 A32])) sim2fitman_preproc.cpp:251 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:185 D.6875 ] [185])
        (nil)))
(insn 274 273 275 17 (set (reg:SI 0 ax [281])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:251 89 {*movsi_internal}
     (nil))
(insn 275 274 276 17 (set (reg:DI 0 ax [orig:187 D.6877 ] [187])
        (sign_extend:DI (reg:SI 0 ax [281]))) sim2fitman_preproc.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [281])
        (nil)))
(insn 276 275 277 17 (parallel [
            (set (reg:DI 0 ax [orig:188 D.6877 ] [188])
                (plus:DI (reg:DI 0 ax [orig:187 D.6877 ] [187])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:187 D.6877 ] [187])
        (nil)))
(insn 277 276 278 17 (parallel [
            (set (reg:DI 0 ax [orig:189 D.6877 ] [189])
                (ashift:DI (reg:DI 0 ax [orig:188 D.6877 ] [188])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:188 D.6877 ] [188])
        (nil)))
(insn 278 277 279 17 (parallel [
            (set (reg:DI 1 dx [orig:190 D.6877 ] [190])
                (plus:DI (reg:DI 0 ax [orig:189 D.6877 ] [189])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:189 D.6877 ] [189])
        (nil)))
(insn 279 278 280 17 (set (reg/f:DI 0 ax [282])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 280 279 281 17 (parallel [
            (set (reg/f:DI 0 ax [orig:191 D.6875 ] [191])
                (plus:DI (reg/f:DI 0 ax [282])
                    (reg:DI 1 dx [orig:190 D.6877 ] [190])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [282])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:190 D.6877 ] [190])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:190 D.6877 ] [190]))
                (nil)))))
(insn 281 280 282 17 (set (reg:SF 21 xmm0 [orig:192 D.6876 ] [192])
        (mem:SF (reg/f:DI 0 ax [orig:191 D.6875 ] [191]) [0 *_142+0 S4 A32])) sim2fitman_preproc.cpp:251 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:191 D.6875 ] [191])
        (nil)))
(insn 282 281 283 17 (set (reg:SF 22 xmm1 [orig:193 D.6876 ] [193])
        (mult:SF (reg:SF 22 xmm1 [orig:186 D.6876 ] [186])
            (reg:SF 21 xmm0 [orig:192 D.6876 ] [192]))) sim2fitman_preproc.cpp:251 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:192 D.6876 ] [192])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:186 D.6876 ] [186])
            (nil))))
(insn 283 282 284 17 (set (reg:SF 21 xmm0 [283])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32])) sim2fitman_preproc.cpp:252 135 {*movsf_internal}
     (nil))
(insn 284 283 285 17 (set (reg:SF 21 xmm0 [orig:194 D.6876 ] [194])
        (mult:SF (reg:SF 21 xmm0 [283])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 next_point+0 S4 A32]))) sim2fitman_preproc.cpp:252 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [283])
        (nil)))
(insn 285 284 286 17 (set (reg:SF 21 xmm0 [orig:195 D.6876 ] [195])
        (plus:SF (reg:SF 21 xmm0 [orig:194 D.6876 ] [194])
            (reg:SF 22 xmm1 [orig:193 D.6876 ] [193]))) sim2fitman_preproc.cpp:251 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:194 D.6876 ] [194])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:193 D.6876 ] [193])
            (nil))))
(insn 286 285 287 17 (set (reg:DF 21 xmm0 [orig:196 D.6878 ] [196])
        (float_extend:DF (reg:SF 21 xmm0 [orig:195 D.6876 ] [195]))) sim2fitman_preproc.cpp:252 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:195 D.6876 ] [195])
        (nil)))
(insn 287 286 288 17 (set (reg:DF 22 xmm1 [284])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:252 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 288 287 289 17 (set (reg:DF 21 xmm0 [orig:197 D.6878 ] [197])
        (mult:DF (reg:DF 21 xmm0 [orig:196 D.6878 ] [196])
            (reg:DF 22 xmm1 [284]))) sim2fitman_preproc.cpp:252 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [284])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:196 D.6878 ] [196])
            (nil))))
(insn 289 288 290 17 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:197 D.6878 ] [197])) sim2fitman_preproc.cpp:252 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:197 D.6878 ] [197])
        (nil)))
(call_insn 290 289 291 17 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:252 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 291 290 292 17 (set (reg:DF 21 xmm0 [orig:198 D.6878 ] [198])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:252 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 292 291 293 17 (set (reg:SF 21 xmm0 [orig:199 D.6876 ] [199])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:198 D.6878 ] [198]))) sim2fitman_preproc.cpp:252 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:198 D.6878 ] [198])
        (nil)))
(insn 293 292 360 17 (set (mem:SF (reg/f:DI 3 bx [orig:180 D.6875 ] [180]) [0 *_131+0 S4 A32])
        (reg:SF 21 xmm0 [orig:199 D.6876 ] [199])) sim2fitman_preproc.cpp:252 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:199 D.6876 ] [199])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:180 D.6875 ] [180])
            (nil))))
(jump_insn 360 293 361 17 (set (pc)
        (label_ref 317)) sim2fitman_preproc.cpp:252 650 {jump}
     (nil)
 -> 317)
;;  succ:       19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 361 360 296)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;;              15
;;              16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 200 201 202 203 204 205 206 207 208 209 210 285 286 287 288 289
(code_label 296 361 297 18 44 "" [3 uses])
(note 297 296 298 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 299 18 (set (reg:SI 0 ax [285])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:254 89 {*movsi_internal}
     (nil))
(insn 299 298 300 18 (set (reg:DI 0 ax [orig:200 D.6877 ] [200])
        (sign_extend:DI (reg:SI 0 ax [285]))) sim2fitman_preproc.cpp:254 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [285])
        (nil)))
(insn 300 299 301 18 (parallel [
            (set (reg:DI 0 ax [orig:201 D.6877 ] [201])
                (plus:DI (reg:DI 0 ax [orig:200 D.6877 ] [200])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:200 D.6877 ] [200])
        (nil)))
(insn 301 300 302 18 (parallel [
            (set (reg:DI 1 dx [orig:202 D.6877 ] [202])
                (ashift:DI (reg:DI 0 ax [orig:201 D.6877 ] [201])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:201 D.6877 ] [201])
        (nil)))
(insn 302 301 303 18 (set (reg/f:DI 0 ax [286])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:254 87 {*movdi_internal_rex64}
     (nil))
(insn 303 302 304 18 (parallel [
            (set (reg/f:DI 0 ax [orig:203 D.6875 ] [203])
                (plus:DI (reg/f:DI 0 ax [286])
                    (reg:DI 1 dx [orig:202 D.6877 ] [202])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [286])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:202 D.6877 ] [202])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:202 D.6877 ] [202]))
                (nil)))))
(insn 304 303 305 18 (set (reg:SI 1 dx [287])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:254 89 {*movsi_internal}
     (nil))
(insn 305 304 306 18 (set (reg:DI 1 dx [orig:204 D.6877 ] [204])
        (sign_extend:DI (reg:SI 1 dx [287]))) sim2fitman_preproc.cpp:254 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [287])
        (nil)))
(insn 306 305 307 18 (parallel [
            (set (reg:DI 1 dx [orig:205 D.6877 ] [205])
                (plus:DI (reg:DI 1 dx [orig:204 D.6877 ] [204])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:204 D.6877 ] [204])
        (nil)))
(insn 307 306 308 18 (parallel [
            (set (reg:DI 1 dx [orig:206 D.6877 ] [206])
                (ashift:DI (reg:DI 1 dx [orig:205 D.6877 ] [205])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:205 D.6877 ] [205])
        (nil)))
(insn 308 307 309 18 (parallel [
            (set (reg:DI 2 cx [orig:207 D.6877 ] [207])
                (plus:DI (reg:DI 1 dx [orig:206 D.6877 ] [206])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:206 D.6877 ] [206])
        (nil)))
(insn 309 308 310 18 (set (reg/f:DI 1 dx [288])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:254 87 {*movdi_internal_rex64}
     (nil))
(insn 310 309 311 18 (parallel [
            (set (reg/f:DI 1 dx [orig:208 D.6875 ] [208])
                (plus:DI (reg/f:DI 1 dx [288])
                    (reg:DI 2 cx [orig:207 D.6877 ] [207])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [288])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:207 D.6877 ] [207])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:207 D.6877 ] [207]))
                (nil)))))
(insn 311 310 312 18 (set (reg:SF 22 xmm1 [orig:209 D.6876 ] [209])
        (mem:SF (reg/f:DI 1 dx [orig:208 D.6875 ] [208]) [0 *_159+0 S4 A32])) sim2fitman_preproc.cpp:254 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:208 D.6875 ] [208])
        (nil)))
(insn 312 311 313 18 (set (reg:SF 21 xmm0 [289])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:254 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 313 312 314 18 (set (reg:SF 21 xmm0 [orig:210 D.6876 ] [210])
        (mult:SF (reg:SF 21 xmm0 [289])
            (reg:SF 22 xmm1 [orig:209 D.6876 ] [209]))) sim2fitman_preproc.cpp:254 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [289])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:209 D.6876 ] [209])
            (nil))))
(insn 314 313 317 18 (set (mem:SF (reg/f:DI 0 ax [orig:203 D.6875 ] [203]) [0 *_154+0 S4 A32])
        (reg:SF 21 xmm0 [orig:210 D.6876 ] [210])) sim2fitman_preproc.cpp:254 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:210 D.6876 ] [210])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:203 D.6875 ] [203])
            (nil))))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;;              11
;;              13
;;              17
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 317 314 318 19 41 "" [3 uses])
(note 318 317 319 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 319 318 320 19 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:229 273 {*addsi_1}
     (nil))
;;  succ:       20 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 290
(code_label 320 319 321 20 35 "" [1 uses])
(note 321 320 322 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 323 20 (set (reg/f:DI 0 ax [290])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 323 322 324 20 (set (reg:SI 0 ax [orig:59 D.6873 ] [59])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [290])
                (const_int 328 [0x148])) [0 procpar_info_5(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:229 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [290])
        (nil)))
(insn 324 323 326 20 (parallel [
            (set (reg:SI 0 ax [orig:60 D.6873 ] [60])
                (ashift:SI (reg:SI 0 ax [orig:59 D.6873 ] [59])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:229 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6873 ] [59])
        (nil)))
(insn 326 324 327 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:60 D.6873 ] [60])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:229 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.6873 ] [60])
        (nil)))
(jump_insn 327 326 328 20 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 325)
            (pc))) sim2fitman_preproc.cpp:229 612 {*jcc_1}
     (nil)
 -> 325)
;;  succ:       3
;;              21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 211 212
(note 328 327 329 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 329 328 332 21 (set (reg:SI 0 ax [orig:211 D.6873 ] [211])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:259 89 {*movsi_internal}
     (nil))
(insn 332 329 336 21 (set (reg:SI 0 ax [orig:212 <retval> ] [212])
        (reg:SI 0 ax [orig:211 D.6873 ] [211])) sim2fitman_preproc.cpp:259 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:211 D.6873 ] [211])
        (nil)))
(insn 336 332 339 21 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:212 <retval> ] [212])) sim2fitman_preproc.cpp:260 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:212 <retval> ] [212])
        (nil)))
(insn 339 336 0 21 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:260 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int baseline_correct(float*, Procpar_info*) (_Z16baseline_correctPfP12Procpar_info, funcdef_no=4, decl_uid=5359, cgraph_uid=4)


********** Local #1: **********

          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 9:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 10:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 12:  (0) ?m  (1) rF {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=8,losers=1,rld_nregs=1
          alt=1,overall=8,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 17:  (0) r  (1) r  (2) le {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 21:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 36
	 Choosing alt 0 in insn 36:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 37:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 38:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 39
	 Choosing alt 0 in insn 39:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 40:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 43:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 46
	 Choosing alt 0 in insn 46:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 47:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 48:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 49
	 Choosing alt 0 in insn 49:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 50:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 51:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 58:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 61:  (0) x  (1) m {*floatsidf2_sse_interunit}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 62:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 65:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 66:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
      Creating newreg=136 from oldreg=121, assigning class SSE_REGS to r136
   66: r136:SF=r136:SF/r76:SF
      REG_DEAD r122:SF
      REG_DEAD r76:SF
    Inserting insn reload before:
  134: r136:SF=r122:SF
    Inserting insn reload after:
  135: r121:SF=r136:SF

          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 67:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 68:  (0) x  (1) m {*floatsidf2_sse_interunit}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 69:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 72:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 73:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
      Creating newreg=137 from oldreg=124, assigning class SSE_REGS to r137
   73: r137:SF=r137:SF/r79:SF
      REG_DEAD r125:SF
      REG_DEAD r79:SF
    Inserting insn reload before:
  136: r137:SF=r125:SF
    Inserting insn reload after:
  137: r124:SF=r137:SF

          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 74:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 81:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 83
	 Choosing alt 0 in insn 83:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 85:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 87:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 88
	 Choosing alt 0 in insn 88:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 89:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 91:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 94:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 95:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 97
	 Choosing alt 0 in insn 97:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 100:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 102:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 103
	 Choosing alt 0 in insn 103:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 104:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 106:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 107:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 110:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 114:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8

********** Pseudo live ranges #1: **********

  BB 8
   Insn 127: point = 0
   Insn 124: point = 0
   Insn 120: point = 1
   Insn 117: point = 3
  BB 7
   Insn 115: point = 4
   Insn 114: point = 4
   Insn 112: point = 5
   Insn 111: point = 7
   Insn 110: point = 9
  BB 5
   Insn 132: point = 10
   Insn 75: point = 10
   Insn 74: point = 10
   Insn 137: point = 11
	Hard reg 21 is preferable by r137 with profit 1
   Insn 73: point = 13
   Insn 136: point = 14
	Hard reg 21 is preferable by r137 with profit 1
	Hard reg 22 is preferable by r137 with profit 1
   Insn 72: point = 16
   Insn 71: point = 17
   Insn 70: point = 19
   Insn 69: point = 21
   Insn 68: point = 22
   Insn 67: point = 23
   Insn 135: point = 24
	Hard reg 21 is preferable by r136 with profit 1
   Insn 66: point = 26
   Insn 134: point = 27
	Hard reg 21 is preferable by r136 with profit 1
	Hard reg 22 is preferable by r136 with profit 1
   Insn 65: point = 29
   Insn 64: point = 30
   Insn 63: point = 32
   Insn 62: point = 34
   Insn 61: point = 35
  BB 4
   Insn 59: point = 36
   Insn 58: point = 36
   Insn 56: point = 37
   Insn 55: point = 39
   Insn 54: point = 41
  BB 2
   Insn 130: point = 42
   Insn 28: point = 42
   Insn 27: point = 43
   Insn 24: point = 45
   Insn 23: point = 47
   Insn 22: point = 49
   Insn 21: point = 50
   Insn 20: point = 51
   Insn 19: point = 53
   Insn 18: point = 54
   Insn 17: point = 54
   Insn 16: point = 55
   Insn 15: point = 57
   Insn 14: point = 59
   Insn 13: point = 61
   Insn 12: point = 62
   Insn 11: point = 63
   Insn 10: point = 64
   Insn 9: point = 65
   Insn 8: point = 66
   Insn 7: point = 66
   Insn 3: point = 66
   Insn 2: point = 66
  BB 3
   Insn 51: point = 66
   Insn 50: point = 66
   Insn 49: point = 67
   Insn 48: point = 69
   Insn 47: point = 70
   Insn 46: point = 72
   Insn 45: point = 74
   Insn 44: point = 75
   Insn 43: point = 77
   Insn 42: point = 79
   Insn 41: point = 81
   Insn 40: point = 82
   Insn 39: point = 83
   Insn 38: point = 85
   Insn 37: point = 86
   Insn 36: point = 88
   Insn 35: point = 90
   Insn 34: point = 91
   Insn 33: point = 93
   Insn 32: point = 95
  BB 6
   Insn 107: point = 96
   Insn 106: point = 96
   Insn 105: point = 97
   Insn 104: point = 99
   Insn 103: point = 101
   Insn 102: point = 103
   Insn 101: point = 104
   Insn 100: point = 106
   Insn 99: point = 108
   Insn 98: point = 110
   Insn 97: point = 111
   Insn 96: point = 113
   Insn 95: point = 114
   Insn 94: point = 116
   Insn 93: point = 118
   Insn 92: point = 120
   Insn 91: point = 121
   Insn 90: point = 122
   Insn 89: point = 124
   Insn 88: point = 126
   Insn 87: point = 128
   Insn 86: point = 129
   Insn 85: point = 131
   Insn 84: point = 133
   Insn 83: point = 134
   Insn 82: point = 136
   Insn 81: point = 137
   Insn 80: point = 139
   Insn 79: point = 141
 r59: [58..59]
 r60: [56..57]
 r61: [46..47]
 r62: [44..45]
 r63: [38..39]
 r64: [36..37]
 r65: [92..93]
 r66: [89..91]
 r67: [87..88]
 r68: [84..86]
 r69: [78..79]
 r70: [76..77]
 r71: [73..75]
 r72: [71..72]
 r73: [68..70]
 r74: [33..35]
 r75: [31..32]
 r76: [26..30]
 r77: [20..22]
 r78: [18..19]
 r79: [13..17]
 r80: [6..7]
 r81: [4..5]
 r82: [138..139]
 r83: [135..137]
 r84: [121..134]
 r85: [130..131]
 r86: [127..129]
 r87: [125..126]
 r88: [123..124]
 r89: [121..122]
 r90: [117..118]
 r91: [115..116]
 r92: [112..114]
 r93: [96..111]
 r94: [107..108]
 r95: [105..106]
 r96: [102..104]
 r97: [100..101]
 r98: [98..99]
 r99: [96..97]
 r100: [2..3]
 r101: [0..1]
 r102: [64..65]
 r103: [62..63]
 r104: [60..61]
 r105: [52..55]
 r106: [53..54]
 r107: [50..51]
 r108: [48..49]
 r110: [42..43]
 r111: [94..95]
 r112: [89..90]
 r113: [82..83]
 r114: [84..85]
 r115: [80..81]
 r116: [73..74]
 r117: [66..67]
 r118: [68..69]
 r119: [40..41]
 r120: [33..34]
 r121: [23..24]
 r122: [28..29]
 r123: [20..21]
 r124: [10..11]
 r125: [15..16]
 r126: [140..141]
 r127: [135..136]
 r128: [132..133]
 r129: [127..128]
 r130: [119..120]
 r131: [112..113]
 r132: [109..110]
 r133: [102..103]
 r134: [8..9]
 r136: [25..27]
 r137: [12..14]
Compressing live ranges: from 142 to 124 - 87%
Ranges after the compression:
 r59: [50..51]
 r60: [48..49]
 r61: [40..41]
 r62: [38..39]
 r63: [32..33]
 r64: [30..31]
 r65: [80..81]
 r66: [78..79]
 r67: [76..77]
 r68: [74..75]
 r69: [68..69]
 r70: [66..67]
 r71: [64..65]
 r72: [62..63]
 r73: [60..61]
 r74: [28..29]
 r75: [26..27]
 r76: [22..25]
 r77: [18..19]
 r78: [16..17]
 r79: [12..15]
 r80: [6..7]
 r81: [4..5]
 r82: [120..121]
 r83: [118..119]
 r84: [106..117]
 r85: [114..115]
 r86: [112..113]
 r87: [110..111]
 r88: [108..109]
 r89: [106..107]
 r90: [102..103]
 r91: [100..101]
 r92: [98..99]
 r93: [84..97]
 r94: [94..95]
 r95: [92..93]
 r96: [90..91]
 r97: [88..89]
 r98: [86..87]
 r99: [84..85]
 r100: [2..3]
 r101: [0..1]
 r102: [56..57]
 r103: [54..55]
 r104: [52..53]
 r105: [46..47]
 r106: [46..47]
 r107: [44..45]
 r108: [42..43]
 r110: [36..37]
 r111: [82..83]
 r112: [78..79]
 r113: [72..73]
 r114: [74..75]
 r115: [70..71]
 r116: [64..65]
 r117: [58..59]
 r118: [60..61]
 r119: [34..35]
 r120: [28..29]
 r121: [20..21]
 r122: [24..25]
 r123: [18..19]
 r124: [10..11]
 r125: [14..15]
 r126: [122..123]
 r127: [118..119]
 r128: [116..117]
 r129: [112..113]
 r130: [104..105]
 r131: [98..99]
 r132: [96..97]
 r133: [90..91]
 r134: [8..9]
 r136: [22..23]
 r137: [12..13]
	 Assigning to 136 (cl=SSE_REGS, orig=121, freq=3, tfirst=136, tfreq=3)...
	   Assign 22 to reload r136 (freq=3)
	 Assigning to 137 (cl=SSE_REGS, orig=124, freq=3, tfirst=137, tfreq=3)...
	   Assign 22 to reload r137 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 14
changing reg in insn 15
changing reg in insn 15
changing reg in insn 16
changing reg in insn 23
changing reg in insn 24
changing reg in insn 24
changing reg in insn 27
changing reg in insn 55
changing reg in insn 56
changing reg in insn 56
changing reg in insn 58
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 36
changing reg in insn 36
changing reg in insn 37
changing reg in insn 37
changing reg in insn 42
changing reg in insn 43
changing reg in insn 43
changing reg in insn 44
changing reg in insn 44
changing reg in insn 46
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 61
changing reg in insn 63
changing reg in insn 63
changing reg in insn 64
changing reg in insn 64
changing reg in insn 66
changing reg in insn 68
changing reg in insn 70
changing reg in insn 70
changing reg in insn 71
changing reg in insn 71
changing reg in insn 73
changing reg in insn 111
changing reg in insn 112
changing reg in insn 112
changing reg in insn 114
changing reg in insn 80
changing reg in insn 81
changing reg in insn 81
changing reg in insn 83
changing reg in insn 83
changing reg in insn 91
changing reg in insn 85
changing reg in insn 86
changing reg in insn 86
changing reg in insn 88
changing reg in insn 88
changing reg in insn 89
changing reg in insn 89
changing reg in insn 90
changing reg in insn 90
changing reg in insn 91
changing reg in insn 93
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 95
changing reg in insn 97
changing reg in insn 97
changing reg in insn 106
changing reg in insn 99
changing reg in insn 100
changing reg in insn 100
changing reg in insn 101
changing reg in insn 101
changing reg in insn 103
changing reg in insn 103
changing reg in insn 104
changing reg in insn 104
changing reg in insn 105
changing reg in insn 105
changing reg in insn 106
changing reg in insn 117
changing reg in insn 120
changing reg in insn 120
changing reg in insn 124
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 19
changing reg in insn 16
changing reg in insn 20
changing reg in insn 19
changing reg in insn 18
changing reg in insn 17
changing reg in insn 17
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 27
changing reg in insn 28
changing reg in insn 32
changing reg in insn 33
changing reg in insn 35
changing reg in insn 39
changing reg in insn 40
changing reg in insn 38
changing reg in insn 41
changing reg in insn 42
changing reg in insn 45
changing reg in insn 49
changing reg in insn 50
changing reg in insn 48
changing reg in insn 54
changing reg in insn 55
changing reg in insn 62
changing reg in insn 63
changing reg in insn 67
changing reg in insn 65
changing reg in insn 69
changing reg in insn 70
changing reg in insn 74
changing reg in insn 72
changing reg in insn 79
changing reg in insn 80
changing reg in insn 82
changing reg in insn 84
changing reg in insn 85
changing reg in insn 87
changing reg in insn 92
changing reg in insn 93
changing reg in insn 96
changing reg in insn 98
changing reg in insn 99
changing reg in insn 102
changing reg in insn 110
changing reg in insn 111
starting the processing of deferred insns
ending the processing of deferred insns


int baseline_correct(float*, Procpar_info*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 17[flags] 21[xmm0] 22[xmm1]
;;  ref usage 	r0={40d,42u} r1={15d,14u,4e} r2={3d,2u,2e} r4={1d,1u} r5={1d,1u} r6={1d,52u} r7={1d,8u} r17={27d,3u} r20={1d,1u,6e} r21={17d,16u} r22={11d,10u} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 288{126d,150u,12e} in 106{106 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 62 102 103 104 105 106 107 108 110
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
        (reg:DI 5 di [ data ])) sim2fitman_preproc.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])
        (reg:DI 4 si [ procpar_info ])) sim2fitman_preproc.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ procpar_info ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:266 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:266 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SF 0 ax [102])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:267 135 {*movsf_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])
        (reg:SF 0 ax [102])) sim2fitman_preproc.cpp:267 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [102])
        (nil)))
(insn 11 10 12 2 (set (reg:SF 0 ax [103])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:268 135 {*movsf_internal}
     (nil))
(insn 12 11 13 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])
        (reg:SF 0 ax [103])) sim2fitman_preproc.cpp:268 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [103])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 0 ax [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:270 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 ax [orig:59 D.6880 ] [59])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [104])
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:270 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [104])
        (nil)))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 0 ax [orig:60 D.6880 ] [60])
                (ashift:SI (reg:SI 0 ax [orig:59 D.6880 ] [59])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:270 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6880 ] [59])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 0 ax [105])
        (reg:SI 0 ax [orig:60 D.6880 ] [60])) sim2fitman_preproc.cpp:270 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.6880 ] [60])
        (nil)))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 1 dx [106])
                (plus:SI (reg:SI 0 ax [105])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:270 273 {*addsi_1}
     (nil))
(insn 18 17 19 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [105])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:270 3 {*cmpsi_ccno_1}
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 ax [105])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [106])
            (reg:SI 0 ax [105]))) sim2fitman_preproc.cpp:270 935 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 1 dx [106])
        (nil)))
(insn 20 19 21 2 (parallel [
            (set (reg:SI 0 ax [107])
                (ashiftrt:SI (reg:SI 0 ax [105])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:270 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [105])
        (nil)))
(insn 21 20 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32])
        (reg:SI 0 ax [107])) sim2fitman_preproc.cpp:270 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [107])
        (nil)))
(insn 22 21 23 2 (set (reg/f:DI 0 ax [108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 2 (set (reg:SI 0 ax [orig:61 D.6880 ] [61])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [108])
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [108])
        (nil)))
(insn 24 23 27 2 (parallel [
            (set (reg:SI 0 ax [orig:62 D.6880 ] [62])
                (ashift:SI (reg:SI 0 ax [orig:61 D.6880 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.6880 ] [61])
        (nil)))
(insn 27 24 28 2 (parallel [
            (set (reg:SI 0 ax [110])
                (minus:SI (reg:SI 0 ax [orig:62 D.6880 ] [62])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.6880 ] [62])
        (nil)))
(insn 28 27 130 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (reg:SI 0 ax [110])) sim2fitman_preproc.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [110])
        (nil)))
(jump_insn 130 28 131 2 (set (pc)
        (label_ref 52)) sim2fitman_preproc.cpp:275 650 {jump}
     (nil)
 -> 52)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 131 130 57)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 65 66 67 68 69 70 71 72 73 111 112 113 114 115 116 117 118
(code_label 57 131 31 3 54 "" [1 uses])
(note 31 57 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 3 (set (reg:SI 0 ax [111])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:281 89 {*movsi_internal}
     (nil))
(insn 33 32 34 3 (set (reg:DI 0 ax [orig:65 D.6881 ] [65])
        (sign_extend:DI (reg:SI 0 ax [111]))) sim2fitman_preproc.cpp:281 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [111])
        (nil)))
(insn 34 33 35 3 (parallel [
            (set (reg:DI 1 dx [orig:66 D.6881 ] [66])
                (ashift:DI (reg:DI 0 ax [orig:65 D.6881 ] [65])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:281 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:65 D.6881 ] [65])
        (nil)))
(insn 35 34 36 3 (set (reg/f:DI 0 ax [112])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:281 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 3 (parallel [
            (set (reg/f:DI 0 ax [orig:67 D.6882 ] [67])
                (plus:DI (reg/f:DI 0 ax [112])
                    (reg:DI 1 dx [orig:66 D.6881 ] [66])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:281 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [112])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.6881 ] [66])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:66 D.6881 ] [66]))
                (nil)))))
(insn 37 36 38 3 (set (reg:SF 21 xmm0 [orig:68 D.6883 ] [68])
        (mem:SF (reg/f:DI 0 ax [orig:67 D.6882 ] [67]) [0 *_21+0 S4 A32])) sim2fitman_preproc.cpp:281 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.6882 ] [67])
        (nil)))
(insn 38 37 39 3 (set (reg:SF 22 xmm1 [114])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])) sim2fitman_preproc.cpp:281 135 {*movsf_internal}
     (nil))
(insn 39 38 40 3 (set (reg:SF 21 xmm0 [113])
        (plus:SF (reg:SF 21 xmm0 [orig:68 D.6883 ] [68])
            (reg:SF 22 xmm1 [114]))) sim2fitman_preproc.cpp:281 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [114])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:68 D.6883 ] [68])
            (nil))))
(insn 40 39 41 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])
        (reg:SF 21 xmm0 [113])) sim2fitman_preproc.cpp:281 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [113])
        (nil)))
(insn 41 40 42 3 (set (reg:SI 0 ax [115])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:282 89 {*movsi_internal}
     (nil))
(insn 42 41 43 3 (set (reg:DI 0 ax [orig:69 D.6884 ] [69])
        (sign_extend:DI (reg:SI 0 ax [115]))) sim2fitman_preproc.cpp:282 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [115])
        (nil)))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 0 ax [orig:70 D.6884 ] [70])
                (plus:DI (reg:DI 0 ax [orig:69 D.6884 ] [69])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:69 D.6884 ] [69])
        (nil)))
(insn 44 43 45 3 (parallel [
            (set (reg:DI 1 dx [orig:71 D.6884 ] [71])
                (ashift:DI (reg:DI 0 ax [orig:70 D.6884 ] [70])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:282 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:70 D.6884 ] [70])
        (nil)))
(insn 45 44 46 3 (set (reg/f:DI 0 ax [116])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:282 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 0 ax [orig:72 D.6882 ] [72])
                (plus:DI (reg/f:DI 0 ax [116])
                    (reg:DI 1 dx [orig:71 D.6884 ] [71])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [116])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:71 D.6884 ] [71])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:71 D.6884 ] [71]))
                (nil)))))
(insn 47 46 48 3 (set (reg:SF 21 xmm0 [orig:73 D.6883 ] [73])
        (mem:SF (reg/f:DI 0 ax [orig:72 D.6882 ] [72]) [0 *_27+0 S4 A32])) sim2fitman_preproc.cpp:282 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:72 D.6882 ] [72])
        (nil)))
(insn 48 47 49 3 (set (reg:SF 22 xmm1 [118])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])) sim2fitman_preproc.cpp:282 135 {*movsf_internal}
     (nil))
(insn 49 48 50 3 (set (reg:SF 21 xmm0 [117])
        (plus:SF (reg:SF 21 xmm0 [orig:73 D.6883 ] [73])
            (reg:SF 22 xmm1 [118]))) sim2fitman_preproc.cpp:282 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [118])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:73 D.6883 ] [73])
            (nil))))
(insn 50 49 51 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])
        (reg:SF 21 xmm0 [117])) sim2fitman_preproc.cpp:282 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [117])
        (nil)))
(insn 51 50 52 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 63 64 119
(code_label 52 51 53 4 53 "" [1 uses])
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 4 (set (reg/f:DI 0 ax [119])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 4 (set (reg:SI 0 ax [orig:63 D.6880 ] [63])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [119])
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [119])
        (nil)))
(insn 56 55 58 4 (parallel [
            (set (reg:SI 0 ax [orig:64 D.6880 ] [64])
                (ashift:SI (reg:SI 0 ax [orig:63 D.6880 ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:275 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.6880 ] [63])
        (nil)))
(insn 58 56 59 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:64 D.6880 ] [64])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:275 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:64 D.6880 ] [64])
        (nil)))
(jump_insn 59 58 60 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) sim2fitman_preproc.cpp:275 612 {*jcc_1}
     (nil)
 -> 57)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 74 75 76 77 78 79 120 121 122 123 124 125
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 5 (set (reg:DF 21 xmm0 [orig:74 D.6885 ] [74])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32]))) sim2fitman_preproc.cpp:285 242 {*floatsidf2_sse_interunit}
     (nil))
(insn 62 61 63 5 (set (reg:DF 22 xmm1 [120])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:285 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 63 62 64 5 (set (reg:DF 21 xmm0 [orig:75 D.6885 ] [75])
        (div:DF (reg:DF 21 xmm0 [orig:74 D.6885 ] [74])
            (reg:DF 22 xmm1 [120]))) sim2fitman_preproc.cpp:285 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [120])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:74 D.6885 ] [74])
            (nil))))
(insn 64 63 65 5 (set (reg:SF 21 xmm0 [orig:76 D.6883 ] [76])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:75 D.6885 ] [75]))) sim2fitman_preproc.cpp:285 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:75 D.6885 ] [75])
        (nil)))
(insn 65 64 134 5 (set (reg:SF 22 xmm1 [122])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])) sim2fitman_preproc.cpp:285 135 {*movsf_internal}
     (nil))
(insn 134 65 66 5 (set (reg:SF 22 xmm1 [121])
        (reg:SF 22 xmm1 [122])) sim2fitman_preproc.cpp:285 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [122])
        (nil)))
(insn 66 134 135 5 (set (reg:SF 22 xmm1 [121])
        (div:SF (reg:SF 22 xmm1 [121])
            (reg:SF 21 xmm0 [orig:76 D.6883 ] [76]))) sim2fitman_preproc.cpp:285 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:76 D.6883 ] [76])
        (nil)))
(insn 135 66 67 5 (set (reg:SF 21 xmm0 [121])
        (reg:SF 22 xmm1 [121])) sim2fitman_preproc.cpp:285 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [121])
        (nil)))
(insn 67 135 68 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32])
        (reg:SF 21 xmm0 [121])) sim2fitman_preproc.cpp:285 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [121])
        (nil)))
(insn 68 67 69 5 (set (reg:DF 21 xmm0 [orig:77 D.6885 ] [77])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 last_eighth+0 S4 A32]))) sim2fitman_preproc.cpp:286 242 {*floatsidf2_sse_interunit}
     (nil))
(insn 69 68 70 5 (set (reg:DF 22 xmm1 [123])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:286 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 70 69 71 5 (set (reg:DF 21 xmm0 [orig:78 D.6885 ] [78])
        (div:DF (reg:DF 21 xmm0 [orig:77 D.6885 ] [77])
            (reg:DF 22 xmm1 [123]))) sim2fitman_preproc.cpp:286 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [123])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:77 D.6885 ] [77])
            (nil))))
(insn 71 70 72 5 (set (reg:SF 21 xmm0 [orig:79 D.6883 ] [79])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:78 D.6885 ] [78]))) sim2fitman_preproc.cpp:286 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:78 D.6885 ] [78])
        (nil)))
(insn 72 71 136 5 (set (reg:SF 22 xmm1 [125])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])) sim2fitman_preproc.cpp:286 135 {*movsf_internal}
     (nil))
(insn 136 72 73 5 (set (reg:SF 22 xmm1 [124])
        (reg:SF 22 xmm1 [125])) sim2fitman_preproc.cpp:286 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [125])
        (nil)))
(insn 73 136 137 5 (set (reg:SF 22 xmm1 [124])
        (div:SF (reg:SF 22 xmm1 [124])
            (reg:SF 21 xmm0 [orig:79 D.6883 ] [79]))) sim2fitman_preproc.cpp:286 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:79 D.6883 ] [79])
        (nil)))
(insn 137 73 74 5 (set (reg:SF 21 xmm0 [124])
        (reg:SF 22 xmm1 [124])) sim2fitman_preproc.cpp:286 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [124])
        (nil)))
(insn 74 137 75 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32])
        (reg:SF 21 xmm0 [124])) sim2fitman_preproc.cpp:286 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [124])
        (nil)))
(insn 75 74 132 5 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:288 89 {*movsi_internal}
     (nil))
(jump_insn 132 75 133 5 (set (pc)
        (label_ref 108)) sim2fitman_preproc.cpp:288 650 {jump}
     (nil)
 -> 108)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 133 132 113)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 126 127 128 129 130 131 132 133
(code_label 113 133 78 6 56 "" [1 uses])
(note 78 113 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 6 (set (reg:SI 0 ax [126])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:290 89 {*movsi_internal}
     (nil))
(insn 80 79 81 6 (set (reg:DI 0 ax [orig:82 D.6881 ] [82])
        (sign_extend:DI (reg:SI 0 ax [126]))) sim2fitman_preproc.cpp:290 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [126])
        (nil)))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 1 dx [orig:83 D.6881 ] [83])
                (ashift:DI (reg:DI 0 ax [orig:82 D.6881 ] [82])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:82 D.6881 ] [82])
        (nil)))
(insn 82 81 83 6 (set (reg/f:DI 0 ax [127])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:290 87 {*movdi_internal_rex64}
     (nil))
(insn 83 82 84 6 (parallel [
            (set (reg/f:DI 0 ax [orig:84 D.6882 ] [84])
                (plus:DI (reg/f:DI 0 ax [127])
                    (reg:DI 1 dx [orig:83 D.6881 ] [83])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [127])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:83 D.6881 ] [83])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:83 D.6881 ] [83]))
                (nil)))))
(insn 84 83 85 6 (set (reg:SI 1 dx [128])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:290 89 {*movsi_internal}
     (nil))
(insn 85 84 86 6 (set (reg:DI 1 dx [orig:85 D.6881 ] [85])
        (sign_extend:DI (reg:SI 1 dx [128]))) sim2fitman_preproc.cpp:290 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [128])
        (nil)))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 2 cx [orig:86 D.6881 ] [86])
                (ashift:DI (reg:DI 1 dx [orig:85 D.6881 ] [85])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:85 D.6881 ] [85])
        (nil)))
(insn 87 86 88 6 (set (reg/f:DI 1 dx [129])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:290 87 {*movdi_internal_rex64}
     (nil))
(insn 88 87 89 6 (parallel [
            (set (reg/f:DI 1 dx [orig:87 D.6882 ] [87])
                (plus:DI (reg/f:DI 1 dx [129])
                    (reg:DI 2 cx [orig:86 D.6881 ] [86])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:290 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [129])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:86 D.6881 ] [86])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:86 D.6881 ] [86]))
                (nil)))))
(insn 89 88 90 6 (set (reg:SF 21 xmm0 [orig:88 D.6883 ] [88])
        (mem:SF (reg/f:DI 1 dx [orig:87 D.6882 ] [87]) [0 *_47+0 S4 A32])) sim2fitman_preproc.cpp:290 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:87 D.6882 ] [87])
        (nil)))
(insn 90 89 91 6 (set (reg:SF 21 xmm0 [orig:89 D.6883 ] [89])
        (minus:SF (reg:SF 21 xmm0 [orig:88 D.6883 ] [88])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [0 average_offset_real+0 S4 A32]))) sim2fitman_preproc.cpp:290 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:88 D.6883 ] [88])
        (nil)))
(insn 91 90 92 6 (set (mem:SF (reg/f:DI 0 ax [orig:84 D.6882 ] [84]) [0 *_44+0 S4 A32])
        (reg:SF 21 xmm0 [orig:89 D.6883 ] [89])) sim2fitman_preproc.cpp:290 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:89 D.6883 ] [89])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:84 D.6882 ] [84])
            (nil))))
(insn 92 91 93 6 (set (reg:SI 0 ax [130])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:291 89 {*movsi_internal}
     (nil))
(insn 93 92 94 6 (set (reg:DI 0 ax [orig:90 D.6884 ] [90])
        (sign_extend:DI (reg:SI 0 ax [130]))) sim2fitman_preproc.cpp:291 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [130])
        (nil)))
(insn 94 93 95 6 (parallel [
            (set (reg:DI 0 ax [orig:91 D.6884 ] [91])
                (plus:DI (reg:DI 0 ax [orig:90 D.6884 ] [90])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:90 D.6884 ] [90])
        (nil)))
(insn 95 94 96 6 (parallel [
            (set (reg:DI 1 dx [orig:92 D.6884 ] [92])
                (ashift:DI (reg:DI 0 ax [orig:91 D.6884 ] [91])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:91 D.6884 ] [91])
        (nil)))
(insn 96 95 97 6 (set (reg/f:DI 0 ax [131])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:291 87 {*movdi_internal_rex64}
     (nil))
(insn 97 96 98 6 (parallel [
            (set (reg/f:DI 0 ax [orig:93 D.6882 ] [93])
                (plus:DI (reg/f:DI 0 ax [131])
                    (reg:DI 1 dx [orig:92 D.6884 ] [92])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [131])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:92 D.6884 ] [92])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:92 D.6884 ] [92]))
                (nil)))))
(insn 98 97 99 6 (set (reg:SI 1 dx [132])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:291 89 {*movsi_internal}
     (nil))
(insn 99 98 100 6 (set (reg:DI 1 dx [orig:94 D.6884 ] [94])
        (sign_extend:DI (reg:SI 1 dx [132]))) sim2fitman_preproc.cpp:291 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [132])
        (nil)))
(insn 100 99 101 6 (parallel [
            (set (reg:DI 1 dx [orig:95 D.6884 ] [95])
                (plus:DI (reg:DI 1 dx [orig:94 D.6884 ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:94 D.6884 ] [94])
        (nil)))
(insn 101 100 102 6 (parallel [
            (set (reg:DI 2 cx [orig:96 D.6884 ] [96])
                (ashift:DI (reg:DI 1 dx [orig:95 D.6884 ] [95])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:95 D.6884 ] [95])
        (nil)))
(insn 102 101 103 6 (set (reg/f:DI 1 dx [133])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:291 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 6 (parallel [
            (set (reg/f:DI 1 dx [orig:97 D.6882 ] [97])
                (plus:DI (reg/f:DI 1 dx [133])
                    (reg:DI 2 cx [orig:96 D.6884 ] [96])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [133])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:96 D.6884 ] [96])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:96 D.6884 ] [96]))
                (nil)))))
(insn 104 103 105 6 (set (reg:SF 21 xmm0 [orig:98 D.6883 ] [98])
        (mem:SF (reg/f:DI 1 dx [orig:97 D.6882 ] [97]) [0 *_57+0 S4 A32])) sim2fitman_preproc.cpp:291 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:97 D.6882 ] [97])
        (nil)))
(insn 105 104 106 6 (set (reg:SF 21 xmm0 [orig:99 D.6883 ] [99])
        (minus:SF (reg:SF 21 xmm0 [orig:98 D.6883 ] [98])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 average_offset_imag+0 S4 A32]))) sim2fitman_preproc.cpp:291 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:98 D.6883 ] [98])
        (nil)))
(insn 106 105 107 6 (set (mem:SF (reg/f:DI 0 ax [orig:93 D.6882 ] [93]) [0 *_53+0 S4 A32])
        (reg:SF 21 xmm0 [orig:99 D.6883 ] [99])) sim2fitman_preproc.cpp:291 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:99 D.6883 ] [99])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:93 D.6882 ] [93])
            (nil))))
(insn 107 106 108 6 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:288 273 {*addsi_1}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 80 81 134
(code_label 108 107 109 7 55 "" [1 uses])
(note 109 108 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 7 (set (reg/f:DI 0 ax [134])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:288 87 {*movdi_internal_rex64}
     (nil))
(insn 111 110 112 7 (set (reg:SI 0 ax [orig:80 D.6880 ] [80])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [134])
                (const_int 328 [0x148])) [0 procpar_info_9(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:288 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [134])
        (nil)))
(insn 112 111 114 7 (parallel [
            (set (reg:SI 0 ax [orig:81 D.6880 ] [81])
                (ashift:SI (reg:SI 0 ax [orig:80 D.6880 ] [80])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:288 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:80 D.6880 ] [80])
        (nil)))
(insn 114 112 115 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:81 D.6880 ] [81])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:288 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:81 D.6880 ] [81])
        (nil)))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) sim2fitman_preproc.cpp:288 612 {*jcc_1}
     (nil)
 -> 113)
;;  succ:       6
;;              8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 100 101
(note 116 115 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 120 8 (set (reg:SI 0 ax [orig:100 D.6880 ] [100])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:294 89 {*movsi_internal}
     (nil))
(insn 120 117 124 8 (set (reg:SI 0 ax [orig:101 <retval> ] [101])
        (reg:SI 0 ax [orig:100 D.6880 ] [100])) sim2fitman_preproc.cpp:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:100 D.6880 ] [100])
        (nil)))
(insn 124 120 127 8 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:101 <retval> ] [101])) sim2fitman_preproc.cpp:295 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:101 <retval> ] [101])
        (nil)))
(insn 127 124 0 8 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:295 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int ecc_correction(float*, float*, Procpar_info*, Preprocess*) (_Z14ecc_correctionPfS_P12Procpar_infoP10Preprocess, funcdef_no=5, decl_uid=5334, cgraph_uid=5)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=128, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=96, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 10:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 11:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 12:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 13:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 15:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 16:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 17:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 18:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 19:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 20:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 21:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 30
	 Choosing alt 0 in insn 30:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 31:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 37
	 Choosing alt 0 in insn 37:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 38:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 40:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 43:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 46
	 Choosing alt 0 in insn 46:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 47:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 51:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 52:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 54
	 Choosing alt 0 in insn 54:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 55:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 57
	 Choosing alt 0 in insn 57:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 58
	 Choosing alt 0 in insn 58:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=217, assigning class NO_REGS to secondary r217
   61: r217:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  225: r179:DF=r217:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 225:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 62:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 65:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 66:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 67
	 Choosing alt 0 in insn 67:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 68:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 72:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 73:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 74:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 75
	 Choosing alt 0 in insn 75:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 76:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=218, assigning class NO_REGS to secondary r218
   81: r218:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  226: r184:DF=r218:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 226:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 82:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 85:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 87
	 Choosing alt 0 in insn 87:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 88:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 92:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 93:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 94
	 Choosing alt 0 in insn 94:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 95:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 97:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 100:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 102:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 103
	 Choosing alt 0 in insn 103:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 104:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 107:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 108:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 110:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 111
	 Choosing alt 0 in insn 111:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 112:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 114
	 Choosing alt 0 in insn 114:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 115
	 Choosing alt 0 in insn 115:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=219, assigning class NO_REGS to secondary r219
  118: r219:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  227: r193:DF=r219:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 227:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 119:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 122:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 124
	 Choosing alt 0 in insn 124:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 125:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 127:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 128:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 129:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 130:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 131:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 132
	 Choosing alt 0 in insn 132:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 133:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 134:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 137:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=220, assigning class NO_REGS to secondary r220
  138: r220:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  228: r198:DF=r220:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 228:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 139:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 140:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 142:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 143:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 144:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 145:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 148:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 149:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 150:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 151:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=221 from oldreg=136, assigning class SSE_REGS to r221
  151: r221:SF=float_trunc([frame:DI-0x40])
    Inserting insn reload after:
  229: r136:SF=r221:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 229:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 152:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=222, assigning class NO_REGS to secondary r222
  153: r222:DF=r205:DF
      REG_DEAD r205:DF
    Inserting the sec. move after:
  230: xmm0:DF=r222:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 230:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 154:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 157
	 Choosing alt 0 in insn 157:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 158:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 159:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 160:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 161:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 162:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 163:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 164:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 165:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=223 from oldreg=144, assigning class SSE_REGS to r223
  165: r223:SF=float_trunc([frame:DI-0x40])
    Inserting insn reload after:
  231: r144:SF=r223:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 231:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 166:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=224, assigning class NO_REGS to secondary r224
  167: r224:DF=r208:DF
      REG_DEAD r208:DF
    Inserting the sec. move after:
  232: xmm0:DF=r224:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 232:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 168:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 171
	 Choosing alt 0 in insn 171:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 172:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 174:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 175:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 176:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 177:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 178:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=225 from oldreg=151, assigning class SSE_REGS to r225
  178: r225:SF=float_trunc([frame:DI-0x38])
    Inserting insn reload after:
  233: r151:SF=r225:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 233:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 179:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=226, assigning class NO_REGS to secondary r226
  180: r226:DF=r211:DF
      REG_DEAD r211:DF
    Inserting the sec. move after:
  234: xmm0:DF=r226:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 234:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 183:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 184
	 Choosing alt 0 in insn 184:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 185:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 188:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 189:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 190:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 191:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 192:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=227 from oldreg=159, assigning class SSE_REGS to r227
  192: r227:SF=float_trunc([frame:DI-0x38])
    Inserting insn reload after:
  235: r159:SF=r227:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 235:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 193:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=228, assigning class NO_REGS to secondary r228
  194: r228:DF=r214:DF
      REG_DEAD r214:DF
    Inserting the sec. move after:
  236: xmm0:DF=r228:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 236:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 195:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 198
	 Choosing alt 0 in insn 198:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 199:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 200:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 203:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 204:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 205:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 207:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 210:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=229 from oldreg=159, assigning class SSE_REGS to inheritance r229
    Original reg change 159->229 (bb3):
  235: r229:SF=r227:SF
    Add original<-inheritance after:
  237: r159:SF=r229:SF

    Inheritance reuse change 159->229 (bb3):
  198: r162:SF=r161:SF*r229:SF
      REG_DEAD r161:SF
      REG_DEAD r229:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=230 from oldreg=151, assigning class SSE_REGS to inheritance r230
    Original reg change 151->230 (bb3):
  233: r230:SF=r225:SF
    Add original<-inheritance after:
  238: r151:SF=r230:SF

    Inheritance reuse change 151->230 (bb3):
  184: r154:SF=r153:SF*r230:SF
      REG_DEAD r153:SF
      REG_DEAD r230:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=231 from oldreg=144, assigning class SSE_REGS to inheritance r231
    Original reg change 144->231 (bb3):
  231: r231:SF=r223:SF
    Add original<-inheritance after:
  239: r144:SF=r231:SF

    Inheritance reuse change 144->231 (bb3):
  171: r147:SF=r146:SF*r231:SF
      REG_DEAD r146:SF
      REG_DEAD r231:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=232 from oldreg=136, assigning class SSE_REGS to inheritance r232
    Original reg change 136->232 (bb3):
  229: r232:SF=r221:SF
    Add original<-inheritance after:
  240: r136:SF=r232:SF

    Inheritance reuse change 136->232 (bb3):
  157: r139:SF=r138:SF*r232:SF
      REG_DEAD r138:SF
      REG_DEAD r232:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   237: r159:SF=r229:SF
deleting insn with uid = 237.
	    Removing dead insn:
   238: r151:SF=r230:SF
deleting insn with uid = 238.
	    Removing dead insn:
   239: r144:SF=r231:SF
deleting insn with uid = 239.
	    Removing dead insn:
   240: r136:SF=r232:SF
deleting insn with uid = 240.
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 220: point = 0
   Insn 217: point = 0
   Insn 213: point = 1
   Insn 210: point = 3
  BB 4
   Insn 208: point = 4
   Insn 207: point = 4
   Insn 205: point = 5
   Insn 204: point = 7
   Insn 203: point = 9
  BB 2
   Insn 223: point = 10
   Insn 22: point = 10
   Insn 21: point = 10
   Insn 20: point = 11
   Insn 19: point = 12
   Insn 18: point = 13
   Insn 17: point = 14
   Insn 16: point = 15
   Insn 15: point = 16
   Insn 14: point = 17
   Insn 13: point = 18
   Insn 12: point = 19
   Insn 11: point = 20
   Insn 10: point = 21
   Insn 9: point = 22
   Insn 5: point = 22
   Insn 4: point = 22
   Insn 3: point = 22
   Insn 2: point = 22
  BB 3
   Insn 200: point = 22
   Insn 199: point = 22
   Insn 198: point = 23
   Insn 197: point = 25
   Insn 196: point = 27
   Insn 195: point = 28
   Insn 236: point = 28
	Hard reg 21 is preferable by r228 with profit 1
   Insn 194: point = 29
	Hard reg 21 is preferable by r228 with profit 1
	Hard reg 0 is preferable by r228 with profit 1
   Insn 193: point = 31
   Insn 235: point = 32
	   Creating copy r227->r229@1
   Insn 192: point = 34
   Insn 191: point = 35
   Insn 190: point = 37
   Insn 189: point = 38
   Insn 188: point = 40
   Insn 187: point = 42
   Insn 186: point = 44
   Insn 185: point = 45
   Insn 184: point = 46
   Insn 183: point = 48
   Insn 182: point = 50
   Insn 181: point = 51
   Insn 234: point = 51
	Hard reg 21 is preferable by r226 with profit 1
   Insn 180: point = 52
	Hard reg 21 is preferable by r226 with profit 1
	Hard reg 0 is preferable by r226 with profit 1
   Insn 179: point = 54
   Insn 233: point = 55
	   Creating copy r225->r230@1
   Insn 178: point = 57
   Insn 177: point = 58
   Insn 176: point = 60
   Insn 175: point = 61
   Insn 174: point = 63
   Insn 173: point = 65
   Insn 172: point = 66
   Insn 171: point = 67
   Insn 170: point = 69
   Insn 169: point = 71
   Insn 168: point = 72
   Insn 232: point = 72
	Hard reg 21 is preferable by r224 with profit 1
   Insn 167: point = 73
	Hard reg 21 is preferable by r224 with profit 1
	Hard reg 0 is preferable by r224 with profit 1
   Insn 166: point = 75
   Insn 231: point = 76
	   Creating copy r223->r231@1
   Insn 165: point = 78
   Insn 164: point = 79
   Insn 163: point = 81
   Insn 162: point = 82
   Insn 161: point = 84
   Insn 160: point = 86
   Insn 159: point = 88
   Insn 158: point = 89
   Insn 157: point = 90
   Insn 156: point = 92
   Insn 155: point = 94
   Insn 154: point = 95
   Insn 230: point = 95
	Hard reg 21 is preferable by r222 with profit 1
   Insn 153: point = 96
	Hard reg 21 is preferable by r222 with profit 1
	Hard reg 0 is preferable by r222 with profit 1
   Insn 152: point = 98
   Insn 229: point = 99
	   Creating copy r221->r232@1
   Insn 151: point = 101
   Insn 150: point = 102
   Insn 149: point = 104
   Insn 148: point = 105
   Insn 147: point = 107
   Insn 146: point = 109
   Insn 145: point = 110
   Insn 144: point = 111
   Insn 143: point = 113
   Insn 142: point = 114
   Insn 141: point = 115
   Insn 140: point = 117
   Insn 139: point = 118
   Insn 228: point = 119
	Hard reg 0 is preferable by r220 with profit 1
   Insn 138: point = 121
	Hard reg 0 is preferable by r220 with profit 1
	Hard reg 21 is preferable by r220 with profit 1
   Insn 137: point = 122
   Insn 136: point = 122
   Insn 135: point = 123
   Insn 134: point = 124
   Insn 133: point = 126
   Insn 132: point = 128
   Insn 131: point = 130
   Insn 130: point = 131
   Insn 129: point = 133
   Insn 128: point = 135
   Insn 127: point = 137
   Insn 126: point = 138
   Insn 125: point = 140
   Insn 124: point = 142
   Insn 123: point = 144
   Insn 122: point = 145
   Insn 121: point = 147
   Insn 120: point = 149
   Insn 119: point = 150
   Insn 227: point = 151
	Hard reg 0 is preferable by r219 with profit 1
   Insn 118: point = 153
	Hard reg 0 is preferable by r219 with profit 1
	Hard reg 21 is preferable by r219 with profit 1
   Insn 117: point = 154
   Insn 116: point = 154
   Insn 115: point = 155
   Insn 114: point = 157
   Insn 113: point = 159
   Insn 112: point = 161
   Insn 111: point = 163
   Insn 110: point = 165
   Insn 109: point = 166
   Insn 108: point = 168
   Insn 107: point = 170
   Insn 106: point = 172
   Insn 105: point = 173
   Insn 104: point = 175
   Insn 103: point = 177
   Insn 102: point = 179
   Insn 101: point = 180
   Insn 100: point = 182
   Insn 99: point = 184
   Insn 98: point = 186
   Insn 97: point = 187
   Insn 96: point = 189
   Insn 95: point = 191
   Insn 94: point = 193
   Insn 93: point = 195
   Insn 92: point = 196
   Insn 91: point = 198
   Insn 90: point = 200
   Insn 89: point = 201
   Insn 88: point = 203
   Insn 87: point = 205
   Insn 86: point = 207
   Insn 85: point = 208
   Insn 84: point = 210
   Insn 83: point = 212
   Insn 82: point = 213
   Insn 226: point = 214
	Hard reg 0 is preferable by r218 with profit 1
   Insn 81: point = 216
	Hard reg 0 is preferable by r218 with profit 1
	Hard reg 21 is preferable by r218 with profit 1
   Insn 80: point = 217
   Insn 79: point = 217
   Insn 78: point = 218
   Insn 77: point = 219
   Insn 76: point = 221
   Insn 75: point = 223
   Insn 74: point = 225
   Insn 73: point = 226
   Insn 72: point = 228
   Insn 71: point = 230
   Insn 70: point = 232
   Insn 69: point = 233
   Insn 68: point = 235
   Insn 67: point = 237
   Insn 66: point = 239
   Insn 65: point = 240
   Insn 64: point = 242
   Insn 63: point = 244
   Insn 62: point = 245
   Insn 225: point = 246
	Hard reg 0 is preferable by r217 with profit 1
   Insn 61: point = 248
	Hard reg 0 is preferable by r217 with profit 1
	Hard reg 21 is preferable by r217 with profit 1
   Insn 60: point = 249
   Insn 59: point = 249
   Insn 58: point = 250
   Insn 57: point = 252
   Insn 56: point = 254
   Insn 55: point = 256
   Insn 54: point = 258
   Insn 53: point = 260
   Insn 52: point = 261
   Insn 51: point = 263
   Insn 50: point = 265
   Insn 49: point = 267
   Insn 48: point = 268
   Insn 47: point = 270
   Insn 46: point = 272
   Insn 45: point = 274
   Insn 44: point = 275
   Insn 43: point = 277
   Insn 42: point = 279
   Insn 41: point = 281
   Insn 40: point = 282
   Insn 39: point = 284
   Insn 38: point = 286
   Insn 37: point = 288
   Insn 36: point = 290
   Insn 35: point = 291
   Insn 34: point = 293
   Insn 33: point = 295
   Insn 32: point = 296
   Insn 31: point = 298
   Insn 30: point = 300
   Insn 29: point = 302
   Insn 28: point = 303
   Insn 27: point = 305
   Insn 26: point = 307
 r59: [6..7]
 r60: [4..5]
 r61: [304..305]
 r62: [301..303]
 r63: [299..300]
 r64: [297..298]
 r65: [283..296]
 r66: [292..293]
 r67: [289..291]
 r68: [287..288]
 r69: [285..286]
 r70: [283..284]
 r71: [251..282]
 r72: [278..279]
 r73: [276..277]
 r74: [273..275]
 r75: [271..272]
 r76: [269..270]
 r77: [253..268]
 r78: [264..265]
 r79: [262..263]
 r80: [259..261]
 r81: [257..258]
 r82: [255..256]
 r83: [253..254]
 r84: [251..252]
 r85: [249..250]
 r86: [241..242]
 r87: [238..240]
 r88: [236..237]
 r89: [234..235]
 r90: [218..233]
 r91: [229..230]
 r92: [227..228]
 r93: [224..226]
 r94: [222..223]
 r95: [220..221]
 r96: [217..219]
 r97: [209..210]
 r98: [206..208]
 r99: [204..205]
 r100: [202..203]
 r101: [188..201]
 r102: [197..198]
 r103: [194..196]
 r104: [192..193]
 r105: [190..191]
 r106: [188..189]
 r107: [156..187]
 r108: [183..184]
 r109: [181..182]
 r110: [178..180]
 r111: [176..177]
 r112: [174..175]
 r113: [158..173]
 r114: [169..170]
 r115: [167..168]
 r116: [164..166]
 r117: [162..163]
 r118: [160..161]
 r119: [158..159]
 r120: [156..157]
 r121: [154..155]
 r122: [146..147]
 r123: [143..145]
 r124: [141..142]
 r125: [139..140]
 r126: [123..138]
 r127: [134..135]
 r128: [132..133]
 r129: [129..131]
 r130: [127..128]
 r131: [125..126]
 r132: [122..124]
 r133: [106..107]
 r134: [103..105]
 r135: [89..102]
 r137: [93..94]
 r138: [91..92]
 r139: [89..90]
 r140: [85..86]
 r141: [83..84]
 r142: [80..82]
 r143: [66..79]
 r145: [70..71]
 r146: [68..69]
 r147: [66..67]
 r148: [62..63]
 r149: [59..61]
 r150: [45..58]
 r152: [49..50]
 r153: [47..48]
 r154: [45..46]
 r155: [41..42]
 r156: [39..40]
 r157: [36..38]
 r158: [22..35]
 r160: [26..27]
 r161: [24..25]
 r162: [22..23]
 r163: [2..3]
 r164: [0..1]
 r165: [20..21]
 r166: [18..19]
 r167: [16..17]
 r168: [14..15]
 r169: [12..13]
 r170: [10..11]
 r171: [306..307]
 r172: [301..302]
 r173: [294..295]
 r174: [289..290]
 r175: [280..281]
 r176: [273..274]
 r177: [266..267]
 r178: [259..260]
 r179: [245..246]
 r180: [243..244]
 r181: [238..239]
 r182: [231..232]
 r183: [224..225]
 r184: [213..214]
 r185: [211..212]
 r186: [206..207]
 r187: [199..200]
 r188: [194..195]
 r189: [185..186]
 r190: [178..179]
 r191: [171..172]
 r192: [164..165]
 r193: [150..151]
 r194: [148..149]
 r195: [143..144]
 r196: [136..137]
 r197: [129..130]
 r198: [118..119]
 r199: [114..115]
 r200: [116..117]
 r201: [110..111]
 r202: [112..113]
 r203: [108..109]
 r204: [103..104]
 r205: [97..98]
 r206: [87..88]
 r207: [80..81]
 r208: [74..75]
 r209: [64..65]
 r210: [59..60]
 r211: [53..54]
 r212: [43..44]
 r213: [36..37]
 r214: [30..31]
 r215: [8..9]
 r217: [247..248]
 r218: [215..216]
 r219: [152..153]
 r220: [120..121]
 r221: [100..101]
 r222: [95..96]
 r223: [77..78]
 r224: [72..73]
 r225: [56..57]
 r226: [51..52]
 r227: [33..34]
 r228: [28..29]
 r229: [24..32]
 r230: [47..55]
 r231: [68..76]
 r232: [91..99]
Compressing live ranges: from 308 to 274 - 88%
Ranges after the compression:
 r59: [6..7]
 r60: [4..5]
 r61: [270..271]
 r62: [268..269]
 r63: [266..267]
 r64: [264..265]
 r65: [252..263]
 r66: [260..261]
 r67: [258..259]
 r68: [256..257]
 r69: [254..255]
 r70: [252..253]
 r71: [224..251]
 r72: [248..249]
 r73: [246..247]
 r74: [244..245]
 r75: [242..243]
 r76: [240..241]
 r77: [226..239]
 r78: [236..237]
 r79: [234..235]
 r80: [232..233]
 r81: [230..231]
 r82: [228..229]
 r83: [226..227]
 r84: [224..225]
 r85: [222..223]
 r86: [214..215]
 r87: [212..213]
 r88: [210..211]
 r89: [208..209]
 r90: [194..207]
 r91: [204..205]
 r92: [202..203]
 r93: [200..201]
 r94: [198..199]
 r95: [196..197]
 r96: [194..195]
 r97: [186..187]
 r98: [184..185]
 r99: [182..183]
 r100: [180..181]
 r101: [168..179]
 r102: [176..177]
 r103: [174..175]
 r104: [172..173]
 r105: [170..171]
 r106: [168..169]
 r107: [140..167]
 r108: [164..165]
 r109: [162..163]
 r110: [160..161]
 r111: [158..159]
 r112: [156..157]
 r113: [142..155]
 r114: [152..153]
 r115: [150..151]
 r116: [148..149]
 r117: [146..147]
 r118: [144..145]
 r119: [142..143]
 r120: [140..141]
 r121: [138..139]
 r122: [130..131]
 r123: [128..129]
 r124: [126..127]
 r125: [124..125]
 r126: [110..123]
 r127: [120..121]
 r128: [118..119]
 r129: [116..117]
 r130: [114..115]
 r131: [112..113]
 r132: [110..111]
 r133: [94..95]
 r134: [92..93]
 r135: [80..91]
 r137: [84..85]
 r138: [82..83]
 r139: [80..81]
 r140: [76..77]
 r141: [74..75]
 r142: [72..73]
 r143: [60..71]
 r145: [64..65]
 r146: [62..63]
 r147: [60..61]
 r148: [56..57]
 r149: [54..55]
 r150: [42..53]
 r152: [46..47]
 r153: [44..45]
 r154: [42..43]
 r155: [38..39]
 r156: [36..37]
 r157: [34..35]
 r158: [22..33]
 r160: [26..27]
 r161: [24..25]
 r162: [22..23]
 r163: [2..3]
 r164: [0..1]
 r165: [20..21]
 r166: [18..19]
 r167: [16..17]
 r168: [14..15]
 r169: [12..13]
 r170: [10..11]
 r171: [272..273]
 r172: [268..269]
 r173: [262..263]
 r174: [258..259]
 r175: [250..251]
 r176: [244..245]
 r177: [238..239]
 r178: [232..233]
 r179: [218..219]
 r180: [216..217]
 r181: [212..213]
 r182: [206..207]
 r183: [200..201]
 r184: [190..191]
 r185: [188..189]
 r186: [184..185]
 r187: [178..179]
 r188: [174..175]
 r189: [166..167]
 r190: [160..161]
 r191: [154..155]
 r192: [148..149]
 r193: [134..135]
 r194: [132..133]
 r195: [128..129]
 r196: [122..123]
 r197: [116..117]
 r198: [106..107]
 r199: [102..103]
 r200: [104..105]
 r201: [98..99]
 r202: [100..101]
 r203: [96..97]
 r204: [92..93]
 r205: [88..89]
 r206: [78..79]
 r207: [72..73]
 r208: [68..69]
 r209: [58..59]
 r210: [54..55]
 r211: [50..51]
 r212: [40..41]
 r213: [34..35]
 r214: [30..31]
 r215: [8..9]
 r217: [220..221]
 r218: [192..193]
 r219: [136..137]
 r220: [108..109]
 r221: [90..91]
 r222: [86..87]
 r223: [70..71]
 r224: [66..67]
 r225: [52..53]
 r226: [48..49]
 r227: [32..33]
 r228: [28..29]
 r229: [24..31]
 r230: [44..51]
 r231: [62..69]
 r232: [82..89]
	 Assigning to 221 (cl=SSE_REGS, orig=136, freq=2, tfirst=221, tfreq=2)...
	   Assign 24 to reload r221 (freq=2)
	Hard reg 24 is preferable by r232 with profit 1
	 Assigning to 232 (cl=SSE_REGS, orig=136, freq=2, tfirst=221, tfreq=2)...
	 Assigning to 223 (cl=SSE_REGS, orig=144, freq=2, tfirst=223, tfreq=2)...
	   Assign 25 to reload r223 (freq=2)
	Hard reg 25 is preferable by r231 with profit 1
	 Assigning to 231 (cl=SSE_REGS, orig=144, freq=2, tfirst=223, tfreq=2)...
	 Assigning to 225 (cl=SSE_REGS, orig=151, freq=2, tfirst=225, tfreq=2)...
	   Assign 26 to reload r225 (freq=2)
	Hard reg 26 is preferable by r230 with profit 1
	 Assigning to 230 (cl=SSE_REGS, orig=151, freq=2, tfirst=225, tfreq=2)...
	 Assigning to 227 (cl=SSE_REGS, orig=159, freq=2, tfirst=227, tfreq=2)...
	   Assign 27 to reload r227 (freq=2)
	Hard reg 27 is preferable by r229 with profit 1
	 Assigning to 229 (cl=SSE_REGS, orig=159, freq=2, tfirst=227, tfreq=2)...
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********

Inherit 0 out of 4 (0.00%)
   Insn after restoring regs:
  198: r162:SF=r161:SF*r159:SF
      REG_DEAD r161:SF
      REG_DEAD r159:SF
   Insn after restoring regs:
  235: r159:SF=r227:SF
      REG_DEAD r227:SF
   Insn after restoring regs:
  184: r154:SF=r153:SF*r151:SF
      REG_DEAD r153:SF
      REG_DEAD r151:SF
   Insn after restoring regs:
  233: r151:SF=r225:SF
      REG_DEAD r225:SF
   Insn after restoring regs:
  171: r147:SF=r146:SF*r144:SF
      REG_DEAD r146:SF
      REG_DEAD r144:SF
   Insn after restoring regs:
  231: r144:SF=r223:SF
      REG_DEAD r223:SF
   Insn after restoring regs:
  157: r139:SF=r138:SF*r136:SF
      REG_DEAD r138:SF
      REG_DEAD r136:SF
   Insn after restoring regs:
  229: r136:SF=r221:SF
      REG_DEAD r221:SF

********** Local #2: **********


********** Pseudo live ranges #2: **********

  BB 5
   Insn 220: point = 0
   Insn 217: point = 0
   Insn 213: point = 1
   Insn 210: point = 3
  BB 4
   Insn 208: point = 4
   Insn 207: point = 4
   Insn 205: point = 5
   Insn 204: point = 7
   Insn 203: point = 9
  BB 2
   Insn 223: point = 10
   Insn 22: point = 10
   Insn 21: point = 10
   Insn 20: point = 11
   Insn 19: point = 12
   Insn 18: point = 13
   Insn 17: point = 14
   Insn 16: point = 15
   Insn 15: point = 16
   Insn 14: point = 17
   Insn 13: point = 18
   Insn 12: point = 19
   Insn 11: point = 20
   Insn 10: point = 21
   Insn 9: point = 22
   Insn 5: point = 22
   Insn 4: point = 22
   Insn 3: point = 22
   Insn 2: point = 22
  BB 3
   Insn 200: point = 22
   Insn 199: point = 22
   Insn 198: point = 23
   Insn 197: point = 25
   Insn 196: point = 27
   Insn 195: point = 28
   Insn 236: point = 28
   Insn 194: point = 29
   Insn 193: point = 31
   Insn 235: point = 32
   Insn 192: point = 34
   Insn 191: point = 35
   Insn 190: point = 37
   Insn 189: point = 38
   Insn 188: point = 40
   Insn 187: point = 42
   Insn 186: point = 44
   Insn 185: point = 45
   Insn 184: point = 46
   Insn 183: point = 48
   Insn 182: point = 50
   Insn 181: point = 51
   Insn 234: point = 51
   Insn 180: point = 52
   Insn 179: point = 54
   Insn 233: point = 55
   Insn 178: point = 57
   Insn 177: point = 58
   Insn 176: point = 60
   Insn 175: point = 61
   Insn 174: point = 63
   Insn 173: point = 65
   Insn 172: point = 66
   Insn 171: point = 67
   Insn 170: point = 69
   Insn 169: point = 71
   Insn 168: point = 72
   Insn 232: point = 72
   Insn 167: point = 73
   Insn 166: point = 75
   Insn 231: point = 76
   Insn 165: point = 78
   Insn 164: point = 79
   Insn 163: point = 81
   Insn 162: point = 82
   Insn 161: point = 84
   Insn 160: point = 86
   Insn 159: point = 88
   Insn 158: point = 89
   Insn 157: point = 90
   Insn 156: point = 92
   Insn 155: point = 94
   Insn 154: point = 95
   Insn 230: point = 95
   Insn 153: point = 96
   Insn 152: point = 98
   Insn 229: point = 99
   Insn 151: point = 101
   Insn 150: point = 102
   Insn 149: point = 104
   Insn 148: point = 105
   Insn 147: point = 107
   Insn 146: point = 109
   Insn 145: point = 110
   Insn 144: point = 111
   Insn 143: point = 113
   Insn 142: point = 114
   Insn 141: point = 115
   Insn 140: point = 117
   Insn 139: point = 118
   Insn 228: point = 119
   Insn 138: point = 121
   Insn 137: point = 122
   Insn 136: point = 122
   Insn 135: point = 123
   Insn 134: point = 124
   Insn 133: point = 126
   Insn 132: point = 128
   Insn 131: point = 130
   Insn 130: point = 131
   Insn 129: point = 133
   Insn 128: point = 135
   Insn 127: point = 137
   Insn 126: point = 138
   Insn 125: point = 140
   Insn 124: point = 142
   Insn 123: point = 144
   Insn 122: point = 145
   Insn 121: point = 147
   Insn 120: point = 149
   Insn 119: point = 150
   Insn 227: point = 151
   Insn 118: point = 153
   Insn 117: point = 154
   Insn 116: point = 154
   Insn 115: point = 155
   Insn 114: point = 157
   Insn 113: point = 159
   Insn 112: point = 161
   Insn 111: point = 163
   Insn 110: point = 165
   Insn 109: point = 166
   Insn 108: point = 168
   Insn 107: point = 170
   Insn 106: point = 172
   Insn 105: point = 173
   Insn 104: point = 175
   Insn 103: point = 177
   Insn 102: point = 179
   Insn 101: point = 180
   Insn 100: point = 182
   Insn 99: point = 184
   Insn 98: point = 186
   Insn 97: point = 187
   Insn 96: point = 189
   Insn 95: point = 191
   Insn 94: point = 193
   Insn 93: point = 195
   Insn 92: point = 196
   Insn 91: point = 198
   Insn 90: point = 200
   Insn 89: point = 201
   Insn 88: point = 203
   Insn 87: point = 205
   Insn 86: point = 207
   Insn 85: point = 208
   Insn 84: point = 210
   Insn 83: point = 212
   Insn 82: point = 213
   Insn 226: point = 214
   Insn 81: point = 216
   Insn 80: point = 217
   Insn 79: point = 217
   Insn 78: point = 218
   Insn 77: point = 219
   Insn 76: point = 221
   Insn 75: point = 223
   Insn 74: point = 225
   Insn 73: point = 226
   Insn 72: point = 228
   Insn 71: point = 230
   Insn 70: point = 232
   Insn 69: point = 233
   Insn 68: point = 235
   Insn 67: point = 237
   Insn 66: point = 239
   Insn 65: point = 240
   Insn 64: point = 242
   Insn 63: point = 244
   Insn 62: point = 245
   Insn 225: point = 246
   Insn 61: point = 248
   Insn 60: point = 249
   Insn 59: point = 249
   Insn 58: point = 250
   Insn 57: point = 252
   Insn 56: point = 254
   Insn 55: point = 256
   Insn 54: point = 258
   Insn 53: point = 260
   Insn 52: point = 261
   Insn 51: point = 263
   Insn 50: point = 265
   Insn 49: point = 267
   Insn 48: point = 268
   Insn 47: point = 270
   Insn 46: point = 272
   Insn 45: point = 274
   Insn 44: point = 275
   Insn 43: point = 277
   Insn 42: point = 279
   Insn 41: point = 281
   Insn 40: point = 282
   Insn 39: point = 284
   Insn 38: point = 286
   Insn 37: point = 288
   Insn 36: point = 290
   Insn 35: point = 291
   Insn 34: point = 293
   Insn 33: point = 295
   Insn 32: point = 296
   Insn 31: point = 298
   Insn 30: point = 300
   Insn 29: point = 302
   Insn 28: point = 303
   Insn 27: point = 305
   Insn 26: point = 307
 r136: [91..99]
 r144: [68..76]
 r151: [47..55]
 r159: [24..32]
 r217: [247..248]
 r218: [215..216]
 r219: [152..153]
 r220: [120..121]
 r222: [95..96]
 r224: [72..73]
 r226: [51..52]
 r228: [28..29]
Compressing live ranges: from 308 to 16 - 5%
Ranges after the compression:
 r136: [6..7]
 r144: [4..5]
 r151: [2..3]
 r159: [0..1]
 r217: [14..15]
 r218: [12..13]
 r219: [10..11]
 r220: [8..9]
 r222: [6..7]
 r224: [4..5]
 r226: [2..3]
 r228: [0..1]
  Slot 0 regnos (width = 8):	 136	 220	 219	 218	 217	 159	 151	 144
  Slot 1 regnos (width = 8):	 222	 228	 226	 224
Changing spilled pseudos to memory in insn #61
Changing spilled pseudos to memory in insn #225
Changing spilled pseudos to memory in insn #81
Changing spilled pseudos to memory in insn #226
Changing spilled pseudos to memory in insn #118
Changing spilled pseudos to memory in insn #227
Changing spilled pseudos to memory in insn #138
Changing spilled pseudos to memory in insn #228
Changing spilled pseudos to memory in insn #229
Changing spilled pseudos to memory in insn #153
Changing spilled pseudos to memory in insn #230
Changing spilled pseudos to memory in insn #157
Changing spilled pseudos to memory in insn #231
Changing spilled pseudos to memory in insn #167
Changing spilled pseudos to memory in insn #232
Changing spilled pseudos to memory in insn #171
Changing spilled pseudos to memory in insn #233
Changing spilled pseudos to memory in insn #180
Changing spilled pseudos to memory in insn #234
Changing spilled pseudos to memory in insn #184
Changing spilled pseudos to memory in insn #235
Changing spilled pseudos to memory in insn #194
Changing spilled pseudos to memory in insn #236
Changing spilled pseudos to memory in insn #198

********** Local #3: **********

Reusing alternative 0 for insn #198
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #236
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 236:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 194:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #235
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 235:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #184
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 184:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #234
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 234:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 180:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #233
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 233:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #171
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #232
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 232:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 167:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #231
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 231:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #157
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 157:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #230
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 230:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 153:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #229
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 229:  (0) m  (1) x {*movsf_internal}
Reusing alternative 3 for insn #228
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 228:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 138:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #227
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 227:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 118:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #226
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 226:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 81:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #225
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 225:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 61:  (0) m  (1) x {*movdf_internal_rex64}
New elimination table:
Can't eliminate 16 to 7 (offset=144, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=112, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 204
changing reg in insn 205
changing reg in insn 205
changing reg in insn 207
changing reg in insn 27
changing reg in insn 28
changing reg in insn 28
changing reg in insn 30
changing reg in insn 30
changing reg in insn 31
changing reg in insn 31
changing reg in insn 32
changing reg in insn 32
changing reg in insn 40
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 37
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 39
changing reg in insn 39
changing reg in insn 40
changing reg in insn 40
changing reg in insn 42
changing reg in insn 43
changing reg in insn 43
changing reg in insn 44
changing reg in insn 44
changing reg in insn 46
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 50
changing reg in insn 51
changing reg in insn 51
changing reg in insn 52
changing reg in insn 52
changing reg in insn 54
changing reg in insn 54
changing reg in insn 55
changing reg in insn 55
changing reg in insn 56
changing reg in insn 56
changing reg in insn 57
changing reg in insn 58
changing reg in insn 59
changing reg in insn 64
changing reg in insn 65
changing reg in insn 65
changing reg in insn 67
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 69
changing reg in insn 78
changing reg in insn 71
changing reg in insn 72
changing reg in insn 72
changing reg in insn 73
changing reg in insn 73
changing reg in insn 75
changing reg in insn 75
changing reg in insn 76
changing reg in insn 76
changing reg in insn 77
changing reg in insn 77
changing reg in insn 79
changing reg in insn 84
changing reg in insn 85
changing reg in insn 85
changing reg in insn 87
changing reg in insn 87
changing reg in insn 88
changing reg in insn 88
changing reg in insn 89
changing reg in insn 89
changing reg in insn 97
changing reg in insn 91
changing reg in insn 92
changing reg in insn 92
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 95
changing reg in insn 96
changing reg in insn 96
changing reg in insn 97
changing reg in insn 97
changing reg in insn 99
changing reg in insn 100
changing reg in insn 100
changing reg in insn 101
changing reg in insn 101
changing reg in insn 103
changing reg in insn 103
changing reg in insn 104
changing reg in insn 104
changing reg in insn 105
changing reg in insn 105
changing reg in insn 107
changing reg in insn 108
changing reg in insn 108
changing reg in insn 109
changing reg in insn 109
changing reg in insn 111
changing reg in insn 111
changing reg in insn 112
changing reg in insn 112
changing reg in insn 113
changing reg in insn 113
changing reg in insn 114
changing reg in insn 115
changing reg in insn 116
changing reg in insn 121
changing reg in insn 122
changing reg in insn 122
changing reg in insn 124
changing reg in insn 124
changing reg in insn 125
changing reg in insn 125
changing reg in insn 126
changing reg in insn 126
changing reg in insn 135
changing reg in insn 128
changing reg in insn 129
changing reg in insn 129
changing reg in insn 130
changing reg in insn 130
changing reg in insn 132
changing reg in insn 132
changing reg in insn 133
changing reg in insn 133
changing reg in insn 134
changing reg in insn 134
changing reg in insn 136
changing reg in insn 147
changing reg in insn 148
changing reg in insn 148
changing reg in insn 150
changing reg in insn 150
changing reg in insn 150
changing reg in insn 158
changing reg in insn 155
changing reg in insn 156
changing reg in insn 156
changing reg in insn 157
changing reg in insn 158
changing reg in insn 160
changing reg in insn 161
changing reg in insn 161
changing reg in insn 162
changing reg in insn 162
changing reg in insn 164
changing reg in insn 164
changing reg in insn 164
changing reg in insn 172
changing reg in insn 169
changing reg in insn 170
changing reg in insn 170
changing reg in insn 171
changing reg in insn 172
changing reg in insn 174
changing reg in insn 175
changing reg in insn 175
changing reg in insn 177
changing reg in insn 177
changing reg in insn 177
changing reg in insn 185
changing reg in insn 182
changing reg in insn 183
changing reg in insn 183
changing reg in insn 184
changing reg in insn 185
changing reg in insn 187
changing reg in insn 188
changing reg in insn 188
changing reg in insn 189
changing reg in insn 189
changing reg in insn 191
changing reg in insn 191
changing reg in insn 191
changing reg in insn 199
changing reg in insn 196
changing reg in insn 197
changing reg in insn 197
changing reg in insn 198
changing reg in insn 199
changing reg in insn 210
changing reg in insn 213
changing reg in insn 213
changing reg in insn 217
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 15
changing reg in insn 16
changing reg in insn 17
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 26
changing reg in insn 27
changing reg in insn 29
changing reg in insn 33
changing reg in insn 34
changing reg in insn 36
changing reg in insn 41
changing reg in insn 42
changing reg in insn 45
changing reg in insn 49
changing reg in insn 50
changing reg in insn 53
changing reg in insn 62
changing reg in insn 63
changing reg in insn 64
changing reg in insn 66
changing reg in insn 70
changing reg in insn 71
changing reg in insn 74
changing reg in insn 82
changing reg in insn 83
changing reg in insn 84
changing reg in insn 86
changing reg in insn 90
changing reg in insn 91
changing reg in insn 93
changing reg in insn 98
changing reg in insn 99
changing reg in insn 102
changing reg in insn 106
changing reg in insn 107
changing reg in insn 110
changing reg in insn 119
changing reg in insn 120
changing reg in insn 121
changing reg in insn 123
changing reg in insn 127
changing reg in insn 128
changing reg in insn 131
changing reg in insn 139
changing reg in insn 141
changing reg in insn 142
changing reg in insn 140
changing reg in insn 141
changing reg in insn 144
changing reg in insn 145
changing reg in insn 143
changing reg in insn 144
changing reg in insn 146
changing reg in insn 147
changing reg in insn 149
changing reg in insn 150
changing reg in insn 152
changing reg in insn 153
changing reg in insn 159
changing reg in insn 160
changing reg in insn 163
changing reg in insn 164
changing reg in insn 166
changing reg in insn 167
changing reg in insn 173
changing reg in insn 174
changing reg in insn 176
changing reg in insn 177
changing reg in insn 179
changing reg in insn 180
changing reg in insn 186
changing reg in insn 187
changing reg in insn 190
changing reg in insn 191
changing reg in insn 193
changing reg in insn 194
changing reg in insn 203
changing reg in insn 204
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 60.
verify found no changes in insn with uid = 80.
verify found no changes in insn with uid = 117.
verify found no changes in insn with uid = 137.
verify found no changes in insn with uid = 154.
verify found no changes in insn with uid = 168.
verify found no changes in insn with uid = 181.
verify found no changes in insn with uid = 195.


int ecc_correction(float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 27[xmm6]
;;  ref usage 	r0={97d,89u} r1={25d,17u,16e} r2={9d,1u} r3={4d,4u} r4={9d,1u} r5={9d,1u} r6={1d,95u} r7={1d,13u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r17={51d,1u} r18={8d} r19={8d} r20={1d,1u,16e} r21={55d,54u} r22={17d,8u} r23={11d,2u} r24={10d,1u} r25={10d,1u} r26={10d,1u} r27={10d,1u} r28={9d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={9d} r38={9d} r39={8d} r40={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} 
;;    total ref usage 904{581d,291u,32e} in 215{207 regular + 8 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 165 166 167 168 169 170
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_preproc.cpp:300 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ preprocess ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:302 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:DF 0 ax [165])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 mag_sup+0 S8 A64])
        (reg:DF 0 ax [165])) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [165])
        (nil)))
(insn 12 11 13 2 (set (reg:DF 0 ax [166])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 0 ax [166])) sim2fitman_preproc.cpp:303 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [166])
        (nil)))
(insn 14 13 15 2 (set (reg:DF 0 ax [167])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_sup+0 S8 A64])
        (reg:DF 0 ax [167])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [167])
        (nil)))
(insn 16 15 17 2 (set (reg:DF 0 ax [168])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 0 ax [168])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [168])
        (nil)))
(insn 18 17 19 2 (set (reg:DF 0 ax [169])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 0 ax [169])) sim2fitman_preproc.cpp:304 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [169])
        (nil)))
(insn 20 19 21 2 (set (reg:DF 0 ax [170])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:305 133 {*movdf_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 0 ax [170])) sim2fitman_preproc.cpp:305 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [170])
        (nil)))
(insn 22 21 223 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:308 89 {*movsi_internal}
     (nil))
(jump_insn 223 22 224 2 (set (pc)
        (label_ref 201)) sim2fitman_preproc.cpp:308 650 {jump}
     (nil)
 -> 201)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 224 223 206)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214
(code_label 206 224 25 3 60 "" [1 uses])
(note 25 206 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg:SI 0 ax [171])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:310 89 {*movsi_internal}
     (nil))
(insn 27 26 28 3 (set (reg:DI 0 ax [orig:61 D.6887 ] [61])
        (sign_extend:DI (reg:SI 0 ax [171]))) sim2fitman_preproc.cpp:310 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [171])
        (nil)))
(insn 28 27 29 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.6887 ] [62])
                (ashift:DI (reg:DI 0 ax [orig:61 D.6887 ] [61])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:61 D.6887 ] [61])
        (nil)))
(insn 29 28 30 3 (set (reg/f:DI 0 ax [172])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:310 87 {*movdi_internal_rex64}
     (nil))
(insn 30 29 31 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.6888 ] [63])
                (plus:DI (reg/f:DI 0 ax [172])
                    (reg:DI 1 dx [orig:62 D.6887 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [172])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.6887 ] [62])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:62 D.6887 ] [62]))
                (nil)))))
(insn 31 30 32 3 (set (reg:SF 21 xmm0 [orig:64 D.6889 ] [64])
        (mem:SF (reg/f:DI 0 ax [orig:63 D.6888 ] [63]) [0 *_16+0 S4 A32])) sim2fitman_preproc.cpp:310 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.6888 ] [63])
        (nil)))
(insn 32 31 33 3 (set (reg:DF 22 xmm1 [orig:65 D.6890 ] [65])
        (float_extend:DF (reg:SF 21 xmm0 [orig:64 D.6889 ] [64]))) sim2fitman_preproc.cpp:310 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:64 D.6889 ] [64])
        (nil)))
(insn 33 32 34 3 (set (reg:SI 0 ax [173])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:310 89 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (set (reg:DI 0 ax [orig:66 D.6887 ] [66])
        (sign_extend:DI (reg:SI 0 ax [173]))) sim2fitman_preproc.cpp:310 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [173])
        (nil)))
(insn 35 34 36 3 (parallel [
            (set (reg:DI 1 dx [orig:67 D.6887 ] [67])
                (ashift:DI (reg:DI 0 ax [orig:66 D.6887 ] [66])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:66 D.6887 ] [66])
        (nil)))
(insn 36 35 37 3 (set (reg/f:DI 0 ax [174])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:310 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 3 (parallel [
            (set (reg/f:DI 0 ax [orig:68 D.6888 ] [68])
                (plus:DI (reg/f:DI 0 ax [174])
                    (reg:DI 1 dx [orig:67 D.6887 ] [67])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:310 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [174])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:67 D.6887 ] [67])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:67 D.6887 ] [67]))
                (nil)))))
(insn 38 37 39 3 (set (reg:SF 21 xmm0 [orig:69 D.6889 ] [69])
        (mem:SF (reg/f:DI 0 ax [orig:68 D.6888 ] [68]) [0 *_21+0 S4 A32])) sim2fitman_preproc.cpp:310 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:68 D.6888 ] [68])
        (nil)))
(insn 39 38 40 3 (set (reg:DF 21 xmm0 [orig:70 D.6890 ] [70])
        (float_extend:DF (reg:SF 21 xmm0 [orig:69 D.6889 ] [69]))) sim2fitman_preproc.cpp:310 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:69 D.6889 ] [69])
        (nil)))
(insn 40 39 41 3 (set (reg:DF 22 xmm1 [orig:71 D.6890 ] [71])
        (mult:DF (reg:DF 22 xmm1 [orig:65 D.6890 ] [65])
            (reg:DF 21 xmm0 [orig:70 D.6890 ] [70]))) sim2fitman_preproc.cpp:310 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:70 D.6890 ] [70])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:65 D.6890 ] [65])
            (nil))))
(insn 41 40 42 3 (set (reg:SI 0 ax [175])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:311 89 {*movsi_internal}
     (nil))
(insn 42 41 43 3 (set (reg:DI 0 ax [orig:72 D.6891 ] [72])
        (sign_extend:DI (reg:SI 0 ax [175]))) sim2fitman_preproc.cpp:311 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [175])
        (nil)))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 0 ax [orig:73 D.6891 ] [73])
                (plus:DI (reg:DI 0 ax [orig:72 D.6891 ] [72])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:72 D.6891 ] [72])
        (nil)))
(insn 44 43 45 3 (parallel [
            (set (reg:DI 1 dx [orig:74 D.6891 ] [74])
                (ashift:DI (reg:DI 0 ax [orig:73 D.6891 ] [73])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:73 D.6891 ] [73])
        (nil)))
(insn 45 44 46 3 (set (reg/f:DI 0 ax [176])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 0 ax [orig:75 D.6888 ] [75])
                (plus:DI (reg/f:DI 0 ax [176])
                    (reg:DI 1 dx [orig:74 D.6891 ] [74])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [176])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:74 D.6891 ] [74])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:74 D.6891 ] [74]))
                (nil)))))
(insn 47 46 48 3 (set (reg:SF 21 xmm0 [orig:76 D.6889 ] [76])
        (mem:SF (reg/f:DI 0 ax [orig:75 D.6888 ] [75]) [0 *_28+0 S4 A32])) sim2fitman_preproc.cpp:311 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:75 D.6888 ] [75])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 23 xmm2 [orig:77 D.6890 ] [77])
        (float_extend:DF (reg:SF 21 xmm0 [orig:76 D.6889 ] [76]))) sim2fitman_preproc.cpp:311 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:76 D.6889 ] [76])
        (nil)))
(insn 49 48 50 3 (set (reg:SI 0 ax [177])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:311 89 {*movsi_internal}
     (nil))
(insn 50 49 51 3 (set (reg:DI 0 ax [orig:78 D.6891 ] [78])
        (sign_extend:DI (reg:SI 0 ax [177]))) sim2fitman_preproc.cpp:311 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [177])
        (nil)))
(insn 51 50 52 3 (parallel [
            (set (reg:DI 0 ax [orig:79 D.6891 ] [79])
                (plus:DI (reg:DI 0 ax [orig:78 D.6891 ] [78])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:78 D.6891 ] [78])
        (nil)))
(insn 52 51 53 3 (parallel [
            (set (reg:DI 1 dx [orig:80 D.6891 ] [80])
                (ashift:DI (reg:DI 0 ax [orig:79 D.6891 ] [79])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:79 D.6891 ] [79])
        (nil)))
(insn 53 52 54 3 (set (reg/f:DI 0 ax [178])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 3 (parallel [
            (set (reg/f:DI 0 ax [orig:81 D.6888 ] [81])
                (plus:DI (reg/f:DI 0 ax [178])
                    (reg:DI 1 dx [orig:80 D.6891 ] [80])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:311 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [178])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:80 D.6891 ] [80])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:80 D.6891 ] [80]))
                (nil)))))
(insn 55 54 56 3 (set (reg:SF 21 xmm0 [orig:82 D.6889 ] [82])
        (mem:SF (reg/f:DI 0 ax [orig:81 D.6888 ] [81]) [0 *_34+0 S4 A32])) sim2fitman_preproc.cpp:311 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:81 D.6888 ] [81])
        (nil)))
(insn 56 55 57 3 (set (reg:DF 21 xmm0 [orig:83 D.6890 ] [83])
        (float_extend:DF (reg:SF 21 xmm0 [orig:82 D.6889 ] [82]))) sim2fitman_preproc.cpp:311 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:82 D.6889 ] [82])
        (nil)))
(insn 57 56 58 3 (set (reg:DF 21 xmm0 [orig:84 D.6890 ] [84])
        (mult:DF (reg:DF 21 xmm0 [orig:83 D.6890 ] [83])
            (reg:DF 23 xmm2 [orig:77 D.6890 ] [77]))) sim2fitman_preproc.cpp:311 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:83 D.6890 ] [83])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:77 D.6890 ] [77])
            (nil))))
(insn 58 57 59 3 (set (reg:DF 21 xmm0 [orig:85 D.6890 ] [85])
        (plus:DF (reg:DF 21 xmm0 [orig:84 D.6890 ] [84])
            (reg:DF 22 xmm1 [orig:71 D.6890 ] [71]))) sim2fitman_preproc.cpp:311 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:84 D.6890 ] [84])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:71 D.6890 ] [71])
            (nil))))
(insn 59 58 60 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:85 D.6890 ] [85])) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:85 D.6890 ] [85])
        (nil)))
(call_insn 60 59 61 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:311 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 61 60 225 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 225 61 62 3 (set (reg:DF 0 ax [179])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 217)
        (nil)))
(insn 62 225 63 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 mag_sup+0 S8 A64])
        (reg:DF 0 ax [179])) sim2fitman_preproc.cpp:311 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [179])
        (nil)))
(insn 63 62 64 3 (set (reg:SI 0 ax [180])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:313 89 {*movsi_internal}
     (nil))
(insn 64 63 65 3 (set (reg:DI 0 ax [orig:86 D.6887 ] [86])
        (sign_extend:DI (reg:SI 0 ax [180]))) sim2fitman_preproc.cpp:313 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [180])
        (nil)))
(insn 65 64 66 3 (parallel [
            (set (reg:DI 1 dx [orig:87 D.6887 ] [87])
                (ashift:DI (reg:DI 0 ax [orig:86 D.6887 ] [86])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:86 D.6887 ] [86])
        (nil)))
(insn 66 65 67 3 (set (reg/f:DI 0 ax [181])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:313 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 68 3 (parallel [
            (set (reg/f:DI 0 ax [orig:88 D.6888 ] [88])
                (plus:DI (reg/f:DI 0 ax [181])
                    (reg:DI 1 dx [orig:87 D.6887 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [181])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:87 D.6887 ] [87])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:87 D.6887 ] [87]))
                (nil)))))
(insn 68 67 69 3 (set (reg:SF 21 xmm0 [orig:89 D.6889 ] [89])
        (mem:SF (reg/f:DI 0 ax [orig:88 D.6888 ] [88]) [0 *_42+0 S4 A32])) sim2fitman_preproc.cpp:313 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:88 D.6888 ] [88])
        (nil)))
(insn 69 68 70 3 (set (reg:DF 22 xmm1 [orig:90 D.6890 ] [90])
        (float_extend:DF (reg:SF 21 xmm0 [orig:89 D.6889 ] [89]))) sim2fitman_preproc.cpp:313 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:89 D.6889 ] [89])
        (nil)))
(insn 70 69 71 3 (set (reg:SI 0 ax [182])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:313 89 {*movsi_internal}
     (nil))
(insn 71 70 72 3 (set (reg:DI 0 ax [orig:91 D.6891 ] [91])
        (sign_extend:DI (reg:SI 0 ax [182]))) sim2fitman_preproc.cpp:313 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [182])
        (nil)))
(insn 72 71 73 3 (parallel [
            (set (reg:DI 0 ax [orig:92 D.6891 ] [92])
                (plus:DI (reg:DI 0 ax [orig:91 D.6891 ] [91])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:91 D.6891 ] [91])
        (nil)))
(insn 73 72 74 3 (parallel [
            (set (reg:DI 1 dx [orig:93 D.6891 ] [93])
                (ashift:DI (reg:DI 0 ax [orig:92 D.6891 ] [92])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:92 D.6891 ] [92])
        (nil)))
(insn 74 73 75 3 (set (reg/f:DI 0 ax [183])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:313 87 {*movdi_internal_rex64}
     (nil))
(insn 75 74 76 3 (parallel [
            (set (reg/f:DI 0 ax [orig:94 D.6888 ] [94])
                (plus:DI (reg/f:DI 0 ax [183])
                    (reg:DI 1 dx [orig:93 D.6891 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:313 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [183])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:93 D.6891 ] [93])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:93 D.6891 ] [93]))
                (nil)))))
(insn 76 75 77 3 (set (reg:SF 21 xmm0 [orig:95 D.6889 ] [95])
        (mem:SF (reg/f:DI 0 ax [orig:94 D.6888 ] [94]) [0 *_48+0 S4 A32])) sim2fitman_preproc.cpp:313 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:94 D.6888 ] [94])
        (nil)))
(insn 77 76 78 3 (set (reg:DF 21 xmm0 [orig:96 D.6890 ] [96])
        (float_extend:DF (reg:SF 21 xmm0 [orig:95 D.6889 ] [95]))) sim2fitman_preproc.cpp:313 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:95 D.6889 ] [95])
        (nil)))
(insn 78 77 79 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:90 D.6890 ] [90])) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:90 D.6890 ] [90])
        (nil)))
(insn 79 78 80 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:96 D.6890 ] [96])) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:96 D.6890 ] [96])
        (nil)))
(call_insn 80 79 81 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:313 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 81 80 226 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 226 81 82 3 (set (reg:DF 0 ax [184])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 218)
        (nil)))
(insn 82 226 83 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_sup+0 S8 A64])
        (reg:DF 0 ax [184])) sim2fitman_preproc.cpp:313 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [184])
        (nil)))
(insn 83 82 84 3 (set (reg:SI 0 ax [185])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:315 89 {*movsi_internal}
     (nil))
(insn 84 83 85 3 (set (reg:DI 0 ax [orig:97 D.6887 ] [97])
        (sign_extend:DI (reg:SI 0 ax [185]))) sim2fitman_preproc.cpp:315 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [185])
        (nil)))
(insn 85 84 86 3 (parallel [
            (set (reg:DI 1 dx [orig:98 D.6887 ] [98])
                (ashift:DI (reg:DI 0 ax [orig:97 D.6887 ] [97])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:97 D.6887 ] [97])
        (nil)))
(insn 86 85 87 3 (set (reg/f:DI 0 ax [186])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 87 86 88 3 (parallel [
            (set (reg/f:DI 0 ax [orig:99 D.6888 ] [99])
                (plus:DI (reg/f:DI 0 ax [186])
                    (reg:DI 1 dx [orig:98 D.6887 ] [98])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [186])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:98 D.6887 ] [98])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:98 D.6887 ] [98]))
                (nil)))))
(insn 88 87 89 3 (set (reg:SF 21 xmm0 [orig:100 D.6889 ] [100])
        (mem:SF (reg/f:DI 0 ax [orig:99 D.6888 ] [99]) [0 *_55+0 S4 A32])) sim2fitman_preproc.cpp:315 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:99 D.6888 ] [99])
        (nil)))
(insn 89 88 90 3 (set (reg:DF 22 xmm1 [orig:101 D.6890 ] [101])
        (float_extend:DF (reg:SF 21 xmm0 [orig:100 D.6889 ] [100]))) sim2fitman_preproc.cpp:315 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:100 D.6889 ] [100])
        (nil)))
(insn 90 89 91 3 (set (reg:SI 0 ax [187])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:315 89 {*movsi_internal}
     (nil))
(insn 91 90 92 3 (set (reg:DI 0 ax [orig:102 D.6887 ] [102])
        (sign_extend:DI (reg:SI 0 ax [187]))) sim2fitman_preproc.cpp:315 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [187])
        (nil)))
(insn 92 91 93 3 (parallel [
            (set (reg:DI 1 dx [orig:103 D.6887 ] [103])
                (ashift:DI (reg:DI 0 ax [orig:102 D.6887 ] [102])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:102 D.6887 ] [102])
        (nil)))
(insn 93 92 94 3 (set (reg/f:DI 0 ax [188])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 94 93 95 3 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.6888 ] [104])
                (plus:DI (reg/f:DI 0 ax [188])
                    (reg:DI 1 dx [orig:103 D.6887 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:315 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [188])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:103 D.6887 ] [103])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:103 D.6887 ] [103]))
                (nil)))))
(insn 95 94 96 3 (set (reg:SF 21 xmm0 [orig:105 D.6889 ] [105])
        (mem:SF (reg/f:DI 0 ax [orig:104 D.6888 ] [104]) [0 *_60+0 S4 A32])) sim2fitman_preproc.cpp:315 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:104 D.6888 ] [104])
        (nil)))
(insn 96 95 97 3 (set (reg:DF 21 xmm0 [orig:106 D.6890 ] [106])
        (float_extend:DF (reg:SF 21 xmm0 [orig:105 D.6889 ] [105]))) sim2fitman_preproc.cpp:315 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:105 D.6889 ] [105])
        (nil)))
(insn 97 96 98 3 (set (reg:DF 22 xmm1 [orig:107 D.6890 ] [107])
        (mult:DF (reg:DF 22 xmm1 [orig:101 D.6890 ] [101])
            (reg:DF 21 xmm0 [orig:106 D.6890 ] [106]))) sim2fitman_preproc.cpp:315 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:106 D.6890 ] [106])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:101 D.6890 ] [101])
            (nil))))
(insn 98 97 99 3 (set (reg:SI 0 ax [189])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:316 89 {*movsi_internal}
     (nil))
(insn 99 98 100 3 (set (reg:DI 0 ax [orig:108 D.6891 ] [108])
        (sign_extend:DI (reg:SI 0 ax [189]))) sim2fitman_preproc.cpp:316 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [189])
        (nil)))
(insn 100 99 101 3 (parallel [
            (set (reg:DI 0 ax [orig:109 D.6891 ] [109])
                (plus:DI (reg:DI 0 ax [orig:108 D.6891 ] [108])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:108 D.6891 ] [108])
        (nil)))
(insn 101 100 102 3 (parallel [
            (set (reg:DI 1 dx [orig:110 D.6891 ] [110])
                (ashift:DI (reg:DI 0 ax [orig:109 D.6891 ] [109])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:109 D.6891 ] [109])
        (nil)))
(insn 102 101 103 3 (set (reg/f:DI 0 ax [190])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:316 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 3 (parallel [
            (set (reg/f:DI 0 ax [orig:111 D.6888 ] [111])
                (plus:DI (reg/f:DI 0 ax [190])
                    (reg:DI 1 dx [orig:110 D.6891 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [190])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:110 D.6891 ] [110])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:110 D.6891 ] [110]))
                (nil)))))
(insn 104 103 105 3 (set (reg:SF 21 xmm0 [orig:112 D.6889 ] [112])
        (mem:SF (reg/f:DI 0 ax [orig:111 D.6888 ] [111]) [0 *_67+0 S4 A32])) sim2fitman_preproc.cpp:316 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:111 D.6888 ] [111])
        (nil)))
(insn 105 104 106 3 (set (reg:DF 23 xmm2 [orig:113 D.6890 ] [113])
        (float_extend:DF (reg:SF 21 xmm0 [orig:112 D.6889 ] [112]))) sim2fitman_preproc.cpp:316 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:112 D.6889 ] [112])
        (nil)))
(insn 106 105 107 3 (set (reg:SI 0 ax [191])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:316 89 {*movsi_internal}
     (nil))
(insn 107 106 108 3 (set (reg:DI 0 ax [orig:114 D.6891 ] [114])
        (sign_extend:DI (reg:SI 0 ax [191]))) sim2fitman_preproc.cpp:316 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [191])
        (nil)))
(insn 108 107 109 3 (parallel [
            (set (reg:DI 0 ax [orig:115 D.6891 ] [115])
                (plus:DI (reg:DI 0 ax [orig:114 D.6891 ] [114])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:114 D.6891 ] [114])
        (nil)))
(insn 109 108 110 3 (parallel [
            (set (reg:DI 1 dx [orig:116 D.6891 ] [116])
                (ashift:DI (reg:DI 0 ax [orig:115 D.6891 ] [115])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:115 D.6891 ] [115])
        (nil)))
(insn 110 109 111 3 (set (reg/f:DI 0 ax [192])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:316 87 {*movdi_internal_rex64}
     (nil))
(insn 111 110 112 3 (parallel [
            (set (reg/f:DI 0 ax [orig:117 D.6888 ] [117])
                (plus:DI (reg/f:DI 0 ax [192])
                    (reg:DI 1 dx [orig:116 D.6891 ] [116])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:316 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [192])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:116 D.6891 ] [116])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:116 D.6891 ] [116]))
                (nil)))))
(insn 112 111 113 3 (set (reg:SF 21 xmm0 [orig:118 D.6889 ] [118])
        (mem:SF (reg/f:DI 0 ax [orig:117 D.6888 ] [117]) [0 *_73+0 S4 A32])) sim2fitman_preproc.cpp:316 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:117 D.6888 ] [117])
        (nil)))
(insn 113 112 114 3 (set (reg:DF 21 xmm0 [orig:119 D.6890 ] [119])
        (float_extend:DF (reg:SF 21 xmm0 [orig:118 D.6889 ] [118]))) sim2fitman_preproc.cpp:316 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:118 D.6889 ] [118])
        (nil)))
(insn 114 113 115 3 (set (reg:DF 21 xmm0 [orig:120 D.6890 ] [120])
        (mult:DF (reg:DF 21 xmm0 [orig:119 D.6890 ] [119])
            (reg:DF 23 xmm2 [orig:113 D.6890 ] [113]))) sim2fitman_preproc.cpp:316 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:119 D.6890 ] [119])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:113 D.6890 ] [113])
            (nil))))
(insn 115 114 116 3 (set (reg:DF 21 xmm0 [orig:121 D.6890 ] [121])
        (plus:DF (reg:DF 21 xmm0 [orig:120 D.6890 ] [120])
            (reg:DF 22 xmm1 [orig:107 D.6890 ] [107]))) sim2fitman_preproc.cpp:316 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:120 D.6890 ] [120])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:107 D.6890 ] [107])
            (nil))))
(insn 116 115 117 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:121 D.6890 ] [121])) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:121 D.6890 ] [121])
        (nil)))
(call_insn 117 116 118 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:316 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 118 117 227 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 227 118 119 3 (set (reg:DF 0 ax [193])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 219)
        (nil)))
(insn 119 227 120 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 0 ax [193])) sim2fitman_preproc.cpp:316 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [193])
        (nil)))
(insn 120 119 121 3 (set (reg:SI 0 ax [194])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:318 89 {*movsi_internal}
     (nil))
(insn 121 120 122 3 (set (reg:DI 0 ax [orig:122 D.6887 ] [122])
        (sign_extend:DI (reg:SI 0 ax [194]))) sim2fitman_preproc.cpp:318 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [194])
        (nil)))
(insn 122 121 123 3 (parallel [
            (set (reg:DI 1 dx [orig:123 D.6887 ] [123])
                (ashift:DI (reg:DI 0 ax [orig:122 D.6887 ] [122])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.6887 ] [122])
        (nil)))
(insn 123 122 124 3 (set (reg/f:DI 0 ax [195])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:318 87 {*movdi_internal_rex64}
     (nil))
(insn 124 123 125 3 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.6888 ] [124])
                (plus:DI (reg/f:DI 0 ax [195])
                    (reg:DI 1 dx [orig:123 D.6887 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [195])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:123 D.6887 ] [123])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:123 D.6887 ] [123]))
                (nil)))))
(insn 125 124 126 3 (set (reg:SF 21 xmm0 [orig:125 D.6889 ] [125])
        (mem:SF (reg/f:DI 0 ax [orig:124 D.6888 ] [124]) [0 *_81+0 S4 A32])) sim2fitman_preproc.cpp:318 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:124 D.6888 ] [124])
        (nil)))
(insn 126 125 127 3 (set (reg:DF 22 xmm1 [orig:126 D.6890 ] [126])
        (float_extend:DF (reg:SF 21 xmm0 [orig:125 D.6889 ] [125]))) sim2fitman_preproc.cpp:318 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:125 D.6889 ] [125])
        (nil)))
(insn 127 126 128 3 (set (reg:SI 0 ax [196])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:318 89 {*movsi_internal}
     (nil))
(insn 128 127 129 3 (set (reg:DI 0 ax [orig:127 D.6891 ] [127])
        (sign_extend:DI (reg:SI 0 ax [196]))) sim2fitman_preproc.cpp:318 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [196])
        (nil)))
(insn 129 128 130 3 (parallel [
            (set (reg:DI 0 ax [orig:128 D.6891 ] [128])
                (plus:DI (reg:DI 0 ax [orig:127 D.6891 ] [127])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:127 D.6891 ] [127])
        (nil)))
(insn 130 129 131 3 (parallel [
            (set (reg:DI 1 dx [orig:129 D.6891 ] [129])
                (ashift:DI (reg:DI 0 ax [orig:128 D.6891 ] [128])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:128 D.6891 ] [128])
        (nil)))
(insn 131 130 132 3 (set (reg/f:DI 0 ax [197])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:318 87 {*movdi_internal_rex64}
     (nil))
(insn 132 131 133 3 (parallel [
            (set (reg/f:DI 0 ax [orig:130 D.6888 ] [130])
                (plus:DI (reg/f:DI 0 ax [197])
                    (reg:DI 1 dx [orig:129 D.6891 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:318 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [197])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:129 D.6891 ] [129])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:129 D.6891 ] [129]))
                (nil)))))
(insn 133 132 134 3 (set (reg:SF 21 xmm0 [orig:131 D.6889 ] [131])
        (mem:SF (reg/f:DI 0 ax [orig:130 D.6888 ] [130]) [0 *_87+0 S4 A32])) sim2fitman_preproc.cpp:318 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:130 D.6888 ] [130])
        (nil)))
(insn 134 133 135 3 (set (reg:DF 21 xmm0 [orig:132 D.6890 ] [132])
        (float_extend:DF (reg:SF 21 xmm0 [orig:131 D.6889 ] [131]))) sim2fitman_preproc.cpp:318 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:131 D.6889 ] [131])
        (nil)))
(insn 135 134 136 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:126 D.6890 ] [126])) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:126 D.6890 ] [126])
        (nil)))
(insn 136 135 137 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:132 D.6890 ] [132])) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:132 D.6890 ] [132])
        (nil)))
(call_insn 137 136 138 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:318 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 138 137 228 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 228 138 139 3 (set (reg:DF 0 ax [198])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S8 A64])) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 220)
        (nil)))
(insn 139 228 140 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 0 ax [198])) sim2fitman_preproc.cpp:318 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [198])
        (nil)))
(insn 140 139 141 3 (set (reg:DF 21 xmm0 [200])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:320 133 {*movdf_internal_rex64}
     (nil))
(insn 141 140 142 3 (set (reg:DF 21 xmm0 [199])
        (minus:DF (reg:DF 21 xmm0 [200])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:320 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [200])
        (nil)))
(insn 142 141 143 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 21 xmm0 [199])) sim2fitman_preproc.cpp:320 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [199])
        (nil)))
(insn 143 142 144 3 (set (reg:DF 21 xmm0 [202])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:321 133 {*movdf_internal_rex64}
     (nil))
(insn 144 143 145 3 (set (reg:DF 21 xmm0 [201])
        (minus:DF (reg:DF 21 xmm0 [202])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:321 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [202])
        (nil)))
(insn 145 144 146 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 21 xmm0 [201])) sim2fitman_preproc.cpp:321 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [201])
        (nil)))
(insn 146 145 147 3 (set (reg:SI 0 ax [203])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:323 89 {*movsi_internal}
     (nil))
(insn 147 146 148 3 (set (reg:DI 0 ax [orig:133 D.6887 ] [133])
        (sign_extend:DI (reg:SI 0 ax [203]))) sim2fitman_preproc.cpp:323 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [203])
        (nil)))
(insn 148 147 149 3 (parallel [
            (set (reg:DI 1 dx [orig:134 D.6887 ] [134])
                (ashift:DI (reg:DI 0 ax [orig:133 D.6887 ] [133])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:323 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:133 D.6887 ] [133])
        (nil)))
(insn 149 148 150 3 (set (reg/f:DI 0 ax [204])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:323 87 {*movdi_internal_rex64}
     (nil))
(insn 150 149 151 3 (parallel [
            (set (reg/f:DI 3 bx [orig:135 D.6888 ] [135])
                (plus:DI (reg:DI 1 dx [orig:134 D.6887 ] [134])
                    (reg/f:DI 0 ax [204])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:323 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [204])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:134 D.6887 ] [134])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:134 D.6887 ] [134]))
                (nil)))))
(insn 151 150 229 3 (set (reg:SF 24 xmm3 [orig:136 D.6889 ] [136])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:323 164 {*truncdfsf_fast_sse}
     (nil))
(insn 229 151 240 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64])
        (reg:SF 24 xmm3 [orig:136 D.6889 ] [136])) sim2fitman_preproc.cpp:323 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 24 xmm3 [orig:136 D.6889 ] [136])
        (nil)))
(note 240 229 152 3 NOTE_INSN_DELETED)
(insn 152 240 153 3 (set (reg:DF 0 ax [205])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (nil))
(insn 153 152 230 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])
        (reg:DF 0 ax [205])) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [205])
        (nil)))
(insn 230 153 154 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 222)
        (nil)))
(call_insn/u 154 230 155 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:323 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 155 154 156 3 (set (reg:DF 21 xmm0 [orig:137 D.6890 ] [137])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:323 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 156 155 157 3 (set (reg:SF 21 xmm0 [orig:138 D.6889 ] [138])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:137 D.6890 ] [137]))) sim2fitman_preproc.cpp:323 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:137 D.6890 ] [137])
        (nil)))
(insn 157 156 158 3 (set (reg:SF 21 xmm0 [orig:139 D.6889 ] [139])
        (mult:SF (reg:SF 21 xmm0 [orig:138 D.6889 ] [138])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64]))) sim2fitman_preproc.cpp:323 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:138 D.6889 ] [138])
        (expr_list:REG_DEAD (reg:SF 136 [ D.6889 ])
            (nil))))
(insn 158 157 159 3 (set (mem:SF (reg/f:DI 3 bx [orig:135 D.6888 ] [135]) [0 *_95+0 S4 A32])
        (reg:SF 21 xmm0 [orig:139 D.6889 ] [139])) sim2fitman_preproc.cpp:323 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:139 D.6889 ] [139])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:135 D.6888 ] [135])
            (nil))))
(insn 159 158 160 3 (set (reg:SI 0 ax [206])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:324 89 {*movsi_internal}
     (nil))
(insn 160 159 161 3 (set (reg:DI 0 ax [orig:140 D.6891 ] [140])
        (sign_extend:DI (reg:SI 0 ax [206]))) sim2fitman_preproc.cpp:324 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [206])
        (nil)))
(insn 161 160 162 3 (parallel [
            (set (reg:DI 0 ax [orig:141 D.6891 ] [141])
                (plus:DI (reg:DI 0 ax [orig:140 D.6891 ] [140])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:324 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:140 D.6891 ] [140])
        (nil)))
(insn 162 161 163 3 (parallel [
            (set (reg:DI 1 dx [orig:142 D.6891 ] [142])
                (ashift:DI (reg:DI 0 ax [orig:141 D.6891 ] [141])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:324 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:141 D.6891 ] [141])
        (nil)))
(insn 163 162 164 3 (set (reg/f:DI 0 ax [207])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:324 87 {*movdi_internal_rex64}
     (nil))
(insn 164 163 165 3 (parallel [
            (set (reg/f:DI 3 bx [orig:143 D.6888 ] [143])
                (plus:DI (reg:DI 1 dx [orig:142 D.6891 ] [142])
                    (reg/f:DI 0 ax [207])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:324 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [207])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:142 D.6891 ] [142])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:142 D.6891 ] [142]))
                (nil)))))
(insn 165 164 231 3 (set (reg:SF 25 xmm4 [orig:144 D.6889 ] [144])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:324 164 {*truncdfsf_fast_sse}
     (nil))
(insn 231 165 239 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64])
        (reg:SF 25 xmm4 [orig:144 D.6889 ] [144])) sim2fitman_preproc.cpp:324 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:144 D.6889 ] [144])
        (nil)))
(note 239 231 166 3 NOTE_INSN_DELETED)
(insn 166 239 167 3 (set (reg:DF 0 ax [208])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (nil))
(insn 167 166 232 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])
        (reg:DF 0 ax [208])) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [208])
        (nil)))
(insn 232 167 168 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 224)
        (nil)))
(call_insn/u 168 232 169 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:324 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 169 168 170 3 (set (reg:DF 21 xmm0 [orig:145 D.6890 ] [145])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:324 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 170 169 171 3 (set (reg:SF 21 xmm0 [orig:146 D.6889 ] [146])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:145 D.6890 ] [145]))) sim2fitman_preproc.cpp:324 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:145 D.6890 ] [145])
        (nil)))
(insn 171 170 172 3 (set (reg:SF 21 xmm0 [orig:147 D.6889 ] [147])
        (mult:SF (reg:SF 21 xmm0 [orig:146 D.6889 ] [146])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64]))) sim2fitman_preproc.cpp:324 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:146 D.6889 ] [146])
        (expr_list:REG_DEAD (reg:SF 144 [ D.6889 ])
            (nil))))
(insn 172 171 173 3 (set (mem:SF (reg/f:DI 3 bx [orig:143 D.6888 ] [143]) [0 *_103+0 S4 A32])
        (reg:SF 21 xmm0 [orig:147 D.6889 ] [147])) sim2fitman_preproc.cpp:324 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:147 D.6889 ] [147])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:143 D.6888 ] [143])
            (nil))))
(insn 173 172 174 3 (set (reg:SI 0 ax [209])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:326 89 {*movsi_internal}
     (nil))
(insn 174 173 175 3 (set (reg:DI 0 ax [orig:148 D.6887 ] [148])
        (sign_extend:DI (reg:SI 0 ax [209]))) sim2fitman_preproc.cpp:326 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [209])
        (nil)))
(insn 175 174 176 3 (parallel [
            (set (reg:DI 1 dx [orig:149 D.6887 ] [149])
                (ashift:DI (reg:DI 0 ax [orig:148 D.6887 ] [148])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:326 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:148 D.6887 ] [148])
        (nil)))
(insn 176 175 177 3 (set (reg/f:DI 0 ax [210])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:326 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 3 (parallel [
            (set (reg/f:DI 3 bx [orig:150 D.6888 ] [150])
                (plus:DI (reg:DI 1 dx [orig:149 D.6887 ] [149])
                    (reg/f:DI 0 ax [210])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:326 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [210])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:149 D.6887 ] [149])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:149 D.6887 ] [149]))
                (nil)))))
(insn 178 177 233 3 (set (reg:SF 26 xmm5 [orig:151 D.6889 ] [151])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:326 164 {*truncdfsf_fast_sse}
     (nil))
(insn 233 178 238 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64])
        (reg:SF 26 xmm5 [orig:151 D.6889 ] [151])) sim2fitman_preproc.cpp:326 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 26 xmm5 [orig:151 D.6889 ] [151])
        (nil)))
(note 238 233 179 3 NOTE_INSN_DELETED)
(insn 179 238 180 3 (set (reg:DF 0 ax [211])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (nil))
(insn 180 179 234 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])
        (reg:DF 0 ax [211])) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [211])
        (nil)))
(insn 234 180 181 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 226)
        (nil)))
(call_insn/u 181 234 182 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:326 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 182 181 183 3 (set (reg:DF 21 xmm0 [orig:152 D.6890 ] [152])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:326 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 183 182 184 3 (set (reg:SF 21 xmm0 [orig:153 D.6889 ] [153])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:152 D.6890 ] [152]))) sim2fitman_preproc.cpp:326 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:152 D.6890 ] [152])
        (nil)))
(insn 184 183 185 3 (set (reg:SF 21 xmm0 [orig:154 D.6889 ] [154])
        (mult:SF (reg:SF 21 xmm0 [orig:153 D.6889 ] [153])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64]))) sim2fitman_preproc.cpp:326 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:153 D.6889 ] [153])
        (expr_list:REG_DEAD (reg:SF 151 [ D.6889 ])
            (nil))))
(insn 185 184 186 3 (set (mem:SF (reg/f:DI 3 bx [orig:150 D.6888 ] [150]) [0 *_110+0 S4 A32])
        (reg:SF 21 xmm0 [orig:154 D.6889 ] [154])) sim2fitman_preproc.cpp:326 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:154 D.6889 ] [154])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:150 D.6888 ] [150])
            (nil))))
(insn 186 185 187 3 (set (reg:SI 0 ax [212])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:327 89 {*movsi_internal}
     (nil))
(insn 187 186 188 3 (set (reg:DI 0 ax [orig:155 D.6891 ] [155])
        (sign_extend:DI (reg:SI 0 ax [212]))) sim2fitman_preproc.cpp:327 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [212])
        (nil)))
(insn 188 187 189 3 (parallel [
            (set (reg:DI 0 ax [orig:156 D.6891 ] [156])
                (plus:DI (reg:DI 0 ax [orig:155 D.6891 ] [155])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:327 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:155 D.6891 ] [155])
        (nil)))
(insn 189 188 190 3 (parallel [
            (set (reg:DI 1 dx [orig:157 D.6891 ] [157])
                (ashift:DI (reg:DI 0 ax [orig:156 D.6891 ] [156])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:327 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:156 D.6891 ] [156])
        (nil)))
(insn 190 189 191 3 (set (reg/f:DI 0 ax [213])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:327 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 3 (parallel [
            (set (reg/f:DI 3 bx [orig:158 D.6888 ] [158])
                (plus:DI (reg:DI 1 dx [orig:157 D.6891 ] [157])
                    (reg/f:DI 0 ax [213])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:327 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [213])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:157 D.6891 ] [157])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -80 [0xffffffffffffffb0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:157 D.6891 ] [157]))
                (nil)))))
(insn 192 191 235 3 (set (reg:SF 27 xmm6 [orig:159 D.6889 ] [159])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:327 164 {*truncdfsf_fast_sse}
     (nil))
(insn 235 192 237 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64])
        (reg:SF 27 xmm6 [orig:159 D.6889 ] [159])) sim2fitman_preproc.cpp:327 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 27 xmm6 [orig:159 D.6889 ] [159])
        (nil)))
(note 237 235 193 3 NOTE_INSN_DELETED)
(insn 193 237 194 3 (set (reg:DF 0 ax [214])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (nil))
(insn 194 193 236 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])
        (reg:DF 0 ax [214])) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [214])
        (nil)))
(insn 236 194 195 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 %sfp+-128 S8 A64])) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 228)
        (nil)))
(call_insn/u 195 236 196 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:327 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 196 195 197 3 (set (reg:DF 21 xmm0 [orig:160 D.6890 ] [160])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:327 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 197 196 198 3 (set (reg:SF 21 xmm0 [orig:161 D.6889 ] [161])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:160 D.6890 ] [160]))) sim2fitman_preproc.cpp:327 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:160 D.6890 ] [160])
        (nil)))
(insn 198 197 199 3 (set (reg:SF 21 xmm0 [orig:162 D.6889 ] [162])
        (mult:SF (reg:SF 21 xmm0 [orig:161 D.6889 ] [161])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -120 [0xffffffffffffff88])) [0 %sfp+-120 S4 A64]))) sim2fitman_preproc.cpp:327 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:161 D.6889 ] [161])
        (expr_list:REG_DEAD (reg:SF 159 [ D.6889 ])
            (nil))))
(insn 199 198 200 3 (set (mem:SF (reg/f:DI 3 bx [orig:158 D.6888 ] [158]) [0 *_118+0 S4 A32])
        (reg:SF 21 xmm0 [orig:162 D.6889 ] [162])) sim2fitman_preproc.cpp:327 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:162 D.6889 ] [162])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:158 D.6888 ] [158])
            (nil))))
(insn 200 199 201 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:308 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 215
(code_label 201 200 202 4 59 "" [1 uses])
(note 202 201 203 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 203 202 204 4 (set (reg/f:DI 0 ax [215])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:308 87 {*movdi_internal_rex64}
     (nil))
(insn 204 203 205 4 (set (reg:SI 0 ax [orig:59 D.6886 ] [59])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [215])
                (const_int 328 [0x148])) [0 procpar_info_10(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:308 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [215])
        (nil)))
(insn 205 204 207 4 (parallel [
            (set (reg:SI 0 ax [orig:60 D.6886 ] [60])
                (ashift:SI (reg:SI 0 ax [orig:59 D.6886 ] [59])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:308 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6886 ] [59])
        (nil)))
(insn 207 205 208 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:60 D.6886 ] [60])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -68 [0xffffffffffffffbc])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:308 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.6886 ] [60])
        (nil)))
(jump_insn 208 207 209 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) sim2fitman_preproc.cpp:308 612 {*jcc_1}
     (nil)
 -> 206)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 163 164
(note 209 208 210 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 210 209 213 5 (set (reg:SI 0 ax [orig:163 D.6886 ] [163])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:330 89 {*movsi_internal}
     (nil))
(insn 213 210 217 5 (set (reg:SI 0 ax [orig:164 <retval> ] [164])
        (reg:SI 0 ax [orig:163 D.6886 ] [163])) sim2fitman_preproc.cpp:330 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:163 D.6886 ] [163])
        (nil)))
(insn 217 213 220 5 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:164 <retval> ] [164])) sim2fitman_preproc.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:164 <retval> ] [164])
        (nil)))
(insn 220 217 0 5 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:332 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int zero_fill(float*, float*, Procpar_info*, Preprocess*) (_Z9zero_fillPfS_P12Procpar_infoP10Preprocess, funcdef_no=6, decl_uid=5351, cgraph_uid=6)


********** Local #1: **********

          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 25:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 37:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 38:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 41:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 45:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 46:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 47:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =r  (1) g {*movsi_internal}
New elimination table:
Can't eliminate 16 to 7 (offset=64, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 56
changing reg in insn 20
changing reg in insn 59
changing reg in insn 11
changing reg in insn 15
changing reg in insn 13
changing reg in insn 14
changing reg in insn 14
changing reg in insn 15
changing reg in insn 26
changing reg in insn 27
changing reg in insn 51
changing reg in insn 53
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 36
changing reg in insn 36
changing reg in insn 36
changing reg in insn 38
changing reg in insn 40
changing reg in insn 41
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 44
changing reg in insn 44
changing reg in insn 44
changing reg in insn 46
changing reg in insn 59
changing reg in insn 63
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 25
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 32
changing reg in insn 33
changing reg in insn 35
changing reg in insn 36
changing reg in insn 37
changing reg in insn 38
changing reg in insn 39
changing reg in insn 40
changing reg in insn 43
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 50
changing reg in insn 51
starting the processing of deferred insns
ending the processing of deferred insns


int zero_fill(float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={24d,22u} r1={7d,6u,2e} r2={2d,1u} r4={2d,1u} r5={3d,2u} r6={1d,25u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={11d,2u} r18={1d} r19={1d} r20={1d,1u,2e} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 173{100d,69u,4e} in 45{44 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60 61 62 73 74
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_preproc.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ preprocess ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:337 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg/f:DI 0 ax [73])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:341 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:SI 1 dx [orig:60 D.6892 ] [60])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [73])
                (const_int 24 [0x18])) [0 preprocess_4(D)->data_zero_fill+0 S4 A32])) sim2fitman_preproc.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [73])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 0 ax [74])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:341 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:SI 0 ax [orig:61 D.6892 ] [61])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [74])
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [74])
        (nil)))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 0 ax [orig:62 D.6892 ] [62])
                (ashift:SI (reg:SI 0 ax [orig:61 D.6892 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:341 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.6892 ] [61])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 15 14 16 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 1 dx [orig:60 D.6892 ] [60])
            (reg:SI 0 ax [orig:62 D.6892 ] [62]))) sim2fitman_preproc.cpp:341 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.6892 ] [62])
        (expr_list:REG_DEAD (reg:SI 1 dx [orig:60 D.6892 ] [60])
            (nil))))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) sim2fitman_preproc.cpp:341 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 23)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f917d6c3720 *.LC11>)) sim2fitman_preproc.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(call_insn 19 18 20 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f917db7e700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:342 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 20 19 69 3 (set (reg:SI 0 ax [orig:59 D.6892 ] [59])
        (const_int 0 [0])) sim2fitman_preproc.cpp:343 89 {*movsi_internal}
     (nil))
(jump_insn 69 20 70 3 (set (pc)
        (label_ref 57)) sim2fitman_preproc.cpp:343 650 {jump}
     (nil)
 -> 57)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 70 69 23)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 63 75 76
(code_label 23 70 24 4 63 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:DI 0 ax [75])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 26 25 27 4 (set (reg:SI 0 ax [orig:63 D.6892 ] [63])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [75])
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [75])
        (nil)))
(insn 27 26 28 4 (parallel [
            (set (reg:SI 0 ax [76])
                (ashift:SI (reg:SI 0 ax [orig:63 D.6892 ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:346 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.6892 ] [63])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 28 27 71 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (reg:SI 0 ax [76])) sim2fitman_preproc.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [76])
        (nil)))
(jump_insn 71 28 72 4 (set (pc)
        (label_ref 48)) sim2fitman_preproc.cpp:346 650 {jump}
     (nil)
 -> 48)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 72 71 52)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 65 66 67 68 69 70 71 77 78 79 80 81 82
(code_label 52 72 31 5 66 "" [1 uses])
(note 31 52 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 0 ax [77])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:348 89 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (reg:DI 0 ax [orig:65 D.6893 ] [65])
        (sign_extend:DI (reg:SI 0 ax [77]))) sim2fitman_preproc.cpp:348 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [77])
        (nil)))
(insn 34 33 35 5 (parallel [
            (set (reg:DI 1 dx [orig:66 D.6893 ] [66])
                (ashift:DI (reg:DI 0 ax [orig:65 D.6893 ] [65])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:348 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:65 D.6893 ] [65])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 5 (set (reg/f:DI 0 ax [78])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:348 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 5 (parallel [
            (set (reg/f:DI 1 dx [orig:67 D.6894 ] [67])
                (plus:DI (reg:DI 1 dx [orig:66 D.6893 ] [66])
                    (reg/f:DI 0 ax [78])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:348 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [78])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.6893 ] [66])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])
                        (reg:DI 1 dx [orig:66 D.6893 ] [66]))
                    (nil))))))
(insn 37 36 38 5 (set (reg:SF 0 ax [79])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:348 135 {*movsf_internal}
     (nil))
(insn 38 37 39 5 (set (mem:SF (reg/f:DI 1 dx [orig:67 D.6894 ] [67]) [0 *_16+0 S4 A32])
        (reg:SF 0 ax [79])) sim2fitman_preproc.cpp:348 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [79])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:67 D.6894 ] [67])
            (nil))))
(insn 39 38 40 5 (set (reg:SI 0 ax [80])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_preproc.cpp:349 89 {*movsi_internal}
     (nil))
(insn 40 39 41 5 (set (reg:DI 0 ax [orig:68 D.6895 ] [68])
        (sign_extend:DI (reg:SI 0 ax [80]))) sim2fitman_preproc.cpp:349 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [80])
        (nil)))
(insn 41 40 42 5 (parallel [
            (set (reg:DI 0 ax [orig:69 D.6895 ] [69])
                (plus:DI (reg:DI 0 ax [orig:68 D.6895 ] [68])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:349 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:68 D.6895 ] [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 42 41 43 5 (parallel [
            (set (reg:DI 1 dx [orig:70 D.6895 ] [70])
                (ashift:DI (reg:DI 0 ax [orig:69 D.6895 ] [69])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:349 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:69 D.6895 ] [69])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 5 (set (reg/f:DI 0 ax [81])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:349 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 5 (parallel [
            (set (reg/f:DI 1 dx [orig:71 D.6894 ] [71])
                (plus:DI (reg:DI 1 dx [orig:70 D.6895 ] [70])
                    (reg/f:DI 0 ax [81])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:349 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [81])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:70 D.6895 ] [70])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -24 [0xffffffffffffffe8])) [0 sup_data+0 S8 A64])
                        (reg:DI 1 dx [orig:70 D.6895 ] [70]))
                    (nil))))))
(insn 45 44 46 5 (set (reg:SF 0 ax [82])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:349 135 {*movsf_internal}
     (nil))
(insn 46 45 47 5 (set (mem:SF (reg/f:DI 1 dx [orig:71 D.6894 ] [71]) [0 *_20+0 S4 A32])
        (reg:SF 0 ax [82])) sim2fitman_preproc.cpp:349 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [82])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:71 D.6894 ] [71])
            (nil))))
(insn 47 46 48 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:346 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 83
(code_label 48 47 49 6 65 "" [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 6 (set (reg/f:DI 0 ax [83])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 53 6 (set (reg:SI 0 ax [orig:64 D.6892 ] [64])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [83])
                (const_int 24 [0x18])) [0 preprocess_4(D)->data_zero_fill+0 S4 A32])) sim2fitman_preproc.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [83])
        (nil)))
(insn 53 51 54 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:64 D.6892 ] [64])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32]))) sim2fitman_preproc.cpp:346 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:64 D.6892 ] [64])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) sim2fitman_preproc.cpp:346 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 52)
;;  succ:       5
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 0 ax [orig:59 D.6892 ] [59])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:352 89 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              3 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 72
(code_label 57 56 58 8 64 "" [1 uses])
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 63 8 (set (reg:SI 0 ax [orig:72 <retval> ] [72])
        (reg:SI 0 ax [orig:59 D.6892 ] [59])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6892 ] [59])
        (nil)))
(insn 63 59 66 8 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:72 <retval> ] [72])) sim2fitman_preproc.cpp:354 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:72 <retval> ] [72])
        (nil)))
(insn 66 63 0 8 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:354 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int normalize(float*, float*, Procpar_info*) (_Z9normalizePfS_P12Procpar_info, funcdef_no=7, decl_uid=5329, cgraph_uid=7)


********** Local #1: **********

          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 9:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 10:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 12:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 20:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 21
	 Choosing alt 0 in insn 21:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 22:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 28
	 Choosing alt 0 in insn 28:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 29:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 31:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 34:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 37
	 Choosing alt 0 in insn 37:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 38:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 42:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 45
	 Choosing alt 0 in insn 45:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 46:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 48
	 Choosing alt 0 in insn 48:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 49
	 Choosing alt 0 in insn 49:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=131, assigning class NO_REGS to secondary r131
   52: r131:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  136: r118:DF=r131:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 136:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 53:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 54:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 61:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 62:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 65:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 72:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 78:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 79:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 80
	 Choosing alt 0 in insn 80:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 83:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 84:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 85
	 Choosing alt 0 in insn 85:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 86:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 88:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
      Creating newreg=132 from oldreg=94, assigning class SSE_REGS to r132
   88: r132:SF=r132:SF/r93:SF
      REG_DEAD r93:SF
      REG_DEAD r92:SF
    Inserting insn reload before:
  137: r132:SF=r92:SF
    Inserting insn reload after:
  138: r94:SF=r132:SF

          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 89:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 92:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 93:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 94:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 95
	 Choosing alt 0 in insn 95:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 97:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 98:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 100:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 101
	 Choosing alt 0 in insn 101:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 102:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 104:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
      Creating newreg=133 from oldreg=105, assigning class SSE_REGS to r133
  104: r133:SF=r133:SF/r104:SF
      REG_DEAD r104:SF
      REG_DEAD r103:SF
    Inserting insn reload before:
  139: r133:SF=r103:SF
    Inserting insn reload after:
  140: r105:SF=r133:SF

          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 105:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 106:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 110:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 113:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10

********** Pseudo live ranges #1: **********

  BB 10
   Insn 126: point = 0
   Insn 123: point = 0
   Insn 119: point = 1
   Insn 116: point = 3
  BB 9
   Insn 114: point = 4
   Insn 113: point = 4
   Insn 111: point = 5
   Insn 110: point = 7
   Insn 109: point = 9
  BB 7
   Insn 134: point = 10
   Insn 72: point = 10
  BB 6
   Insn 70: point = 10
   Insn 69: point = 10
  BB 2
   Insn 132: point = 10
   Insn 13: point = 10
   Insn 12: point = 10
   Insn 11: point = 11
   Insn 10: point = 12
   Insn 9: point = 13
   Insn 8: point = 14
   Insn 4: point = 14
   Insn 3: point = 14
   Insn 2: point = 14
  BB 5
   Insn 65: point = 14
  BB 4
   Insn 62: point = 14
   Insn 61: point = 15
  BB 3
   Insn 56: point = 16
   Insn 55: point = 16
   Insn 54: point = 17
   Insn 53: point = 18
   Insn 136: point = 19
	Hard reg 0 is preferable by r131 with profit 1
   Insn 52: point = 21
	Hard reg 0 is preferable by r131 with profit 1
	Hard reg 21 is preferable by r131 with profit 1
   Insn 51: point = 22
   Insn 50: point = 22
   Insn 49: point = 23
   Insn 48: point = 25
   Insn 47: point = 27
   Insn 46: point = 29
   Insn 45: point = 31
   Insn 44: point = 33
   Insn 43: point = 34
   Insn 42: point = 36
   Insn 41: point = 38
   Insn 40: point = 40
   Insn 39: point = 41
   Insn 38: point = 43
   Insn 37: point = 45
   Insn 36: point = 47
   Insn 35: point = 48
   Insn 34: point = 50
   Insn 33: point = 52
   Insn 32: point = 54
   Insn 31: point = 55
   Insn 30: point = 57
   Insn 29: point = 59
   Insn 28: point = 61
   Insn 27: point = 63
   Insn 26: point = 64
   Insn 25: point = 66
   Insn 24: point = 68
   Insn 23: point = 69
   Insn 22: point = 71
   Insn 21: point = 73
   Insn 20: point = 75
   Insn 19: point = 76
   Insn 18: point = 78
   Insn 17: point = 80
  BB 8
   Insn 106: point = 81
   Insn 105: point = 81
   Insn 140: point = 82
	Hard reg 21 is preferable by r133 with profit 1
   Insn 104: point = 84
   Insn 139: point = 85
	Hard reg 21 is preferable by r133 with profit 1
	Hard reg 22 is preferable by r133 with profit 1
   Insn 103: point = 87
   Insn 102: point = 88
   Insn 101: point = 90
   Insn 100: point = 92
   Insn 99: point = 93
   Insn 98: point = 95
   Insn 97: point = 97
   Insn 96: point = 99
   Insn 95: point = 100
   Insn 94: point = 102
   Insn 93: point = 103
   Insn 92: point = 105
   Insn 91: point = 107
   Insn 90: point = 109
   Insn 89: point = 110
   Insn 138: point = 111
	Hard reg 21 is preferable by r132 with profit 1
   Insn 88: point = 113
   Insn 137: point = 114
	Hard reg 21 is preferable by r132 with profit 1
	Hard reg 22 is preferable by r132 with profit 1
   Insn 87: point = 116
   Insn 86: point = 117
   Insn 85: point = 119
   Insn 84: point = 121
   Insn 83: point = 122
   Insn 82: point = 124
   Insn 81: point = 126
   Insn 80: point = 127
   Insn 79: point = 129
   Insn 78: point = 130
   Insn 77: point = 132
   Insn 76: point = 134
 r59: [77..78]
 r60: [74..76]
 r61: [72..73]
 r62: [70..71]
 r63: [56..69]
 r64: [65..66]
 r65: [62..64]
 r66: [60..61]
 r67: [58..59]
 r68: [56..57]
 r69: [24..55]
 r70: [51..52]
 r71: [49..50]
 r72: [46..48]
 r73: [44..45]
 r74: [42..43]
 r75: [26..41]
 r76: [37..38]
 r77: [35..36]
 r78: [32..34]
 r79: [30..31]
 r80: [28..29]
 r81: [26..27]
 r82: [24..25]
 r83: [22..23]
 r84: [6..7]
 r85: [4..5]
 r86: [131..132]
 r87: [128..130]
 r88: [110..127]
 r89: [123..124]
 r90: [120..122]
 r91: [118..119]
 r92: [115..117]
 r93: [113..116]
 r94: [110..111]
 r95: [106..107]
 r96: [104..105]
 r97: [101..103]
 r98: [81..100]
 r99: [96..97]
 r100: [94..95]
 r101: [91..93]
 r102: [89..90]
 r103: [86..88]
 r104: [84..87]
 r105: [81..82]
 r106: [2..3]
 r107: [0..1]
 r108: [12..13]
 r109: [10..11]
 r110: [79..80]
 r111: [74..75]
 r112: [67..68]
 r113: [62..63]
 r114: [53..54]
 r115: [46..47]
 r116: [39..40]
 r117: [32..33]
 r118: [18..19]
 r119: [16..17]
 r120: [14..15]
 r121: [133..134]
 r122: [128..129]
 r123: [125..126]
 r124: [120..121]
 r125: [108..109]
 r126: [101..102]
 r127: [98..99]
 r128: [91..92]
 r129: [8..9]
 r131: [20..21]
 r132: [112..114]
 r133: [83..85]
Compressing live ranges: from 135 to 118 - 87%
Ranges after the compression:
 r59: [70..71]
 r60: [68..69]
 r61: [66..67]
 r62: [64..65]
 r63: [52..63]
 r64: [60..61]
 r65: [58..59]
 r66: [56..57]
 r67: [54..55]
 r68: [52..53]
 r69: [24..51]
 r70: [48..49]
 r71: [46..47]
 r72: [44..45]
 r73: [42..43]
 r74: [40..41]
 r75: [26..39]
 r76: [36..37]
 r77: [34..35]
 r78: [32..33]
 r79: [30..31]
 r80: [28..29]
 r81: [26..27]
 r82: [24..25]
 r83: [22..23]
 r84: [6..7]
 r85: [4..5]
 r86: [114..115]
 r87: [112..113]
 r88: [98..111]
 r89: [108..109]
 r90: [106..107]
 r91: [104..105]
 r92: [102..103]
 r93: [100..103]
 r94: [98..99]
 r95: [94..95]
 r96: [92..93]
 r97: [90..91]
 r98: [74..89]
 r99: [86..87]
 r100: [84..85]
 r101: [82..83]
 r102: [80..81]
 r103: [78..79]
 r104: [76..79]
 r105: [74..75]
 r106: [2..3]
 r107: [0..1]
 r108: [12..13]
 r109: [10..11]
 r110: [72..73]
 r111: [68..69]
 r112: [62..63]
 r113: [58..59]
 r114: [50..51]
 r115: [44..45]
 r116: [38..39]
 r117: [32..33]
 r118: [18..19]
 r119: [16..17]
 r120: [14..15]
 r121: [116..117]
 r122: [112..113]
 r123: [110..111]
 r124: [106..107]
 r125: [96..97]
 r126: [90..91]
 r127: [88..89]
 r128: [82..83]
 r129: [8..9]
 r131: [20..21]
 r132: [100..101]
 r133: [76..77]
	 Assigning to 132 (cl=SSE_REGS, orig=94, freq=3, tfirst=132, tfreq=3)...
	   Assign 22 to reload r132 (freq=3)
	 Assigning to 133 (cl=SSE_REGS, orig=105, freq=3, tfirst=133, tfreq=3)...
	   Assign 22 to reload r133 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

  Slot 0 regnos (width = 8):	 131
Changing spilled pseudos to memory in insn #52
Changing spilled pseudos to memory in insn #136

********** Local #3: **********

Reusing alternative 3 for insn #136
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 136:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 52:  (0) m  (1) x {*movdf_internal_rex64}
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=64, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 18
changing reg in insn 19
changing reg in insn 19
changing reg in insn 21
changing reg in insn 21
changing reg in insn 22
changing reg in insn 22
changing reg in insn 23
changing reg in insn 23
changing reg in insn 31
changing reg in insn 25
changing reg in insn 26
changing reg in insn 26
changing reg in insn 28
changing reg in insn 28
changing reg in insn 29
changing reg in insn 29
changing reg in insn 30
changing reg in insn 30
changing reg in insn 31
changing reg in insn 31
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 37
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 39
changing reg in insn 39
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 43
changing reg in insn 43
changing reg in insn 45
changing reg in insn 45
changing reg in insn 46
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 49
changing reg in insn 50
changing reg in insn 110
changing reg in insn 111
changing reg in insn 111
changing reg in insn 113
changing reg in insn 77
changing reg in insn 78
changing reg in insn 78
changing reg in insn 80
changing reg in insn 80
changing reg in insn 89
changing reg in insn 82
changing reg in insn 83
changing reg in insn 83
changing reg in insn 85
changing reg in insn 85
changing reg in insn 86
changing reg in insn 86
changing reg in insn 87
changing reg in insn 88
changing reg in insn 89
changing reg in insn 91
changing reg in insn 92
changing reg in insn 92
changing reg in insn 93
changing reg in insn 93
changing reg in insn 95
changing reg in insn 95
changing reg in insn 105
changing reg in insn 97
changing reg in insn 98
changing reg in insn 98
changing reg in insn 99
changing reg in insn 99
changing reg in insn 101
changing reg in insn 101
changing reg in insn 102
changing reg in insn 102
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 116
changing reg in insn 119
changing reg in insn 119
changing reg in insn 123
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 17
changing reg in insn 18
changing reg in insn 20
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 32
changing reg in insn 33
changing reg in insn 36
changing reg in insn 40
changing reg in insn 41
changing reg in insn 44
changing reg in insn 53
changing reg in insn 54
changing reg in insn 55
changing reg in insn 61
changing reg in insn 62
changing reg in insn 76
changing reg in insn 77
changing reg in insn 79
changing reg in insn 81
changing reg in insn 82
changing reg in insn 84
changing reg in insn 90
changing reg in insn 91
changing reg in insn 94
changing reg in insn 96
changing reg in insn 97
changing reg in insn 100
changing reg in insn 109
changing reg in insn 110
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 51.


int normalize(float*, float*, Procpar_info*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2]
;;  ref usage 	r0={39d,38u} r1={17d,16u,6e} r2={4d,2u,2e} r4={2d,1u} r5={2d,1u} r6={1d,50u} r7={1d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={27d,3u} r18={1d} r19={1d} r20={1d,1u,8e} r21={16d,15u} r22={10d,8u} r23={3d,1u} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 328{165d,147u,16e} in 102{101 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 108 109
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
        (reg:DI 5 di [ data ])) sim2fitman_preproc.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])
        (reg:DI 4 si [ scratch ])) sim2fitman_preproc.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ scratch ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:358 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:DF 0 ax [108])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:359 133 {*movdf_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])
        (reg:DF 0 ax [108])) sim2fitman_preproc.cpp:359 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [108])
        (nil)))
(insn 11 10 12 2 (set (reg:DF 0 ax [109])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:360 133 {*movdf_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64])
        (reg:DF 0 ax [109])) sim2fitman_preproc.cpp:360 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [109])
        (nil)))
(insn 13 12 132 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:366 89 {*movsi_internal}
     (nil))
(jump_insn 132 13 133 2 (set (pc)
        (label_ref 66)) sim2fitman_preproc.cpp:366 650 {jump}
     (nil)
 -> 66)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 133 132 68)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 110 111 112 113 114 115 116 117 118 119
(code_label 68 133 16 3 71 "" [1 uses])
(note 16 68 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg:SI 0 ax [110])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:368 89 {*movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 0 ax [orig:59 D.6897 ] [59])
        (sign_extend:DI (reg:SI 0 ax [110]))) sim2fitman_preproc.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [110])
        (nil)))
(insn 19 18 20 3 (parallel [
            (set (reg:DI 1 dx [orig:60 D.6897 ] [60])
                (ashift:DI (reg:DI 0 ax [orig:59 D.6897 ] [59])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:59 D.6897 ] [59])
        (nil)))
(insn 20 19 21 3 (set (reg/f:DI 0 ax [111])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:368 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 3 (parallel [
            (set (reg/f:DI 0 ax [orig:61 D.6898 ] [61])
                (plus:DI (reg/f:DI 0 ax [111])
                    (reg:DI 1 dx [orig:60 D.6897 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [111])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 D.6897 ] [60])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:60 D.6897 ] [60]))
                (nil)))))
(insn 22 21 23 3 (set (reg:SF 21 xmm0 [orig:62 D.6899 ] [62])
        (mem:SF (reg/f:DI 0 ax [orig:61 D.6898 ] [61]) [0 *_12+0 S4 A32])) sim2fitman_preproc.cpp:368 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:61 D.6898 ] [61])
        (nil)))
(insn 23 22 24 3 (set (reg:DF 22 xmm1 [orig:63 D.6900 ] [63])
        (float_extend:DF (reg:SF 21 xmm0 [orig:62 D.6899 ] [62]))) sim2fitman_preproc.cpp:368 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:62 D.6899 ] [62])
        (nil)))
(insn 24 23 25 3 (set (reg:SI 0 ax [112])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:368 89 {*movsi_internal}
     (nil))
(insn 25 24 26 3 (set (reg:DI 0 ax [orig:64 D.6897 ] [64])
        (sign_extend:DI (reg:SI 0 ax [112]))) sim2fitman_preproc.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [112])
        (nil)))
(insn 26 25 27 3 (parallel [
            (set (reg:DI 1 dx [orig:65 D.6897 ] [65])
                (ashift:DI (reg:DI 0 ax [orig:64 D.6897 ] [64])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:64 D.6897 ] [64])
        (nil)))
(insn 27 26 28 3 (set (reg/f:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:368 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 3 (parallel [
            (set (reg/f:DI 0 ax [orig:66 D.6898 ] [66])
                (plus:DI (reg/f:DI 0 ax [113])
                    (reg:DI 1 dx [orig:65 D.6897 ] [65])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:368 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [113])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:65 D.6897 ] [65])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:65 D.6897 ] [65]))
                (nil)))))
(insn 29 28 30 3 (set (reg:SF 21 xmm0 [orig:67 D.6899 ] [67])
        (mem:SF (reg/f:DI 0 ax [orig:66 D.6898 ] [66]) [0 *_17+0 S4 A32])) sim2fitman_preproc.cpp:368 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:66 D.6898 ] [66])
        (nil)))
(insn 30 29 31 3 (set (reg:DF 21 xmm0 [orig:68 D.6900 ] [68])
        (float_extend:DF (reg:SF 21 xmm0 [orig:67 D.6899 ] [67]))) sim2fitman_preproc.cpp:368 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:67 D.6899 ] [67])
        (nil)))
(insn 31 30 32 3 (set (reg:DF 22 xmm1 [orig:69 D.6900 ] [69])
        (mult:DF (reg:DF 22 xmm1 [orig:63 D.6900 ] [63])
            (reg:DF 21 xmm0 [orig:68 D.6900 ] [68]))) sim2fitman_preproc.cpp:368 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:68 D.6900 ] [68])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:63 D.6900 ] [63])
            (nil))))
(insn 32 31 33 3 (set (reg:SI 0 ax [114])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:369 89 {*movsi_internal}
     (nil))
(insn 33 32 34 3 (set (reg:DI 0 ax [orig:70 D.6901 ] [70])
        (sign_extend:DI (reg:SI 0 ax [114]))) sim2fitman_preproc.cpp:369 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [114])
        (nil)))
(insn 34 33 35 3 (parallel [
            (set (reg:DI 0 ax [orig:71 D.6901 ] [71])
                (plus:DI (reg:DI 0 ax [orig:70 D.6901 ] [70])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:70 D.6901 ] [70])
        (nil)))
(insn 35 34 36 3 (parallel [
            (set (reg:DI 1 dx [orig:72 D.6901 ] [72])
                (ashift:DI (reg:DI 0 ax [orig:71 D.6901 ] [71])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:71 D.6901 ] [71])
        (nil)))
(insn 36 35 37 3 (set (reg/f:DI 0 ax [115])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:369 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 3 (parallel [
            (set (reg/f:DI 0 ax [orig:73 D.6898 ] [73])
                (plus:DI (reg/f:DI 0 ax [115])
                    (reg:DI 1 dx [orig:72 D.6901 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [115])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 D.6901 ] [72])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:72 D.6901 ] [72]))
                (nil)))))
(insn 38 37 39 3 (set (reg:SF 21 xmm0 [orig:74 D.6899 ] [74])
        (mem:SF (reg/f:DI 0 ax [orig:73 D.6898 ] [73]) [0 *_24+0 S4 A32])) sim2fitman_preproc.cpp:369 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:73 D.6898 ] [73])
        (nil)))
(insn 39 38 40 3 (set (reg:DF 23 xmm2 [orig:75 D.6900 ] [75])
        (float_extend:DF (reg:SF 21 xmm0 [orig:74 D.6899 ] [74]))) sim2fitman_preproc.cpp:369 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:74 D.6899 ] [74])
        (nil)))
(insn 40 39 41 3 (set (reg:SI 0 ax [116])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:369 89 {*movsi_internal}
     (nil))
(insn 41 40 42 3 (set (reg:DI 0 ax [orig:76 D.6901 ] [76])
        (sign_extend:DI (reg:SI 0 ax [116]))) sim2fitman_preproc.cpp:369 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [116])
        (nil)))
(insn 42 41 43 3 (parallel [
            (set (reg:DI 0 ax [orig:77 D.6901 ] [77])
                (plus:DI (reg:DI 0 ax [orig:76 D.6901 ] [76])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:76 D.6901 ] [76])
        (nil)))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 1 dx [orig:78 D.6901 ] [78])
                (ashift:DI (reg:DI 0 ax [orig:77 D.6901 ] [77])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:77 D.6901 ] [77])
        (nil)))
(insn 44 43 45 3 (set (reg/f:DI 0 ax [117])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:369 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 3 (parallel [
            (set (reg/f:DI 0 ax [orig:79 D.6898 ] [79])
                (plus:DI (reg/f:DI 0 ax [117])
                    (reg:DI 1 dx [orig:78 D.6901 ] [78])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [117])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:78 D.6901 ] [78])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                    (reg:DI 1 dx [orig:78 D.6901 ] [78]))
                (nil)))))
(insn 46 45 47 3 (set (reg:SF 21 xmm0 [orig:80 D.6899 ] [80])
        (mem:SF (reg/f:DI 0 ax [orig:79 D.6898 ] [79]) [0 *_30+0 S4 A32])) sim2fitman_preproc.cpp:369 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:79 D.6898 ] [79])
        (nil)))
(insn 47 46 48 3 (set (reg:DF 21 xmm0 [orig:81 D.6900 ] [81])
        (float_extend:DF (reg:SF 21 xmm0 [orig:80 D.6899 ] [80]))) sim2fitman_preproc.cpp:369 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:80 D.6899 ] [80])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 21 xmm0 [orig:82 D.6900 ] [82])
        (mult:DF (reg:DF 21 xmm0 [orig:81 D.6900 ] [81])
            (reg:DF 23 xmm2 [orig:75 D.6900 ] [75]))) sim2fitman_preproc.cpp:369 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:81 D.6900 ] [81])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:75 D.6900 ] [75])
            (nil))))
(insn 49 48 50 3 (set (reg:DF 21 xmm0 [orig:83 D.6900 ] [83])
        (plus:DF (reg:DF 21 xmm0 [orig:82 D.6900 ] [82])
            (reg:DF 22 xmm1 [orig:69 D.6900 ] [69]))) sim2fitman_preproc.cpp:369 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:82 D.6900 ] [82])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:69 D.6900 ] [69])
            (nil))))
(insn 50 49 51 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:83 D.6900 ] [83])) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:83 D.6900 ] [83])
        (nil)))
(call_insn 51 50 52 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:369 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 52 51 136 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 %sfp+-64 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 136 52 53 3 (set (reg:DF 0 ax [118])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 %sfp+-64 S8 A64])) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 131)
        (nil)))
(insn 53 136 54 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])
        (reg:DF 0 ax [118])) sim2fitman_preproc.cpp:369 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [118])
        (nil)))
(insn 54 53 55 3 (set (reg:DF 21 xmm0 [119])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])) sim2fitman_preproc.cpp:371 133 {*movdf_internal_rex64}
     (nil))
(insn 55 54 56 3 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [119])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64]))) sim2fitman_preproc.cpp:371 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [119])
        (nil)))
(jump_insn 56 55 60 3 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 63)
            (pc))) sim2fitman_preproc.cpp:371 612 {*jcc_1}
     (nil)
 -> 63)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
(note 60 56 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 4 (set (reg:DF 0 ax [120])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 magnitude+0 S8 A64])) sim2fitman_preproc.cpp:371 133 {*movdf_internal_rex64}
     (nil))
(insn 62 61 63 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64])
        (reg:DF 0 ax [120])) sim2fitman_preproc.cpp:371 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [120])
        (nil)))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 63 62 64 5 69 "" [1 uses])
(note 64 63 65 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:366 273 {*addsi_1}
     (nil))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 66 65 67 6 68 "" [1 uses])
(note 67 66 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 69 67 70 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
            (const_int 99 [0x63]))) sim2fitman_preproc.cpp:366 7 {*cmpsi_1}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) sim2fitman_preproc.cpp:366 612 {*jcc_1}
     (nil)
 -> 68)
;;  succ:       3
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 71 70 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 134 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:375 89 {*movsi_internal}
     (nil))
(jump_insn 134 72 135 7 (set (pc)
        (label_ref 107)) sim2fitman_preproc.cpp:375 650 {jump}
     (nil)
 -> 107)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 135 134 112)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 121 122 123 124 125 126 127 128
(code_label 112 135 75 8 73 "" [1 uses])
(note 75 112 76 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 8 (set (reg:SI 0 ax [121])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:377 89 {*movsi_internal}
     (nil))
(insn 77 76 78 8 (set (reg:DI 0 ax [orig:86 D.6897 ] [86])
        (sign_extend:DI (reg:SI 0 ax [121]))) sim2fitman_preproc.cpp:377 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [121])
        (nil)))
(insn 78 77 79 8 (parallel [
            (set (reg:DI 1 dx [orig:87 D.6897 ] [87])
                (ashift:DI (reg:DI 0 ax [orig:86 D.6897 ] [86])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:86 D.6897 ] [86])
        (nil)))
(insn 79 78 80 8 (set (reg/f:DI 0 ax [122])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 80 79 81 8 (parallel [
            (set (reg/f:DI 0 ax [orig:88 D.6898 ] [88])
                (plus:DI (reg/f:DI 0 ax [122])
                    (reg:DI 1 dx [orig:87 D.6897 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [122])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:87 D.6897 ] [87])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:87 D.6897 ] [87]))
                (nil)))))
(insn 81 80 82 8 (set (reg:SI 1 dx [123])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:377 89 {*movsi_internal}
     (nil))
(insn 82 81 83 8 (set (reg:DI 1 dx [orig:89 D.6897 ] [89])
        (sign_extend:DI (reg:SI 1 dx [123]))) sim2fitman_preproc.cpp:377 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [123])
        (nil)))
(insn 83 82 84 8 (parallel [
            (set (reg:DI 2 cx [orig:90 D.6897 ] [90])
                (ashift:DI (reg:DI 1 dx [orig:89 D.6897 ] [89])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:89 D.6897 ] [89])
        (nil)))
(insn 84 83 85 8 (set (reg/f:DI 1 dx [124])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 8 (parallel [
            (set (reg/f:DI 1 dx [orig:91 D.6898 ] [91])
                (plus:DI (reg/f:DI 1 dx [124])
                    (reg:DI 2 cx [orig:90 D.6897 ] [90])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:377 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [124])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:90 D.6897 ] [90])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:90 D.6897 ] [90]))
                (nil)))))
(insn 86 85 87 8 (set (reg:SF 22 xmm1 [orig:92 D.6899 ] [92])
        (mem:SF (reg/f:DI 1 dx [orig:91 D.6898 ] [91]) [0 *_48+0 S4 A32])) sim2fitman_preproc.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:91 D.6898 ] [91])
        (nil)))
(insn 87 86 137 8 (set (reg:SF 21 xmm0 [orig:93 D.6899 ] [93])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64]))) sim2fitman_preproc.cpp:377 164 {*truncdfsf_fast_sse}
     (nil))
(insn 137 87 88 8 (set (reg:SF 22 xmm1 [orig:94 D.6899 ] [94])
        (reg:SF 22 xmm1 [orig:92 D.6899 ] [92])) sim2fitman_preproc.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:92 D.6899 ] [92])
        (nil)))
(insn 88 137 138 8 (set (reg:SF 22 xmm1 [orig:94 D.6899 ] [94])
        (div:SF (reg:SF 22 xmm1 [orig:94 D.6899 ] [94])
            (reg:SF 21 xmm0 [orig:93 D.6899 ] [93]))) sim2fitman_preproc.cpp:377 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:93 D.6899 ] [93])
        (nil)))
(insn 138 88 89 8 (set (reg:SF 21 xmm0 [orig:94 D.6899 ] [94])
        (reg:SF 22 xmm1 [orig:94 D.6899 ] [94])) sim2fitman_preproc.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:94 D.6899 ] [94])
        (nil)))
(insn 89 138 90 8 (set (mem:SF (reg/f:DI 0 ax [orig:88 D.6898 ] [88]) [0 *_45+0 S4 A32])
        (reg:SF 21 xmm0 [orig:94 D.6899 ] [94])) sim2fitman_preproc.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:94 D.6899 ] [94])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:88 D.6898 ] [88])
            (nil))))
(insn 90 89 91 8 (set (reg:SI 0 ax [125])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:378 89 {*movsi_internal}
     (nil))
(insn 91 90 92 8 (set (reg:DI 0 ax [orig:95 D.6901 ] [95])
        (sign_extend:DI (reg:SI 0 ax [125]))) sim2fitman_preproc.cpp:378 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [125])
        (nil)))
(insn 92 91 93 8 (parallel [
            (set (reg:DI 0 ax [orig:96 D.6901 ] [96])
                (plus:DI (reg:DI 0 ax [orig:95 D.6901 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:95 D.6901 ] [95])
        (nil)))
(insn 93 92 94 8 (parallel [
            (set (reg:DI 1 dx [orig:97 D.6901 ] [97])
                (ashift:DI (reg:DI 0 ax [orig:96 D.6901 ] [96])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:96 D.6901 ] [96])
        (nil)))
(insn 94 93 95 8 (set (reg/f:DI 0 ax [126])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:378 87 {*movdi_internal_rex64}
     (nil))
(insn 95 94 96 8 (parallel [
            (set (reg/f:DI 0 ax [orig:98 D.6898 ] [98])
                (plus:DI (reg/f:DI 0 ax [126])
                    (reg:DI 1 dx [orig:97 D.6901 ] [97])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [126])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:97 D.6901 ] [97])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:97 D.6901 ] [97]))
                (nil)))))
(insn 96 95 97 8 (set (reg:SI 1 dx [127])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:378 89 {*movsi_internal}
     (nil))
(insn 97 96 98 8 (set (reg:DI 1 dx [orig:99 D.6901 ] [99])
        (sign_extend:DI (reg:SI 1 dx [127]))) sim2fitman_preproc.cpp:378 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [127])
        (nil)))
(insn 98 97 99 8 (parallel [
            (set (reg:DI 1 dx [orig:100 D.6901 ] [100])
                (plus:DI (reg:DI 1 dx [orig:99 D.6901 ] [99])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:99 D.6901 ] [99])
        (nil)))
(insn 99 98 100 8 (parallel [
            (set (reg:DI 2 cx [orig:101 D.6901 ] [101])
                (ashift:DI (reg:DI 1 dx [orig:100 D.6901 ] [100])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:100 D.6901 ] [100])
        (nil)))
(insn 100 99 101 8 (set (reg/f:DI 1 dx [128])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])) sim2fitman_preproc.cpp:378 87 {*movdi_internal_rex64}
     (nil))
(insn 101 100 102 8 (parallel [
            (set (reg/f:DI 1 dx [orig:102 D.6898 ] [102])
                (plus:DI (reg/f:DI 1 dx [128])
                    (reg:DI 2 cx [orig:101 D.6901 ] [101])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:378 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [128])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:101 D.6901 ] [101])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 data+0 S8 A64])
                    (reg:DI 2 cx [orig:101 D.6901 ] [101]))
                (nil)))))
(insn 102 101 103 8 (set (reg:SF 22 xmm1 [orig:103 D.6899 ] [103])
        (mem:SF (reg/f:DI 1 dx [orig:102 D.6898 ] [102]) [0 *_59+0 S4 A32])) sim2fitman_preproc.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:102 D.6898 ] [102])
        (nil)))
(insn 103 102 139 8 (set (reg:SF 21 xmm0 [orig:104 D.6899 ] [104])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 max_magnitude+0 S8 A64]))) sim2fitman_preproc.cpp:378 164 {*truncdfsf_fast_sse}
     (nil))
(insn 139 103 104 8 (set (reg:SF 22 xmm1 [orig:105 D.6899 ] [105])
        (reg:SF 22 xmm1 [orig:103 D.6899 ] [103])) sim2fitman_preproc.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:103 D.6899 ] [103])
        (nil)))
(insn 104 139 140 8 (set (reg:SF 22 xmm1 [orig:105 D.6899 ] [105])
        (div:SF (reg:SF 22 xmm1 [orig:105 D.6899 ] [105])
            (reg:SF 21 xmm0 [orig:104 D.6899 ] [104]))) sim2fitman_preproc.cpp:378 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:104 D.6899 ] [104])
        (nil)))
(insn 140 104 105 8 (set (reg:SF 21 xmm0 [orig:105 D.6899 ] [105])
        (reg:SF 22 xmm1 [orig:105 D.6899 ] [105])) sim2fitman_preproc.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:105 D.6899 ] [105])
        (nil)))
(insn 105 140 106 8 (set (mem:SF (reg/f:DI 0 ax [orig:98 D.6898 ] [98]) [0 *_55+0 S4 A32])
        (reg:SF 21 xmm0 [orig:105 D.6899 ] [105])) sim2fitman_preproc.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:105 D.6899 ] [105])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:98 D.6898 ] [98])
            (nil))))
(insn 106 105 107 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:375 273 {*addsi_1}
     (nil))
;;  succ:       9 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU,DFS_BACK)
;;              7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 84 85 129
(code_label 107 106 108 9 72 "" [1 uses])
(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 9 (set (reg/f:DI 0 ax [129])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:375 87 {*movdi_internal_rex64}
     (nil))
(insn 110 109 111 9 (set (reg:SI 0 ax [orig:84 D.6902 ] [84])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [129])
                (const_int 328 [0x148])) [0 procpar_info_39(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:375 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [129])
        (nil)))
(insn 111 110 113 9 (parallel [
            (set (reg:SI 0 ax [orig:85 D.6902 ] [85])
                (ashift:SI (reg:SI 0 ax [orig:84 D.6902 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:375 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:84 D.6902 ] [84])
        (nil)))
(insn 113 111 114 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:85 D.6902 ] [85])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:375 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:85 D.6902 ] [85])
        (nil)))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) sim2fitman_preproc.cpp:375 612 {*jcc_1}
     (nil)
 -> 112)
;;  succ:       8
;;              10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 106 107
(note 115 114 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 119 10 (set (reg:SI 0 ax [orig:106 D.6902 ] [106])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:382 89 {*movsi_internal}
     (nil))
(insn 119 116 123 10 (set (reg:SI 0 ax [orig:107 <retval> ] [107])
        (reg:SI 0 ax [orig:106 D.6902 ] [106])) sim2fitman_preproc.cpp:382 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:106 D.6902 ] [106])
        (nil)))
(insn 123 119 126 10 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:107 <retval> ] [107])) sim2fitman_preproc.cpp:384 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:107 <retval> ] [107])
        (nil)))
(insn 126 123 0 10 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:384 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int quality(float*, float*, float*, Procpar_info*, Preprocess*) (_Z7qualityPfS_S_P12Procpar_infoP10Preprocess, funcdef_no=8, decl_uid=5340, cgraph_uid=8)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=176, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=144, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 6:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 12:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 13:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 14:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 15:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 16:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 17:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 18:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 20:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 21:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 22:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 24:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 26:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 27:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 28:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 29:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 30:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 37:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 39
	 Choosing alt 0 in insn 39:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 40:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 46
	 Choosing alt 0 in insn 46:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 47:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 49:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 52:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 55
	 Choosing alt 0 in insn 55:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 56:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 60:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 61:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 62:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 63
	 Choosing alt 0 in insn 63:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 64:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 66
	 Choosing alt 0 in insn 66:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 67
	 Choosing alt 0 in insn 67:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=275, assigning class NO_REGS to secondary r275
   70: r275:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  297: r219:DF=r275:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 297:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 71:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 74:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 76
	 Choosing alt 0 in insn 76:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 77:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 81:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 83:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 84
	 Choosing alt 0 in insn 84:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 85:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=276, assigning class NO_REGS to secondary r276
   90: r276:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  298: r224:DF=r276:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 298:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 91:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 94:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 95:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 96
	 Choosing alt 0 in insn 96:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 97:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 102:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 103
	 Choosing alt 0 in insn 103:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 104:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 106:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 107:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 108:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 109:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 110:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 111:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 112
	 Choosing alt 0 in insn 112:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 113:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 117:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 118:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 120
	 Choosing alt 0 in insn 120:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 121:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 123
	 Choosing alt 0 in insn 123:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 124
	 Choosing alt 0 in insn 124:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=277, assigning class NO_REGS to secondary r277
  127: r277:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  299: r233:DF=r277:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 299:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 128:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 129:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 131:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 132:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 133
	 Choosing alt 0 in insn 133:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 134:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 135:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 137:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 138:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 139:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 140:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 141
	 Choosing alt 0 in insn 141:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 142:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=278, assigning class NO_REGS to secondary r278
  147: r278:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  300: r238:DF=r278:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 300:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 148:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 149:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 151:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 152:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 153
	 Choosing alt 0 in insn 153:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 154:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 155:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 157:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 158:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 159:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 160
	 Choosing alt 0 in insn 160:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 161:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 163:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 165:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 166:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 167:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 168:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 169
	 Choosing alt 0 in insn 169:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 170:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 174:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 175:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 176:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 177
	 Choosing alt 0 in insn 177:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 178:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 180
	 Choosing alt 0 in insn 180:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 181
	 Choosing alt 0 in insn 181:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 183:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=279, assigning class NO_REGS to secondary r279
  184: r279:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  301: r247:DF=r279:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 301:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 185:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 188:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 189:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 190
	 Choosing alt 0 in insn 190:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 191:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 192:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 194:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 195:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 196:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 197:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 198
	 Choosing alt 0 in insn 198:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 199:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 200:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 203:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=280, assigning class NO_REGS to secondary r280
  204: r280:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  302: r252:DF=r280:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 302:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 205:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 206:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 208:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 209:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 210:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 211:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 212:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 213:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 214:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 215:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 216:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 217:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=281 from oldreg=172, assigning class SSE_REGS to r281
  217: r281:SF=float_trunc([frame:DI-0x50])
    Inserting insn reload after:
  303: r172:SF=r281:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 303:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 218:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=282, assigning class NO_REGS to secondary r282
  219: r282:DF=r259:DF
      REG_DEAD r259:DF
    Inserting the sec. move after:
  304: xmm0:DF=r282:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 304:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 220:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 223
	 Choosing alt 0 in insn 223:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 224:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 225:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 226:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 227:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 228:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 229:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 230:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 231:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=283 from oldreg=180, assigning class SSE_REGS to r283
  231: r283:SF=float_trunc([frame:DI-0x50])
    Inserting insn reload after:
  305: r180:SF=r283:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 305:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 232:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=284, assigning class NO_REGS to secondary r284
  233: r284:DF=r262:DF
      REG_DEAD r262:DF
    Inserting the sec. move after:
  306: xmm0:DF=r284:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 306:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 236:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 237
	 Choosing alt 0 in insn 237:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 238:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 239:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 240:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 241:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 242:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 243:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 244:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 245:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 246:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 247:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 248:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 249:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 250:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=285 from oldreg=187, assigning class SSE_REGS to r285
  250: r285:SF=float_trunc([frame:DI-0x48])
    Inserting insn reload after:
  307: r187:SF=r285:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 307:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 251:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=286, assigning class NO_REGS to secondary r286
  252: r286:DF=r269:DF
      REG_DEAD r269:DF
    Inserting the sec. move after:
  308: xmm0:DF=r286:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 308:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 253:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 256
	 Choosing alt 0 in insn 256:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 257:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 259:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 260:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 261:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 262:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 263:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 264:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=287 from oldreg=195, assigning class SSE_REGS to r287
  264: r287:SF=float_trunc([frame:DI-0x48])
    Inserting insn reload after:
  309: r195:SF=r287:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 309:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 265:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=288, assigning class NO_REGS to secondary r288
  266: r288:DF=r272:DF
      REG_DEAD r272:DF
    Inserting the sec. move after:
  310: xmm0:DF=r288:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 310:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 269:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 270
	 Choosing alt 0 in insn 270:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 271:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 272:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 275:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 276:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 277:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 279:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 282:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=289 from oldreg=195, assigning class SSE_REGS to inheritance r289
    Original reg change 195->289 (bb3):
  309: r289:SF=r287:SF
    Add original<-inheritance after:
  311: r195:SF=r289:SF

    Inheritance reuse change 195->289 (bb3):
  270: r198:SF=r197:SF*r289:SF
      REG_DEAD r197:SF
      REG_DEAD r289:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=290 from oldreg=187, assigning class SSE_REGS to inheritance r290
    Original reg change 187->290 (bb3):
  307: r290:SF=r285:SF
    Add original<-inheritance after:
  312: r187:SF=r290:SF

    Inheritance reuse change 187->290 (bb3):
  256: r190:SF=r189:SF*r290:SF
      REG_DEAD r189:SF
      REG_DEAD r290:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=291 from oldreg=180, assigning class SSE_REGS to inheritance r291
    Original reg change 180->291 (bb3):
  305: r291:SF=r283:SF
    Add original<-inheritance after:
  313: r180:SF=r291:SF

    Inheritance reuse change 180->291 (bb3):
  237: r183:SF=r182:SF*r291:SF
      REG_DEAD r182:SF
      REG_DEAD r291:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=292 from oldreg=172, assigning class SSE_REGS to inheritance r292
    Original reg change 172->292 (bb3):
  303: r292:SF=r281:SF
    Add original<-inheritance after:
  314: r172:SF=r292:SF

    Inheritance reuse change 172->292 (bb3):
  223: r175:SF=r174:SF*r292:SF
      REG_DEAD r174:SF
      REG_DEAD r292:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   311: r195:SF=r289:SF
deleting insn with uid = 311.
	    Removing dead insn:
   312: r187:SF=r290:SF
deleting insn with uid = 312.
	    Removing dead insn:
   313: r180:SF=r291:SF
deleting insn with uid = 313.
	    Removing dead insn:
   314: r172:SF=r292:SF
deleting insn with uid = 314.
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 292: point = 0
   Insn 289: point = 0
   Insn 285: point = 1
   Insn 282: point = 3
  BB 4
   Insn 280: point = 4
   Insn 279: point = 4
   Insn 277: point = 5
   Insn 276: point = 7
   Insn 275: point = 9
  BB 2
   Insn 295: point = 10
   Insn 31: point = 10
   Insn 30: point = 10
   Insn 29: point = 11
   Insn 28: point = 12
   Insn 27: point = 13
   Insn 26: point = 14
   Insn 25: point = 15
   Insn 24: point = 16
   Insn 23: point = 17
   Insn 22: point = 18
   Insn 21: point = 19
   Insn 20: point = 20
   Insn 19: point = 21
   Insn 18: point = 22
   Insn 17: point = 23
   Insn 16: point = 24
   Insn 15: point = 25
   Insn 14: point = 26
   Insn 13: point = 27
   Insn 12: point = 28
   Insn 11: point = 29
   Insn 10: point = 30
   Insn 6: point = 30
   Insn 5: point = 30
   Insn 4: point = 30
   Insn 3: point = 30
   Insn 2: point = 30
  BB 3
   Insn 272: point = 30
   Insn 271: point = 30
   Insn 270: point = 31
   Insn 269: point = 33
   Insn 268: point = 35
   Insn 267: point = 36
   Insn 310: point = 36
	Hard reg 21 is preferable by r288 with profit 1
   Insn 266: point = 37
	Hard reg 21 is preferable by r288 with profit 1
	Hard reg 0 is preferable by r288 with profit 1
   Insn 265: point = 39
   Insn 309: point = 40
	   Creating copy r287->r289@1
   Insn 264: point = 42
   Insn 263: point = 43
   Insn 262: point = 45
   Insn 261: point = 46
   Insn 260: point = 48
   Insn 259: point = 50
   Insn 258: point = 52
   Insn 257: point = 53
   Insn 256: point = 54
   Insn 255: point = 56
   Insn 254: point = 58
   Insn 253: point = 59
   Insn 308: point = 59
	Hard reg 21 is preferable by r286 with profit 1
   Insn 252: point = 60
	Hard reg 21 is preferable by r286 with profit 1
	Hard reg 0 is preferable by r286 with profit 1
   Insn 251: point = 62
   Insn 307: point = 63
	   Creating copy r285->r290@1
   Insn 250: point = 65
   Insn 249: point = 66
   Insn 248: point = 68
   Insn 247: point = 69
   Insn 246: point = 71
   Insn 245: point = 73
   Insn 244: point = 74
   Insn 243: point = 75
   Insn 242: point = 77
   Insn 241: point = 78
   Insn 240: point = 79
   Insn 239: point = 81
   Insn 238: point = 82
   Insn 237: point = 83
   Insn 236: point = 85
   Insn 235: point = 87
   Insn 234: point = 88
   Insn 306: point = 88
	Hard reg 21 is preferable by r284 with profit 1
   Insn 233: point = 89
	Hard reg 21 is preferable by r284 with profit 1
	Hard reg 0 is preferable by r284 with profit 1
   Insn 232: point = 91
   Insn 305: point = 92
	   Creating copy r283->r291@1
   Insn 231: point = 94
   Insn 230: point = 95
   Insn 229: point = 97
   Insn 228: point = 98
   Insn 227: point = 100
   Insn 226: point = 102
   Insn 225: point = 104
   Insn 224: point = 105
   Insn 223: point = 106
   Insn 222: point = 108
   Insn 221: point = 110
   Insn 220: point = 111
   Insn 304: point = 111
	Hard reg 21 is preferable by r282 with profit 1
   Insn 219: point = 112
	Hard reg 21 is preferable by r282 with profit 1
	Hard reg 0 is preferable by r282 with profit 1
   Insn 218: point = 114
   Insn 303: point = 115
	   Creating copy r281->r292@1
   Insn 217: point = 117
   Insn 216: point = 118
   Insn 215: point = 120
   Insn 214: point = 121
   Insn 213: point = 123
   Insn 212: point = 125
   Insn 211: point = 126
   Insn 210: point = 127
   Insn 209: point = 129
   Insn 208: point = 130
   Insn 207: point = 131
   Insn 206: point = 133
   Insn 205: point = 134
   Insn 302: point = 135
	Hard reg 0 is preferable by r280 with profit 1
   Insn 204: point = 137
	Hard reg 0 is preferable by r280 with profit 1
	Hard reg 21 is preferable by r280 with profit 1
   Insn 203: point = 138
   Insn 202: point = 138
   Insn 201: point = 139
   Insn 200: point = 140
   Insn 199: point = 142
   Insn 198: point = 144
   Insn 197: point = 146
   Insn 196: point = 147
   Insn 195: point = 149
   Insn 194: point = 151
   Insn 193: point = 153
   Insn 192: point = 154
   Insn 191: point = 156
   Insn 190: point = 158
   Insn 189: point = 160
   Insn 188: point = 161
   Insn 187: point = 163
   Insn 186: point = 165
   Insn 185: point = 166
   Insn 301: point = 167
	Hard reg 0 is preferable by r279 with profit 1
   Insn 184: point = 169
	Hard reg 0 is preferable by r279 with profit 1
	Hard reg 21 is preferable by r279 with profit 1
   Insn 183: point = 170
   Insn 182: point = 170
   Insn 181: point = 171
   Insn 180: point = 173
   Insn 179: point = 175
   Insn 178: point = 177
   Insn 177: point = 179
   Insn 176: point = 181
   Insn 175: point = 182
   Insn 174: point = 184
   Insn 173: point = 186
   Insn 172: point = 188
   Insn 171: point = 189
   Insn 170: point = 191
   Insn 169: point = 193
   Insn 168: point = 195
   Insn 167: point = 196
   Insn 166: point = 198
   Insn 165: point = 200
   Insn 164: point = 202
   Insn 163: point = 203
   Insn 162: point = 205
   Insn 161: point = 207
   Insn 160: point = 209
   Insn 159: point = 211
   Insn 158: point = 212
   Insn 157: point = 214
   Insn 156: point = 216
   Insn 155: point = 217
   Insn 154: point = 219
   Insn 153: point = 221
   Insn 152: point = 223
   Insn 151: point = 224
   Insn 150: point = 226
   Insn 149: point = 228
   Insn 148: point = 229
   Insn 300: point = 230
	Hard reg 0 is preferable by r278 with profit 1
   Insn 147: point = 232
	Hard reg 0 is preferable by r278 with profit 1
	Hard reg 21 is preferable by r278 with profit 1
   Insn 146: point = 233
   Insn 145: point = 233
   Insn 144: point = 234
   Insn 143: point = 235
   Insn 142: point = 237
   Insn 141: point = 239
   Insn 140: point = 241
   Insn 139: point = 242
   Insn 138: point = 244
   Insn 137: point = 246
   Insn 136: point = 248
   Insn 135: point = 249
   Insn 134: point = 251
   Insn 133: point = 253
   Insn 132: point = 255
   Insn 131: point = 256
   Insn 130: point = 258
   Insn 129: point = 260
   Insn 128: point = 261
   Insn 299: point = 262
	Hard reg 0 is preferable by r277 with profit 1
   Insn 127: point = 264
	Hard reg 0 is preferable by r277 with profit 1
	Hard reg 21 is preferable by r277 with profit 1
   Insn 126: point = 265
   Insn 125: point = 265
   Insn 124: point = 266
   Insn 123: point = 268
   Insn 122: point = 270
   Insn 121: point = 272
   Insn 120: point = 274
   Insn 119: point = 276
   Insn 118: point = 277
   Insn 117: point = 279
   Insn 116: point = 281
   Insn 115: point = 283
   Insn 114: point = 284
   Insn 113: point = 286
   Insn 112: point = 288
   Insn 111: point = 290
   Insn 110: point = 291
   Insn 109: point = 293
   Insn 108: point = 295
   Insn 107: point = 297
   Insn 106: point = 298
   Insn 105: point = 300
   Insn 104: point = 302
   Insn 103: point = 304
   Insn 102: point = 306
   Insn 101: point = 307
   Insn 100: point = 309
   Insn 99: point = 311
   Insn 98: point = 312
   Insn 97: point = 314
   Insn 96: point = 316
   Insn 95: point = 318
   Insn 94: point = 319
   Insn 93: point = 321
   Insn 92: point = 323
   Insn 91: point = 324
   Insn 298: point = 325
	Hard reg 0 is preferable by r276 with profit 1
   Insn 90: point = 327
	Hard reg 0 is preferable by r276 with profit 1
	Hard reg 21 is preferable by r276 with profit 1
   Insn 89: point = 328
   Insn 88: point = 328
   Insn 87: point = 329
   Insn 86: point = 330
   Insn 85: point = 332
   Insn 84: point = 334
   Insn 83: point = 336
   Insn 82: point = 337
   Insn 81: point = 339
   Insn 80: point = 341
   Insn 79: point = 343
   Insn 78: point = 344
   Insn 77: point = 346
   Insn 76: point = 348
   Insn 75: point = 350
   Insn 74: point = 351
   Insn 73: point = 353
   Insn 72: point = 355
   Insn 71: point = 356
   Insn 297: point = 357
	Hard reg 0 is preferable by r275 with profit 1
   Insn 70: point = 359
	Hard reg 0 is preferable by r275 with profit 1
	Hard reg 21 is preferable by r275 with profit 1
   Insn 69: point = 360
   Insn 68: point = 360
   Insn 67: point = 361
   Insn 66: point = 363
   Insn 65: point = 365
   Insn 64: point = 367
   Insn 63: point = 369
   Insn 62: point = 371
   Insn 61: point = 372
   Insn 60: point = 374
   Insn 59: point = 376
   Insn 58: point = 378
   Insn 57: point = 379
   Insn 56: point = 381
   Insn 55: point = 383
   Insn 54: point = 385
   Insn 53: point = 386
   Insn 52: point = 388
   Insn 51: point = 390
   Insn 50: point = 392
   Insn 49: point = 393
   Insn 48: point = 395
   Insn 47: point = 397
   Insn 46: point = 399
   Insn 45: point = 401
   Insn 44: point = 402
   Insn 43: point = 404
   Insn 42: point = 406
   Insn 41: point = 407
   Insn 40: point = 409
   Insn 39: point = 411
   Insn 38: point = 413
   Insn 37: point = 414
   Insn 36: point = 416
   Insn 35: point = 418
 r59: [6..7]
 r60: [4..5]
 r61: [415..416]
 r62: [412..414]
 r63: [410..411]
 r64: [408..409]
 r65: [394..407]
 r66: [403..404]
 r67: [400..402]
 r68: [398..399]
 r69: [396..397]
 r70: [394..395]
 r71: [362..393]
 r72: [389..390]
 r73: [387..388]
 r74: [384..386]
 r75: [382..383]
 r76: [380..381]
 r77: [364..379]
 r78: [375..376]
 r79: [373..374]
 r80: [370..372]
 r81: [368..369]
 r82: [366..367]
 r83: [364..365]
 r84: [362..363]
 r85: [360..361]
 r86: [352..353]
 r87: [349..351]
 r88: [347..348]
 r89: [345..346]
 r90: [329..344]
 r91: [340..341]
 r92: [338..339]
 r93: [335..337]
 r94: [333..334]
 r95: [331..332]
 r96: [328..330]
 r97: [320..321]
 r98: [317..319]
 r99: [315..316]
 r100: [313..314]
 r101: [299..312]
 r102: [308..309]
 r103: [305..307]
 r104: [303..304]
 r105: [301..302]
 r106: [299..300]
 r107: [267..298]
 r108: [294..295]
 r109: [292..293]
 r110: [289..291]
 r111: [287..288]
 r112: [285..286]
 r113: [269..284]
 r114: [280..281]
 r115: [278..279]
 r116: [275..277]
 r117: [273..274]
 r118: [271..272]
 r119: [269..270]
 r120: [267..268]
 r121: [265..266]
 r122: [257..258]
 r123: [254..256]
 r124: [252..253]
 r125: [250..251]
 r126: [234..249]
 r127: [245..246]
 r128: [243..244]
 r129: [240..242]
 r130: [238..239]
 r131: [236..237]
 r132: [233..235]
 r133: [225..226]
 r134: [222..224]
 r135: [220..221]
 r136: [218..219]
 r137: [204..217]
 r138: [213..214]
 r139: [210..212]
 r140: [208..209]
 r141: [206..207]
 r142: [204..205]
 r143: [172..203]
 r144: [199..200]
 r145: [197..198]
 r146: [194..196]
 r147: [192..193]
 r148: [190..191]
 r149: [174..189]
 r150: [185..186]
 r151: [183..184]
 r152: [180..182]
 r153: [178..179]
 r154: [176..177]
 r155: [174..175]
 r156: [172..173]
 r157: [170..171]
 r158: [162..163]
 r159: [159..161]
 r160: [157..158]
 r161: [155..156]
 r162: [139..154]
 r163: [150..151]
 r164: [148..149]
 r165: [145..147]
 r166: [143..144]
 r167: [141..142]
 r168: [138..140]
 r169: [122..123]
 r170: [119..121]
 r171: [105..118]
 r173: [109..110]
 r174: [107..108]
 r175: [105..106]
 r176: [101..102]
 r177: [99..100]
 r178: [96..98]
 r179: [82..95]
 r181: [86..87]
 r182: [84..85]
 r183: [82..83]
 r184: [70..71]
 r185: [67..69]
 r186: [53..66]
 r188: [57..58]
 r189: [55..56]
 r190: [53..54]
 r191: [49..50]
 r192: [47..48]
 r193: [44..46]
 r194: [30..43]
 r196: [34..35]
 r197: [32..33]
 r198: [30..31]
 r199: [2..3]
 r200: [0..1]
 r201: [28..29]
 r202: [26..27]
 r203: [24..25]
 r204: [22..23]
 r205: [20..21]
 r206: [18..19]
 r207: [16..17]
 r208: [14..15]
 r209: [12..13]
 r210: [10..11]
 r211: [417..418]
 r212: [412..413]
 r213: [405..406]
 r214: [400..401]
 r215: [391..392]
 r216: [384..385]
 r217: [377..378]
 r218: [370..371]
 r219: [356..357]
 r220: [354..355]
 r221: [349..350]
 r222: [342..343]
 r223: [335..336]
 r224: [324..325]
 r225: [322..323]
 r226: [317..318]
 r227: [310..311]
 r228: [305..306]
 r229: [296..297]
 r230: [289..290]
 r231: [282..283]
 r232: [275..276]
 r233: [261..262]
 r234: [259..260]
 r235: [254..255]
 r236: [247..248]
 r237: [240..241]
 r238: [229..230]
 r239: [227..228]
 r240: [222..223]
 r241: [215..216]
 r242: [210..211]
 r243: [201..202]
 r244: [194..195]
 r245: [187..188]
 r246: [180..181]
 r247: [166..167]
 r248: [164..165]
 r249: [159..160]
 r250: [152..153]
 r251: [145..146]
 r252: [134..135]
 r253: [130..131]
 r254: [132..133]
 r255: [126..127]
 r256: [128..129]
 r257: [124..125]
 r258: [119..120]
 r259: [113..114]
 r260: [103..104]
 r261: [96..97]
 r262: [90..91]
 r263: [78..79]
 r264: [80..81]
 r265: [74..75]
 r266: [76..77]
 r267: [72..73]
 r268: [67..68]
 r269: [61..62]
 r270: [51..52]
 r271: [44..45]
 r272: [38..39]
 r273: [8..9]
 r275: [358..359]
 r276: [326..327]
 r277: [263..264]
 r278: [231..232]
 r279: [168..169]
 r280: [136..137]
 r281: [116..117]
 r282: [111..112]
 r283: [93..94]
 r284: [88..89]
 r285: [64..65]
 r286: [59..60]
 r287: [41..42]
 r288: [36..37]
 r289: [32..40]
 r290: [55..63]
 r291: [84..92]
 r292: [107..115]
Compressing live ranges: from 419 to 374 - 89%
Ranges after the compression:
 r59: [6..7]
 r60: [4..5]
 r61: [370..371]
 r62: [368..369]
 r63: [366..367]
 r64: [364..365]
 r65: [352..363]
 r66: [360..361]
 r67: [358..359]
 r68: [356..357]
 r69: [354..355]
 r70: [352..353]
 r71: [324..351]
 r72: [348..349]
 r73: [346..347]
 r74: [344..345]
 r75: [342..343]
 r76: [340..341]
 r77: [326..339]
 r78: [336..337]
 r79: [334..335]
 r80: [332..333]
 r81: [330..331]
 r82: [328..329]
 r83: [326..327]
 r84: [324..325]
 r85: [322..323]
 r86: [314..315]
 r87: [312..313]
 r88: [310..311]
 r89: [308..309]
 r90: [294..307]
 r91: [304..305]
 r92: [302..303]
 r93: [300..301]
 r94: [298..299]
 r95: [296..297]
 r96: [294..295]
 r97: [286..287]
 r98: [284..285]
 r99: [282..283]
 r100: [280..281]
 r101: [268..279]
 r102: [276..277]
 r103: [274..275]
 r104: [272..273]
 r105: [270..271]
 r106: [268..269]
 r107: [240..267]
 r108: [264..265]
 r109: [262..263]
 r110: [260..261]
 r111: [258..259]
 r112: [256..257]
 r113: [242..255]
 r114: [252..253]
 r115: [250..251]
 r116: [248..249]
 r117: [246..247]
 r118: [244..245]
 r119: [242..243]
 r120: [240..241]
 r121: [238..239]
 r122: [230..231]
 r123: [228..229]
 r124: [226..227]
 r125: [224..225]
 r126: [210..223]
 r127: [220..221]
 r128: [218..219]
 r129: [216..217]
 r130: [214..215]
 r131: [212..213]
 r132: [210..211]
 r133: [202..203]
 r134: [200..201]
 r135: [198..199]
 r136: [196..197]
 r137: [184..195]
 r138: [192..193]
 r139: [190..191]
 r140: [188..189]
 r141: [186..187]
 r142: [184..185]
 r143: [156..183]
 r144: [180..181]
 r145: [178..179]
 r146: [176..177]
 r147: [174..175]
 r148: [172..173]
 r149: [158..171]
 r150: [168..169]
 r151: [166..167]
 r152: [164..165]
 r153: [162..163]
 r154: [160..161]
 r155: [158..159]
 r156: [156..157]
 r157: [154..155]
 r158: [146..147]
 r159: [144..145]
 r160: [142..143]
 r161: [140..141]
 r162: [126..139]
 r163: [136..137]
 r164: [134..135]
 r165: [132..133]
 r166: [130..131]
 r167: [128..129]
 r168: [126..127]
 r169: [110..111]
 r170: [108..109]
 r171: [96..107]
 r173: [100..101]
 r174: [98..99]
 r175: [96..97]
 r176: [92..93]
 r177: [90..91]
 r178: [88..89]
 r179: [76..87]
 r181: [80..81]
 r182: [78..79]
 r183: [76..77]
 r184: [64..65]
 r185: [62..63]
 r186: [50..61]
 r188: [54..55]
 r189: [52..53]
 r190: [50..51]
 r191: [46..47]
 r192: [44..45]
 r193: [42..43]
 r194: [30..41]
 r196: [34..35]
 r197: [32..33]
 r198: [30..31]
 r199: [2..3]
 r200: [0..1]
 r201: [28..29]
 r202: [26..27]
 r203: [24..25]
 r204: [22..23]
 r205: [20..21]
 r206: [18..19]
 r207: [16..17]
 r208: [14..15]
 r209: [12..13]
 r210: [10..11]
 r211: [372..373]
 r212: [368..369]
 r213: [362..363]
 r214: [358..359]
 r215: [350..351]
 r216: [344..345]
 r217: [338..339]
 r218: [332..333]
 r219: [318..319]
 r220: [316..317]
 r221: [312..313]
 r222: [306..307]
 r223: [300..301]
 r224: [290..291]
 r225: [288..289]
 r226: [284..285]
 r227: [278..279]
 r228: [274..275]
 r229: [266..267]
 r230: [260..261]
 r231: [254..255]
 r232: [248..249]
 r233: [234..235]
 r234: [232..233]
 r235: [228..229]
 r236: [222..223]
 r237: [216..217]
 r238: [206..207]
 r239: [204..205]
 r240: [200..201]
 r241: [194..195]
 r242: [190..191]
 r243: [182..183]
 r244: [176..177]
 r245: [170..171]
 r246: [164..165]
 r247: [150..151]
 r248: [148..149]
 r249: [144..145]
 r250: [138..139]
 r251: [132..133]
 r252: [122..123]
 r253: [118..119]
 r254: [120..121]
 r255: [114..115]
 r256: [116..117]
 r257: [112..113]
 r258: [108..109]
 r259: [104..105]
 r260: [94..95]
 r261: [88..89]
 r262: [84..85]
 r263: [72..73]
 r264: [74..75]
 r265: [68..69]
 r266: [70..71]
 r267: [66..67]
 r268: [62..63]
 r269: [58..59]
 r270: [48..49]
 r271: [42..43]
 r272: [38..39]
 r273: [8..9]
 r275: [320..321]
 r276: [292..293]
 r277: [236..237]
 r278: [208..209]
 r279: [152..153]
 r280: [124..125]
 r281: [106..107]
 r282: [102..103]
 r283: [86..87]
 r284: [82..83]
 r285: [60..61]
 r286: [56..57]
 r287: [40..41]
 r288: [36..37]
 r289: [32..39]
 r290: [52..59]
 r291: [78..85]
 r292: [98..105]
	 Assigning to 281 (cl=SSE_REGS, orig=172, freq=2, tfirst=281, tfreq=2)...
	   Assign 24 to reload r281 (freq=2)
	Hard reg 24 is preferable by r292 with profit 1
	 Assigning to 292 (cl=SSE_REGS, orig=172, freq=2, tfirst=281, tfreq=2)...
	 Assigning to 283 (cl=SSE_REGS, orig=180, freq=2, tfirst=283, tfreq=2)...
	   Assign 25 to reload r283 (freq=2)
	Hard reg 25 is preferable by r291 with profit 1
	 Assigning to 291 (cl=SSE_REGS, orig=180, freq=2, tfirst=283, tfreq=2)...
	 Assigning to 285 (cl=SSE_REGS, orig=187, freq=2, tfirst=285, tfreq=2)...
	   Assign 26 to reload r285 (freq=2)
	Hard reg 26 is preferable by r290 with profit 1
	 Assigning to 290 (cl=SSE_REGS, orig=187, freq=2, tfirst=285, tfreq=2)...
	 Assigning to 287 (cl=SSE_REGS, orig=195, freq=2, tfirst=287, tfreq=2)...
	   Assign 27 to reload r287 (freq=2)
	Hard reg 27 is preferable by r289 with profit 1
	 Assigning to 289 (cl=SSE_REGS, orig=195, freq=2, tfirst=287, tfreq=2)...
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********

Inherit 0 out of 4 (0.00%)
   Insn after restoring regs:
  270: r198:SF=r197:SF*r195:SF
      REG_DEAD r197:SF
      REG_DEAD r195:SF
   Insn after restoring regs:
  309: r195:SF=r287:SF
      REG_DEAD r287:SF
   Insn after restoring regs:
  256: r190:SF=r189:SF*r187:SF
      REG_DEAD r189:SF
      REG_DEAD r187:SF
   Insn after restoring regs:
  307: r187:SF=r285:SF
      REG_DEAD r285:SF
   Insn after restoring regs:
  237: r183:SF=r182:SF*r180:SF
      REG_DEAD r182:SF
      REG_DEAD r180:SF
   Insn after restoring regs:
  305: r180:SF=r283:SF
      REG_DEAD r283:SF
   Insn after restoring regs:
  223: r175:SF=r174:SF*r172:SF
      REG_DEAD r174:SF
      REG_DEAD r172:SF
   Insn after restoring regs:
  303: r172:SF=r281:SF
      REG_DEAD r281:SF

********** Local #2: **********


********** Pseudo live ranges #2: **********

  BB 5
   Insn 292: point = 0
   Insn 289: point = 0
   Insn 285: point = 1
   Insn 282: point = 3
  BB 4
   Insn 280: point = 4
   Insn 279: point = 4
   Insn 277: point = 5
   Insn 276: point = 7
   Insn 275: point = 9
  BB 2
   Insn 295: point = 10
   Insn 31: point = 10
   Insn 30: point = 10
   Insn 29: point = 11
   Insn 28: point = 12
   Insn 27: point = 13
   Insn 26: point = 14
   Insn 25: point = 15
   Insn 24: point = 16
   Insn 23: point = 17
   Insn 22: point = 18
   Insn 21: point = 19
   Insn 20: point = 20
   Insn 19: point = 21
   Insn 18: point = 22
   Insn 17: point = 23
   Insn 16: point = 24
   Insn 15: point = 25
   Insn 14: point = 26
   Insn 13: point = 27
   Insn 12: point = 28
   Insn 11: point = 29
   Insn 10: point = 30
   Insn 6: point = 30
   Insn 5: point = 30
   Insn 4: point = 30
   Insn 3: point = 30
   Insn 2: point = 30
  BB 3
   Insn 272: point = 30
   Insn 271: point = 30
   Insn 270: point = 31
   Insn 269: point = 33
   Insn 268: point = 35
   Insn 267: point = 36
   Insn 310: point = 36
   Insn 266: point = 37
   Insn 265: point = 39
   Insn 309: point = 40
   Insn 264: point = 42
   Insn 263: point = 43
   Insn 262: point = 45
   Insn 261: point = 46
   Insn 260: point = 48
   Insn 259: point = 50
   Insn 258: point = 52
   Insn 257: point = 53
   Insn 256: point = 54
   Insn 255: point = 56
   Insn 254: point = 58
   Insn 253: point = 59
   Insn 308: point = 59
   Insn 252: point = 60
   Insn 251: point = 62
   Insn 307: point = 63
   Insn 250: point = 65
   Insn 249: point = 66
   Insn 248: point = 68
   Insn 247: point = 69
   Insn 246: point = 71
   Insn 245: point = 73
   Insn 244: point = 74
   Insn 243: point = 75
   Insn 242: point = 77
   Insn 241: point = 78
   Insn 240: point = 79
   Insn 239: point = 81
   Insn 238: point = 82
   Insn 237: point = 83
   Insn 236: point = 85
   Insn 235: point = 87
   Insn 234: point = 88
   Insn 306: point = 88
   Insn 233: point = 89
   Insn 232: point = 91
   Insn 305: point = 92
   Insn 231: point = 94
   Insn 230: point = 95
   Insn 229: point = 97
   Insn 228: point = 98
   Insn 227: point = 100
   Insn 226: point = 102
   Insn 225: point = 104
   Insn 224: point = 105
   Insn 223: point = 106
   Insn 222: point = 108
   Insn 221: point = 110
   Insn 220: point = 111
   Insn 304: point = 111
   Insn 219: point = 112
   Insn 218: point = 114
   Insn 303: point = 115
   Insn 217: point = 117
   Insn 216: point = 118
   Insn 215: point = 120
   Insn 214: point = 121
   Insn 213: point = 123
   Insn 212: point = 125
   Insn 211: point = 126
   Insn 210: point = 127
   Insn 209: point = 129
   Insn 208: point = 130
   Insn 207: point = 131
   Insn 206: point = 133
   Insn 205: point = 134
   Insn 302: point = 135
   Insn 204: point = 137
   Insn 203: point = 138
   Insn 202: point = 138
   Insn 201: point = 139
   Insn 200: point = 140
   Insn 199: point = 142
   Insn 198: point = 144
   Insn 197: point = 146
   Insn 196: point = 147
   Insn 195: point = 149
   Insn 194: point = 151
   Insn 193: point = 153
   Insn 192: point = 154
   Insn 191: point = 156
   Insn 190: point = 158
   Insn 189: point = 160
   Insn 188: point = 161
   Insn 187: point = 163
   Insn 186: point = 165
   Insn 185: point = 166
   Insn 301: point = 167
   Insn 184: point = 169
   Insn 183: point = 170
   Insn 182: point = 170
   Insn 181: point = 171
   Insn 180: point = 173
   Insn 179: point = 175
   Insn 178: point = 177
   Insn 177: point = 179
   Insn 176: point = 181
   Insn 175: point = 182
   Insn 174: point = 184
   Insn 173: point = 186
   Insn 172: point = 188
   Insn 171: point = 189
   Insn 170: point = 191
   Insn 169: point = 193
   Insn 168: point = 195
   Insn 167: point = 196
   Insn 166: point = 198
   Insn 165: point = 200
   Insn 164: point = 202
   Insn 163: point = 203
   Insn 162: point = 205
   Insn 161: point = 207
   Insn 160: point = 209
   Insn 159: point = 211
   Insn 158: point = 212
   Insn 157: point = 214
   Insn 156: point = 216
   Insn 155: point = 217
   Insn 154: point = 219
   Insn 153: point = 221
   Insn 152: point = 223
   Insn 151: point = 224
   Insn 150: point = 226
   Insn 149: point = 228
   Insn 148: point = 229
   Insn 300: point = 230
   Insn 147: point = 232
   Insn 146: point = 233
   Insn 145: point = 233
   Insn 144: point = 234
   Insn 143: point = 235
   Insn 142: point = 237
   Insn 141: point = 239
   Insn 140: point = 241
   Insn 139: point = 242
   Insn 138: point = 244
   Insn 137: point = 246
   Insn 136: point = 248
   Insn 135: point = 249
   Insn 134: point = 251
   Insn 133: point = 253
   Insn 132: point = 255
   Insn 131: point = 256
   Insn 130: point = 258
   Insn 129: point = 260
   Insn 128: point = 261
   Insn 299: point = 262
   Insn 127: point = 264
   Insn 126: point = 265
   Insn 125: point = 265
   Insn 124: point = 266
   Insn 123: point = 268
   Insn 122: point = 270
   Insn 121: point = 272
   Insn 120: point = 274
   Insn 119: point = 276
   Insn 118: point = 277
   Insn 117: point = 279
   Insn 116: point = 281
   Insn 115: point = 283
   Insn 114: point = 284
   Insn 113: point = 286
   Insn 112: point = 288
   Insn 111: point = 290
   Insn 110: point = 291
   Insn 109: point = 293
   Insn 108: point = 295
   Insn 107: point = 297
   Insn 106: point = 298
   Insn 105: point = 300
   Insn 104: point = 302
   Insn 103: point = 304
   Insn 102: point = 306
   Insn 101: point = 307
   Insn 100: point = 309
   Insn 99: point = 311
   Insn 98: point = 312
   Insn 97: point = 314
   Insn 96: point = 316
   Insn 95: point = 318
   Insn 94: point = 319
   Insn 93: point = 321
   Insn 92: point = 323
   Insn 91: point = 324
   Insn 298: point = 325
   Insn 90: point = 327
   Insn 89: point = 328
   Insn 88: point = 328
   Insn 87: point = 329
   Insn 86: point = 330
   Insn 85: point = 332
   Insn 84: point = 334
   Insn 83: point = 336
   Insn 82: point = 337
   Insn 81: point = 339
   Insn 80: point = 341
   Insn 79: point = 343
   Insn 78: point = 344
   Insn 77: point = 346
   Insn 76: point = 348
   Insn 75: point = 350
   Insn 74: point = 351
   Insn 73: point = 353
   Insn 72: point = 355
   Insn 71: point = 356
   Insn 297: point = 357
   Insn 70: point = 359
   Insn 69: point = 360
   Insn 68: point = 360
   Insn 67: point = 361
   Insn 66: point = 363
   Insn 65: point = 365
   Insn 64: point = 367
   Insn 63: point = 369
   Insn 62: point = 371
   Insn 61: point = 372
   Insn 60: point = 374
   Insn 59: point = 376
   Insn 58: point = 378
   Insn 57: point = 379
   Insn 56: point = 381
   Insn 55: point = 383
   Insn 54: point = 385
   Insn 53: point = 386
   Insn 52: point = 388
   Insn 51: point = 390
   Insn 50: point = 392
   Insn 49: point = 393
   Insn 48: point = 395
   Insn 47: point = 397
   Insn 46: point = 399
   Insn 45: point = 401
   Insn 44: point = 402
   Insn 43: point = 404
   Insn 42: point = 406
   Insn 41: point = 407
   Insn 40: point = 409
   Insn 39: point = 411
   Insn 38: point = 413
   Insn 37: point = 414
   Insn 36: point = 416
   Insn 35: point = 418
 r172: [107..115]
 r180: [84..92]
 r187: [55..63]
 r195: [32..40]
 r275: [358..359]
 r276: [326..327]
 r277: [263..264]
 r278: [231..232]
 r279: [168..169]
 r280: [136..137]
 r282: [111..112]
 r284: [88..89]
 r286: [59..60]
 r288: [36..37]
Compressing live ranges: from 419 to 20 - 4%
Ranges after the compression:
 r172: [6..7]
 r180: [4..5]
 r187: [2..3]
 r195: [0..1]
 r275: [18..19]
 r276: [16..17]
 r277: [14..15]
 r278: [12..13]
 r279: [10..11]
 r280: [8..9]
 r282: [6..7]
 r284: [4..5]
 r286: [2..3]
 r288: [0..1]
  Slot 0 regnos (width = 8):	 172	 280	 279	 278	 277	 276	 275	 195	 187	 180
  Slot 1 regnos (width = 8):	 282	 288	 286	 284
Changing spilled pseudos to memory in insn #70
Changing spilled pseudos to memory in insn #297
Changing spilled pseudos to memory in insn #90
Changing spilled pseudos to memory in insn #298
Changing spilled pseudos to memory in insn #127
Changing spilled pseudos to memory in insn #299
Changing spilled pseudos to memory in insn #147
Changing spilled pseudos to memory in insn #300
Changing spilled pseudos to memory in insn #184
Changing spilled pseudos to memory in insn #301
Changing spilled pseudos to memory in insn #204
Changing spilled pseudos to memory in insn #302
Changing spilled pseudos to memory in insn #303
Changing spilled pseudos to memory in insn #219
Changing spilled pseudos to memory in insn #304
Changing spilled pseudos to memory in insn #223
Changing spilled pseudos to memory in insn #305
Changing spilled pseudos to memory in insn #233
Changing spilled pseudos to memory in insn #306
Changing spilled pseudos to memory in insn #237
Changing spilled pseudos to memory in insn #307
Changing spilled pseudos to memory in insn #252
Changing spilled pseudos to memory in insn #308
Changing spilled pseudos to memory in insn #256
Changing spilled pseudos to memory in insn #309
Changing spilled pseudos to memory in insn #266
Changing spilled pseudos to memory in insn #310
Changing spilled pseudos to memory in insn #270

********** Local #3: **********

Reusing alternative 0 for insn #270
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 270:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #310
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 310:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 266:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #309
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 309:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #256
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #308
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 308:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 252:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #307
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 307:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #237
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #306
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 306:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 233:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #305
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 305:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #223
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #304
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 304:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 219:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #303
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 303:  (0) m  (1) x {*movsf_internal}
Reusing alternative 3 for insn #302
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 302:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 204:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #301
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 301:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 184:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #300
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 300:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 147:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #299
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 299:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 127:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #298
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 298:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 90:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #297
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 297:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 70:  (0) m  (1) x {*movdf_internal_rex64}
New elimination table:
Can't eliminate 16 to 7 (offset=192, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=160, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 276
changing reg in insn 277
changing reg in insn 277
changing reg in insn 279
changing reg in insn 36
changing reg in insn 37
changing reg in insn 37
changing reg in insn 39
changing reg in insn 39
changing reg in insn 40
changing reg in insn 40
changing reg in insn 41
changing reg in insn 41
changing reg in insn 49
changing reg in insn 43
changing reg in insn 44
changing reg in insn 44
changing reg in insn 46
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 49
changing reg in insn 51
changing reg in insn 52
changing reg in insn 52
changing reg in insn 53
changing reg in insn 53
changing reg in insn 55
changing reg in insn 55
changing reg in insn 56
changing reg in insn 56
changing reg in insn 57
changing reg in insn 57
changing reg in insn 59
changing reg in insn 60
changing reg in insn 60
changing reg in insn 61
changing reg in insn 61
changing reg in insn 63
changing reg in insn 63
changing reg in insn 64
changing reg in insn 64
changing reg in insn 65
changing reg in insn 65
changing reg in insn 66
changing reg in insn 67
changing reg in insn 68
changing reg in insn 73
changing reg in insn 74
changing reg in insn 74
changing reg in insn 76
changing reg in insn 76
changing reg in insn 77
changing reg in insn 77
changing reg in insn 78
changing reg in insn 78
changing reg in insn 87
changing reg in insn 80
changing reg in insn 81
changing reg in insn 81
changing reg in insn 82
changing reg in insn 82
changing reg in insn 84
changing reg in insn 84
changing reg in insn 85
changing reg in insn 85
changing reg in insn 86
changing reg in insn 86
changing reg in insn 88
changing reg in insn 93
changing reg in insn 94
changing reg in insn 94
changing reg in insn 96
changing reg in insn 96
changing reg in insn 97
changing reg in insn 97
changing reg in insn 98
changing reg in insn 98
changing reg in insn 106
changing reg in insn 100
changing reg in insn 101
changing reg in insn 101
changing reg in insn 103
changing reg in insn 103
changing reg in insn 104
changing reg in insn 104
changing reg in insn 105
changing reg in insn 105
changing reg in insn 106
changing reg in insn 106
changing reg in insn 108
changing reg in insn 109
changing reg in insn 109
changing reg in insn 110
changing reg in insn 110
changing reg in insn 112
changing reg in insn 112
changing reg in insn 113
changing reg in insn 113
changing reg in insn 114
changing reg in insn 114
changing reg in insn 116
changing reg in insn 117
changing reg in insn 117
changing reg in insn 118
changing reg in insn 118
changing reg in insn 120
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 122
changing reg in insn 122
changing reg in insn 123
changing reg in insn 124
changing reg in insn 125
changing reg in insn 130
changing reg in insn 131
changing reg in insn 131
changing reg in insn 133
changing reg in insn 133
changing reg in insn 134
changing reg in insn 134
changing reg in insn 135
changing reg in insn 135
changing reg in insn 144
changing reg in insn 137
changing reg in insn 138
changing reg in insn 138
changing reg in insn 139
changing reg in insn 139
changing reg in insn 141
changing reg in insn 141
changing reg in insn 142
changing reg in insn 142
changing reg in insn 143
changing reg in insn 143
changing reg in insn 145
changing reg in insn 150
changing reg in insn 151
changing reg in insn 151
changing reg in insn 153
changing reg in insn 153
changing reg in insn 154
changing reg in insn 154
changing reg in insn 155
changing reg in insn 155
changing reg in insn 163
changing reg in insn 157
changing reg in insn 158
changing reg in insn 158
changing reg in insn 160
changing reg in insn 160
changing reg in insn 161
changing reg in insn 161
changing reg in insn 162
changing reg in insn 162
changing reg in insn 163
changing reg in insn 163
changing reg in insn 165
changing reg in insn 166
changing reg in insn 166
changing reg in insn 167
changing reg in insn 167
changing reg in insn 169
changing reg in insn 169
changing reg in insn 170
changing reg in insn 170
changing reg in insn 171
changing reg in insn 171
changing reg in insn 173
changing reg in insn 174
changing reg in insn 174
changing reg in insn 175
changing reg in insn 175
changing reg in insn 177
changing reg in insn 177
changing reg in insn 178
changing reg in insn 178
changing reg in insn 179
changing reg in insn 179
changing reg in insn 180
changing reg in insn 181
changing reg in insn 182
changing reg in insn 187
changing reg in insn 188
changing reg in insn 188
changing reg in insn 190
changing reg in insn 190
changing reg in insn 191
changing reg in insn 191
changing reg in insn 192
changing reg in insn 192
changing reg in insn 201
changing reg in insn 194
changing reg in insn 195
changing reg in insn 195
changing reg in insn 196
changing reg in insn 196
changing reg in insn 198
changing reg in insn 198
changing reg in insn 199
changing reg in insn 199
changing reg in insn 200
changing reg in insn 200
changing reg in insn 202
changing reg in insn 213
changing reg in insn 214
changing reg in insn 214
changing reg in insn 216
changing reg in insn 216
changing reg in insn 216
changing reg in insn 224
changing reg in insn 221
changing reg in insn 222
changing reg in insn 222
changing reg in insn 223
changing reg in insn 224
changing reg in insn 226
changing reg in insn 227
changing reg in insn 227
changing reg in insn 228
changing reg in insn 228
changing reg in insn 230
changing reg in insn 230
changing reg in insn 230
changing reg in insn 238
changing reg in insn 235
changing reg in insn 236
changing reg in insn 236
changing reg in insn 237
changing reg in insn 238
changing reg in insn 246
changing reg in insn 247
changing reg in insn 247
changing reg in insn 249
changing reg in insn 249
changing reg in insn 249
changing reg in insn 257
changing reg in insn 254
changing reg in insn 255
changing reg in insn 255
changing reg in insn 256
changing reg in insn 257
changing reg in insn 259
changing reg in insn 260
changing reg in insn 260
changing reg in insn 261
changing reg in insn 261
changing reg in insn 263
changing reg in insn 263
changing reg in insn 263
changing reg in insn 271
changing reg in insn 268
changing reg in insn 269
changing reg in insn 269
changing reg in insn 270
changing reg in insn 271
changing reg in insn 282
changing reg in insn 285
changing reg in insn 285
changing reg in insn 289
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 15
changing reg in insn 16
changing reg in insn 17
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 29
changing reg in insn 30
changing reg in insn 35
changing reg in insn 36
changing reg in insn 38
changing reg in insn 42
changing reg in insn 43
changing reg in insn 45
changing reg in insn 50
changing reg in insn 51
changing reg in insn 54
changing reg in insn 58
changing reg in insn 59
changing reg in insn 62
changing reg in insn 71
changing reg in insn 72
changing reg in insn 73
changing reg in insn 75
changing reg in insn 79
changing reg in insn 80
changing reg in insn 83
changing reg in insn 91
changing reg in insn 92
changing reg in insn 93
changing reg in insn 95
changing reg in insn 99
changing reg in insn 100
changing reg in insn 102
changing reg in insn 107
changing reg in insn 108
changing reg in insn 111
changing reg in insn 115
changing reg in insn 116
changing reg in insn 119
changing reg in insn 128
changing reg in insn 129
changing reg in insn 130
changing reg in insn 132
changing reg in insn 136
changing reg in insn 137
changing reg in insn 140
changing reg in insn 148
changing reg in insn 149
changing reg in insn 150
changing reg in insn 152
changing reg in insn 156
changing reg in insn 157
changing reg in insn 159
changing reg in insn 164
changing reg in insn 165
changing reg in insn 168
changing reg in insn 172
changing reg in insn 173
changing reg in insn 176
changing reg in insn 185
changing reg in insn 186
changing reg in insn 187
changing reg in insn 189
changing reg in insn 193
changing reg in insn 194
changing reg in insn 197
changing reg in insn 205
changing reg in insn 207
changing reg in insn 208
changing reg in insn 206
changing reg in insn 207
changing reg in insn 210
changing reg in insn 211
changing reg in insn 209
changing reg in insn 210
changing reg in insn 212
changing reg in insn 213
changing reg in insn 215
changing reg in insn 216
changing reg in insn 218
changing reg in insn 219
changing reg in insn 225
changing reg in insn 226
changing reg in insn 229
changing reg in insn 230
changing reg in insn 232
changing reg in insn 233
changing reg in insn 240
changing reg in insn 241
changing reg in insn 239
changing reg in insn 240
changing reg in insn 243
changing reg in insn 244
changing reg in insn 242
changing reg in insn 243
changing reg in insn 245
changing reg in insn 246
changing reg in insn 248
changing reg in insn 249
changing reg in insn 251
changing reg in insn 252
changing reg in insn 258
changing reg in insn 259
changing reg in insn 262
changing reg in insn 263
changing reg in insn 265
changing reg in insn 266
changing reg in insn 275
changing reg in insn 276
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 69.
verify found no changes in insn with uid = 89.
verify found no changes in insn with uid = 126.
verify found no changes in insn with uid = 146.
verify found no changes in insn with uid = 183.
verify found no changes in insn with uid = 203.
verify found no changes in insn with uid = 220.
verify found no changes in insn with uid = 234.
verify found no changes in insn with uid = 253.
verify found no changes in insn with uid = 267.


int quality(float*, float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 27[xmm6] 37[r8]
;;  ref usage 	r0={132d,122u} r1={33d,23u,22e} r2={11d,1u} r3={4d,4u} r4={11d,1u} r5={11d,1u} r6={1d,124u} r7={1d,15u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r17={68d,1u} r18={10d} r19={10d} r20={1d,1u,22e} r21={74d,73u} r22={23d,12u} r23={14d,3u} r24={12d,1u} r25={12d,1u} r26={12d,1u} r27={12d,1u} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d,1u} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} 
;;    total ref usage 1175{745d,386u,44e} in 289{279 regular + 10 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 201 202 203 204 205 206 207 208 209 210
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
        (reg:DI 1 dx [ scratch ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ scratch ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 procpar_info+0 S8 A64])
        (reg:DI 2 cx [ procpar_info ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ procpar_info ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 preprocess+0 S8 A64])
        (reg:DI 37 r8 [ preprocess ])) sim2fitman_preproc.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ preprocess ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:389 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DF 0 ax [201])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64])
        (reg:DF 0 ax [201])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [201])
        (nil)))
(insn 13 12 14 2 (set (reg:DF 0 ax [202])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 0 ax [202])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [202])
        (nil)))
(insn 15 14 16 2 (set (reg:DF 0 ax [203])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 0 ax [203])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [203])
        (nil)))
(insn 17 16 18 2 (set (reg:DF 0 ax [204])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 0 ax [204])) sim2fitman_preproc.cpp:390 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [204])
        (nil)))
(insn 19 18 20 2 (set (reg:DF 0 ax [205])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])
        (reg:DF 0 ax [205])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [205])
        (nil)))
(insn 21 20 22 2 (set (reg:DF 0 ax [206])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 0 ax [206])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [206])
        (nil)))
(insn 23 22 24 2 (set (reg:DF 0 ax [207])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 0 ax [207])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [207])
        (nil)))
(insn 25 24 26 2 (set (reg:DF 0 ax [208])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (nil))
(insn 26 25 27 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 0 ax [208])) sim2fitman_preproc.cpp:391 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [208])
        (nil)))
(insn 27 26 28 2 (set (reg:DF 0 ax [209])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 0 ax [209])) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [209])
        (nil)))
(insn 29 28 30 2 (set (reg:DF 0 ax [210])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (nil))
(insn 30 29 31 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 0 ax [210])) sim2fitman_preproc.cpp:392 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [210])
        (nil)))
(insn 31 30 295 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:394 89 {*movsi_internal}
     (nil))
(jump_insn 295 31 296 2 (set (pc)
        (label_ref 273)) sim2fitman_preproc.cpp:394 650 {jump}
     (nil)
 -> 273)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 296 295 278)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272
(code_label 278 296 34 3 78 "" [1 uses])
(note 34 278 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 3 (set (reg:SI 0 ax [211])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:396 89 {*movsi_internal}
     (nil))
(insn 36 35 37 3 (set (reg:DI 0 ax [orig:61 D.6904 ] [61])
        (sign_extend:DI (reg:SI 0 ax [211]))) sim2fitman_preproc.cpp:396 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [211])
        (nil)))
(insn 37 36 38 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.6904 ] [62])
                (ashift:DI (reg:DI 0 ax [orig:61 D.6904 ] [61])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:61 D.6904 ] [61])
        (nil)))
(insn 38 37 39 3 (set (reg/f:DI 0 ax [212])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:396 87 {*movdi_internal_rex64}
     (nil))
(insn 39 38 40 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.6905 ] [63])
                (plus:DI (reg/f:DI 0 ax [212])
                    (reg:DI 1 dx [orig:62 D.6904 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [212])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.6904 ] [62])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:62 D.6904 ] [62]))
                (nil)))))
(insn 40 39 41 3 (set (reg:SF 21 xmm0 [orig:64 D.6906 ] [64])
        (mem:SF (reg/f:DI 0 ax [orig:63 D.6905 ] [63]) [0 *_20+0 S4 A32])) sim2fitman_preproc.cpp:396 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.6905 ] [63])
        (nil)))
(insn 41 40 42 3 (set (reg:DF 22 xmm1 [orig:65 D.6907 ] [65])
        (float_extend:DF (reg:SF 21 xmm0 [orig:64 D.6906 ] [64]))) sim2fitman_preproc.cpp:396 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:64 D.6906 ] [64])
        (nil)))
(insn 42 41 43 3 (set (reg:SI 0 ax [213])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:396 89 {*movsi_internal}
     (nil))
(insn 43 42 44 3 (set (reg:DI 0 ax [orig:66 D.6904 ] [66])
        (sign_extend:DI (reg:SI 0 ax [213]))) sim2fitman_preproc.cpp:396 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [213])
        (nil)))
(insn 44 43 45 3 (parallel [
            (set (reg:DI 1 dx [orig:67 D.6904 ] [67])
                (ashift:DI (reg:DI 0 ax [orig:66 D.6904 ] [66])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:66 D.6904 ] [66])
        (nil)))
(insn 45 44 46 3 (set (reg/f:DI 0 ax [214])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:396 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 3 (parallel [
            (set (reg/f:DI 0 ax [orig:68 D.6905 ] [68])
                (plus:DI (reg/f:DI 0 ax [214])
                    (reg:DI 1 dx [orig:67 D.6904 ] [67])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:396 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [214])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:67 D.6904 ] [67])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:67 D.6904 ] [67]))
                (nil)))))
(insn 47 46 48 3 (set (reg:SF 21 xmm0 [orig:69 D.6906 ] [69])
        (mem:SF (reg/f:DI 0 ax [orig:68 D.6905 ] [68]) [0 *_25+0 S4 A32])) sim2fitman_preproc.cpp:396 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:68 D.6905 ] [68])
        (nil)))
(insn 48 47 49 3 (set (reg:DF 21 xmm0 [orig:70 D.6907 ] [70])
        (float_extend:DF (reg:SF 21 xmm0 [orig:69 D.6906 ] [69]))) sim2fitman_preproc.cpp:396 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:69 D.6906 ] [69])
        (nil)))
(insn 49 48 50 3 (set (reg:DF 22 xmm1 [orig:71 D.6907 ] [71])
        (mult:DF (reg:DF 22 xmm1 [orig:65 D.6907 ] [65])
            (reg:DF 21 xmm0 [orig:70 D.6907 ] [70]))) sim2fitman_preproc.cpp:396 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:70 D.6907 ] [70])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:65 D.6907 ] [65])
            (nil))))
(insn 50 49 51 3 (set (reg:SI 0 ax [215])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:397 89 {*movsi_internal}
     (nil))
(insn 51 50 52 3 (set (reg:DI 0 ax [orig:72 D.6908 ] [72])
        (sign_extend:DI (reg:SI 0 ax [215]))) sim2fitman_preproc.cpp:397 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [215])
        (nil)))
(insn 52 51 53 3 (parallel [
            (set (reg:DI 0 ax [orig:73 D.6908 ] [73])
                (plus:DI (reg:DI 0 ax [orig:72 D.6908 ] [72])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:72 D.6908 ] [72])
        (nil)))
(insn 53 52 54 3 (parallel [
            (set (reg:DI 1 dx [orig:74 D.6908 ] [74])
                (ashift:DI (reg:DI 0 ax [orig:73 D.6908 ] [73])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:73 D.6908 ] [73])
        (nil)))
(insn 54 53 55 3 (set (reg/f:DI 0 ax [216])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:397 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 3 (parallel [
            (set (reg/f:DI 0 ax [orig:75 D.6905 ] [75])
                (plus:DI (reg/f:DI 0 ax [216])
                    (reg:DI 1 dx [orig:74 D.6908 ] [74])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [216])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:74 D.6908 ] [74])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:74 D.6908 ] [74]))
                (nil)))))
(insn 56 55 57 3 (set (reg:SF 21 xmm0 [orig:76 D.6906 ] [76])
        (mem:SF (reg/f:DI 0 ax [orig:75 D.6905 ] [75]) [0 *_32+0 S4 A32])) sim2fitman_preproc.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:75 D.6905 ] [75])
        (nil)))
(insn 57 56 58 3 (set (reg:DF 23 xmm2 [orig:77 D.6907 ] [77])
        (float_extend:DF (reg:SF 21 xmm0 [orig:76 D.6906 ] [76]))) sim2fitman_preproc.cpp:397 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:76 D.6906 ] [76])
        (nil)))
(insn 58 57 59 3 (set (reg:SI 0 ax [217])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:397 89 {*movsi_internal}
     (nil))
(insn 59 58 60 3 (set (reg:DI 0 ax [orig:78 D.6908 ] [78])
        (sign_extend:DI (reg:SI 0 ax [217]))) sim2fitman_preproc.cpp:397 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [217])
        (nil)))
(insn 60 59 61 3 (parallel [
            (set (reg:DI 0 ax [orig:79 D.6908 ] [79])
                (plus:DI (reg:DI 0 ax [orig:78 D.6908 ] [78])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:78 D.6908 ] [78])
        (nil)))
(insn 61 60 62 3 (parallel [
            (set (reg:DI 1 dx [orig:80 D.6908 ] [80])
                (ashift:DI (reg:DI 0 ax [orig:79 D.6908 ] [79])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:79 D.6908 ] [79])
        (nil)))
(insn 62 61 63 3 (set (reg/f:DI 0 ax [218])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:397 87 {*movdi_internal_rex64}
     (nil))
(insn 63 62 64 3 (parallel [
            (set (reg/f:DI 0 ax [orig:81 D.6905 ] [81])
                (plus:DI (reg/f:DI 0 ax [218])
                    (reg:DI 1 dx [orig:80 D.6908 ] [80])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:397 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [218])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:80 D.6908 ] [80])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:80 D.6908 ] [80]))
                (nil)))))
(insn 64 63 65 3 (set (reg:SF 21 xmm0 [orig:82 D.6906 ] [82])
        (mem:SF (reg/f:DI 0 ax [orig:81 D.6905 ] [81]) [0 *_38+0 S4 A32])) sim2fitman_preproc.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:81 D.6905 ] [81])
        (nil)))
(insn 65 64 66 3 (set (reg:DF 21 xmm0 [orig:83 D.6907 ] [83])
        (float_extend:DF (reg:SF 21 xmm0 [orig:82 D.6906 ] [82]))) sim2fitman_preproc.cpp:397 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:82 D.6906 ] [82])
        (nil)))
(insn 66 65 67 3 (set (reg:DF 21 xmm0 [orig:84 D.6907 ] [84])
        (mult:DF (reg:DF 21 xmm0 [orig:83 D.6907 ] [83])
            (reg:DF 23 xmm2 [orig:77 D.6907 ] [77]))) sim2fitman_preproc.cpp:397 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:83 D.6907 ] [83])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:77 D.6907 ] [77])
            (nil))))
(insn 67 66 68 3 (set (reg:DF 21 xmm0 [orig:85 D.6907 ] [85])
        (plus:DF (reg:DF 21 xmm0 [orig:84 D.6907 ] [84])
            (reg:DF 22 xmm1 [orig:71 D.6907 ] [71]))) sim2fitman_preproc.cpp:397 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:84 D.6907 ] [84])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:71 D.6907 ] [71])
            (nil))))
(insn 68 67 69 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:85 D.6907 ] [85])) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:85 D.6907 ] [85])
        (nil)))
(call_insn 69 68 70 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:397 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 70 69 297 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 297 70 71 3 (set (reg:DF 0 ax [219])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 275)
        (nil)))
(insn 71 297 72 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64])
        (reg:DF 0 ax [219])) sim2fitman_preproc.cpp:397 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [219])
        (nil)))
(insn 72 71 73 3 (set (reg:SI 0 ax [220])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:399 89 {*movsi_internal}
     (nil))
(insn 73 72 74 3 (set (reg:DI 0 ax [orig:86 D.6904 ] [86])
        (sign_extend:DI (reg:SI 0 ax [220]))) sim2fitman_preproc.cpp:399 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [220])
        (nil)))
(insn 74 73 75 3 (parallel [
            (set (reg:DI 1 dx [orig:87 D.6904 ] [87])
                (ashift:DI (reg:DI 0 ax [orig:86 D.6904 ] [86])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:86 D.6904 ] [86])
        (nil)))
(insn 75 74 76 3 (set (reg/f:DI 0 ax [221])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:399 87 {*movdi_internal_rex64}
     (nil))
(insn 76 75 77 3 (parallel [
            (set (reg/f:DI 0 ax [orig:88 D.6905 ] [88])
                (plus:DI (reg/f:DI 0 ax [221])
                    (reg:DI 1 dx [orig:87 D.6904 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [221])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:87 D.6904 ] [87])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:87 D.6904 ] [87]))
                (nil)))))
(insn 77 76 78 3 (set (reg:SF 21 xmm0 [orig:89 D.6906 ] [89])
        (mem:SF (reg/f:DI 0 ax [orig:88 D.6905 ] [88]) [0 *_46+0 S4 A32])) sim2fitman_preproc.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:88 D.6905 ] [88])
        (nil)))
(insn 78 77 79 3 (set (reg:DF 22 xmm1 [orig:90 D.6907 ] [90])
        (float_extend:DF (reg:SF 21 xmm0 [orig:89 D.6906 ] [89]))) sim2fitman_preproc.cpp:399 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:89 D.6906 ] [89])
        (nil)))
(insn 79 78 80 3 (set (reg:SI 0 ax [222])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:399 89 {*movsi_internal}
     (nil))
(insn 80 79 81 3 (set (reg:DI 0 ax [orig:91 D.6908 ] [91])
        (sign_extend:DI (reg:SI 0 ax [222]))) sim2fitman_preproc.cpp:399 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [222])
        (nil)))
(insn 81 80 82 3 (parallel [
            (set (reg:DI 0 ax [orig:92 D.6908 ] [92])
                (plus:DI (reg:DI 0 ax [orig:91 D.6908 ] [91])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:91 D.6908 ] [91])
        (nil)))
(insn 82 81 83 3 (parallel [
            (set (reg:DI 1 dx [orig:93 D.6908 ] [93])
                (ashift:DI (reg:DI 0 ax [orig:92 D.6908 ] [92])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:92 D.6908 ] [92])
        (nil)))
(insn 83 82 84 3 (set (reg/f:DI 0 ax [223])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:399 87 {*movdi_internal_rex64}
     (nil))
(insn 84 83 85 3 (parallel [
            (set (reg/f:DI 0 ax [orig:94 D.6905 ] [94])
                (plus:DI (reg/f:DI 0 ax [223])
                    (reg:DI 1 dx [orig:93 D.6908 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [223])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:93 D.6908 ] [93])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:93 D.6908 ] [93]))
                (nil)))))
(insn 85 84 86 3 (set (reg:SF 21 xmm0 [orig:95 D.6906 ] [95])
        (mem:SF (reg/f:DI 0 ax [orig:94 D.6905 ] [94]) [0 *_52+0 S4 A32])) sim2fitman_preproc.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:94 D.6905 ] [94])
        (nil)))
(insn 86 85 87 3 (set (reg:DF 21 xmm0 [orig:96 D.6907 ] [96])
        (float_extend:DF (reg:SF 21 xmm0 [orig:95 D.6906 ] [95]))) sim2fitman_preproc.cpp:399 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:95 D.6906 ] [95])
        (nil)))
(insn 87 86 88 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:90 D.6907 ] [90])) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:90 D.6907 ] [90])
        (nil)))
(insn 88 87 89 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:96 D.6907 ] [96])) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:96 D.6907 ] [96])
        (nil)))
(call_insn 89 88 90 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:399 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 90 89 298 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 298 90 91 3 (set (reg:DF 0 ax [224])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 276)
        (nil)))
(insn 91 298 92 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])
        (reg:DF 0 ax [224])) sim2fitman_preproc.cpp:399 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [224])
        (nil)))
(insn 92 91 93 3 (set (reg:SI 0 ax [225])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:401 89 {*movsi_internal}
     (nil))
(insn 93 92 94 3 (set (reg:DI 0 ax [orig:97 D.6904 ] [97])
        (sign_extend:DI (reg:SI 0 ax [225]))) sim2fitman_preproc.cpp:401 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [225])
        (nil)))
(insn 94 93 95 3 (parallel [
            (set (reg:DI 1 dx [orig:98 D.6904 ] [98])
                (ashift:DI (reg:DI 0 ax [orig:97 D.6904 ] [97])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:97 D.6904 ] [97])
        (nil)))
(insn 95 94 96 3 (set (reg/f:DI 0 ax [226])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:401 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 3 (parallel [
            (set (reg/f:DI 0 ax [orig:99 D.6905 ] [99])
                (plus:DI (reg/f:DI 0 ax [226])
                    (reg:DI 1 dx [orig:98 D.6904 ] [98])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [226])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:98 D.6904 ] [98])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:98 D.6904 ] [98]))
                (nil)))))
(insn 97 96 98 3 (set (reg:SF 21 xmm0 [orig:100 D.6906 ] [100])
        (mem:SF (reg/f:DI 0 ax [orig:99 D.6905 ] [99]) [0 *_59+0 S4 A32])) sim2fitman_preproc.cpp:401 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:99 D.6905 ] [99])
        (nil)))
(insn 98 97 99 3 (set (reg:DF 22 xmm1 [orig:101 D.6907 ] [101])
        (float_extend:DF (reg:SF 21 xmm0 [orig:100 D.6906 ] [100]))) sim2fitman_preproc.cpp:401 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:100 D.6906 ] [100])
        (nil)))
(insn 99 98 100 3 (set (reg:SI 0 ax [227])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:401 89 {*movsi_internal}
     (nil))
(insn 100 99 101 3 (set (reg:DI 0 ax [orig:102 D.6904 ] [102])
        (sign_extend:DI (reg:SI 0 ax [227]))) sim2fitman_preproc.cpp:401 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [227])
        (nil)))
(insn 101 100 102 3 (parallel [
            (set (reg:DI 1 dx [orig:103 D.6904 ] [103])
                (ashift:DI (reg:DI 0 ax [orig:102 D.6904 ] [102])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:102 D.6904 ] [102])
        (nil)))
(insn 102 101 103 3 (set (reg/f:DI 0 ax [228])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:401 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 3 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.6905 ] [104])
                (plus:DI (reg/f:DI 0 ax [228])
                    (reg:DI 1 dx [orig:103 D.6904 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:401 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [228])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:103 D.6904 ] [103])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:103 D.6904 ] [103]))
                (nil)))))
(insn 104 103 105 3 (set (reg:SF 21 xmm0 [orig:105 D.6906 ] [105])
        (mem:SF (reg/f:DI 0 ax [orig:104 D.6905 ] [104]) [0 *_64+0 S4 A32])) sim2fitman_preproc.cpp:401 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:104 D.6905 ] [104])
        (nil)))
(insn 105 104 106 3 (set (reg:DF 21 xmm0 [orig:106 D.6907 ] [106])
        (float_extend:DF (reg:SF 21 xmm0 [orig:105 D.6906 ] [105]))) sim2fitman_preproc.cpp:401 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:105 D.6906 ] [105])
        (nil)))
(insn 106 105 107 3 (set (reg:DF 22 xmm1 [orig:107 D.6907 ] [107])
        (mult:DF (reg:DF 22 xmm1 [orig:101 D.6907 ] [101])
            (reg:DF 21 xmm0 [orig:106 D.6907 ] [106]))) sim2fitman_preproc.cpp:401 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:106 D.6907 ] [106])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:101 D.6907 ] [101])
            (nil))))
(insn 107 106 108 3 (set (reg:SI 0 ax [229])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:402 89 {*movsi_internal}
     (nil))
(insn 108 107 109 3 (set (reg:DI 0 ax [orig:108 D.6908 ] [108])
        (sign_extend:DI (reg:SI 0 ax [229]))) sim2fitman_preproc.cpp:402 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [229])
        (nil)))
(insn 109 108 110 3 (parallel [
            (set (reg:DI 0 ax [orig:109 D.6908 ] [109])
                (plus:DI (reg:DI 0 ax [orig:108 D.6908 ] [108])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:108 D.6908 ] [108])
        (nil)))
(insn 110 109 111 3 (parallel [
            (set (reg:DI 1 dx [orig:110 D.6908 ] [110])
                (ashift:DI (reg:DI 0 ax [orig:109 D.6908 ] [109])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:109 D.6908 ] [109])
        (nil)))
(insn 111 110 112 3 (set (reg/f:DI 0 ax [230])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(insn 112 111 113 3 (parallel [
            (set (reg/f:DI 0 ax [orig:111 D.6905 ] [111])
                (plus:DI (reg/f:DI 0 ax [230])
                    (reg:DI 1 dx [orig:110 D.6908 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [230])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:110 D.6908 ] [110])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:110 D.6908 ] [110]))
                (nil)))))
(insn 113 112 114 3 (set (reg:SF 21 xmm0 [orig:112 D.6906 ] [112])
        (mem:SF (reg/f:DI 0 ax [orig:111 D.6905 ] [111]) [0 *_71+0 S4 A32])) sim2fitman_preproc.cpp:402 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:111 D.6905 ] [111])
        (nil)))
(insn 114 113 115 3 (set (reg:DF 23 xmm2 [orig:113 D.6907 ] [113])
        (float_extend:DF (reg:SF 21 xmm0 [orig:112 D.6906 ] [112]))) sim2fitman_preproc.cpp:402 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:112 D.6906 ] [112])
        (nil)))
(insn 115 114 116 3 (set (reg:SI 0 ax [231])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:402 89 {*movsi_internal}
     (nil))
(insn 116 115 117 3 (set (reg:DI 0 ax [orig:114 D.6908 ] [114])
        (sign_extend:DI (reg:SI 0 ax [231]))) sim2fitman_preproc.cpp:402 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [231])
        (nil)))
(insn 117 116 118 3 (parallel [
            (set (reg:DI 0 ax [orig:115 D.6908 ] [115])
                (plus:DI (reg:DI 0 ax [orig:114 D.6908 ] [114])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:114 D.6908 ] [114])
        (nil)))
(insn 118 117 119 3 (parallel [
            (set (reg:DI 1 dx [orig:116 D.6908 ] [116])
                (ashift:DI (reg:DI 0 ax [orig:115 D.6908 ] [115])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:115 D.6908 ] [115])
        (nil)))
(insn 119 118 120 3 (set (reg/f:DI 0 ax [232])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(insn 120 119 121 3 (parallel [
            (set (reg/f:DI 0 ax [orig:117 D.6905 ] [117])
                (plus:DI (reg/f:DI 0 ax [232])
                    (reg:DI 1 dx [orig:116 D.6908 ] [116])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:402 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [232])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:116 D.6908 ] [116])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:116 D.6908 ] [116]))
                (nil)))))
(insn 121 120 122 3 (set (reg:SF 21 xmm0 [orig:118 D.6906 ] [118])
        (mem:SF (reg/f:DI 0 ax [orig:117 D.6905 ] [117]) [0 *_77+0 S4 A32])) sim2fitman_preproc.cpp:402 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:117 D.6905 ] [117])
        (nil)))
(insn 122 121 123 3 (set (reg:DF 21 xmm0 [orig:119 D.6907 ] [119])
        (float_extend:DF (reg:SF 21 xmm0 [orig:118 D.6906 ] [118]))) sim2fitman_preproc.cpp:402 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:118 D.6906 ] [118])
        (nil)))
(insn 123 122 124 3 (set (reg:DF 21 xmm0 [orig:120 D.6907 ] [120])
        (mult:DF (reg:DF 21 xmm0 [orig:119 D.6907 ] [119])
            (reg:DF 23 xmm2 [orig:113 D.6907 ] [113]))) sim2fitman_preproc.cpp:402 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:119 D.6907 ] [119])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:113 D.6907 ] [113])
            (nil))))
(insn 124 123 125 3 (set (reg:DF 21 xmm0 [orig:121 D.6907 ] [121])
        (plus:DF (reg:DF 21 xmm0 [orig:120 D.6907 ] [120])
            (reg:DF 22 xmm1 [orig:107 D.6907 ] [107]))) sim2fitman_preproc.cpp:402 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:120 D.6907 ] [120])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:107 D.6907 ] [107])
            (nil))))
(insn 125 124 126 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:121 D.6907 ] [121])) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:121 D.6907 ] [121])
        (nil)))
(call_insn 126 125 127 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:402 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 127 126 299 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 299 127 128 3 (set (reg:DF 0 ax [233])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 277)
        (nil)))
(insn 128 299 129 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 0 ax [233])) sim2fitman_preproc.cpp:402 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [233])
        (nil)))
(insn 129 128 130 3 (set (reg:SI 0 ax [234])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:404 89 {*movsi_internal}
     (nil))
(insn 130 129 131 3 (set (reg:DI 0 ax [orig:122 D.6904 ] [122])
        (sign_extend:DI (reg:SI 0 ax [234]))) sim2fitman_preproc.cpp:404 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [234])
        (nil)))
(insn 131 130 132 3 (parallel [
            (set (reg:DI 1 dx [orig:123 D.6904 ] [123])
                (ashift:DI (reg:DI 0 ax [orig:122 D.6904 ] [122])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.6904 ] [122])
        (nil)))
(insn 132 131 133 3 (set (reg/f:DI 0 ax [235])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:404 87 {*movdi_internal_rex64}
     (nil))
(insn 133 132 134 3 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.6905 ] [124])
                (plus:DI (reg/f:DI 0 ax [235])
                    (reg:DI 1 dx [orig:123 D.6904 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [235])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:123 D.6904 ] [123])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:123 D.6904 ] [123]))
                (nil)))))
(insn 134 133 135 3 (set (reg:SF 21 xmm0 [orig:125 D.6906 ] [125])
        (mem:SF (reg/f:DI 0 ax [orig:124 D.6905 ] [124]) [0 *_85+0 S4 A32])) sim2fitman_preproc.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:124 D.6905 ] [124])
        (nil)))
(insn 135 134 136 3 (set (reg:DF 22 xmm1 [orig:126 D.6907 ] [126])
        (float_extend:DF (reg:SF 21 xmm0 [orig:125 D.6906 ] [125]))) sim2fitman_preproc.cpp:404 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:125 D.6906 ] [125])
        (nil)))
(insn 136 135 137 3 (set (reg:SI 0 ax [236])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:404 89 {*movsi_internal}
     (nil))
(insn 137 136 138 3 (set (reg:DI 0 ax [orig:127 D.6908 ] [127])
        (sign_extend:DI (reg:SI 0 ax [236]))) sim2fitman_preproc.cpp:404 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [236])
        (nil)))
(insn 138 137 139 3 (parallel [
            (set (reg:DI 0 ax [orig:128 D.6908 ] [128])
                (plus:DI (reg:DI 0 ax [orig:127 D.6908 ] [127])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:127 D.6908 ] [127])
        (nil)))
(insn 139 138 140 3 (parallel [
            (set (reg:DI 1 dx [orig:129 D.6908 ] [129])
                (ashift:DI (reg:DI 0 ax [orig:128 D.6908 ] [128])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:128 D.6908 ] [128])
        (nil)))
(insn 140 139 141 3 (set (reg/f:DI 0 ax [237])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:404 87 {*movdi_internal_rex64}
     (nil))
(insn 141 140 142 3 (parallel [
            (set (reg/f:DI 0 ax [orig:130 D.6905 ] [130])
                (plus:DI (reg/f:DI 0 ax [237])
                    (reg:DI 1 dx [orig:129 D.6908 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:404 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [237])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:129 D.6908 ] [129])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:129 D.6908 ] [129]))
                (nil)))))
(insn 142 141 143 3 (set (reg:SF 21 xmm0 [orig:131 D.6906 ] [131])
        (mem:SF (reg/f:DI 0 ax [orig:130 D.6905 ] [130]) [0 *_91+0 S4 A32])) sim2fitman_preproc.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:130 D.6905 ] [130])
        (nil)))
(insn 143 142 144 3 (set (reg:DF 21 xmm0 [orig:132 D.6907 ] [132])
        (float_extend:DF (reg:SF 21 xmm0 [orig:131 D.6906 ] [131]))) sim2fitman_preproc.cpp:404 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:131 D.6906 ] [131])
        (nil)))
(insn 144 143 145 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:126 D.6907 ] [126])) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:126 D.6907 ] [126])
        (nil)))
(insn 145 144 146 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:132 D.6907 ] [132])) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:132 D.6907 ] [132])
        (nil)))
(call_insn 146 145 147 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:404 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 147 146 300 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 300 147 148 3 (set (reg:DF 0 ax [238])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 278)
        (nil)))
(insn 148 300 149 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 0 ax [238])) sim2fitman_preproc.cpp:404 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [238])
        (nil)))
(insn 149 148 150 3 (set (reg:SI 0 ax [239])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:406 89 {*movsi_internal}
     (nil))
(insn 150 149 151 3 (set (reg:DI 0 ax [orig:133 D.6904 ] [133])
        (sign_extend:DI (reg:SI 0 ax [239]))) sim2fitman_preproc.cpp:406 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [239])
        (nil)))
(insn 151 150 152 3 (parallel [
            (set (reg:DI 1 dx [orig:134 D.6904 ] [134])
                (ashift:DI (reg:DI 0 ax [orig:133 D.6904 ] [133])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:133 D.6904 ] [133])
        (nil)))
(insn 152 151 153 3 (set (reg/f:DI 0 ax [240])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:406 87 {*movdi_internal_rex64}
     (nil))
(insn 153 152 154 3 (parallel [
            (set (reg/f:DI 0 ax [orig:135 D.6905 ] [135])
                (plus:DI (reg/f:DI 0 ax [240])
                    (reg:DI 1 dx [orig:134 D.6904 ] [134])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [240])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:134 D.6904 ] [134])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:134 D.6904 ] [134]))
                (nil)))))
(insn 154 153 155 3 (set (reg:SF 21 xmm0 [orig:136 D.6906 ] [136])
        (mem:SF (reg/f:DI 0 ax [orig:135 D.6905 ] [135]) [0 *_98+0 S4 A32])) sim2fitman_preproc.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:135 D.6905 ] [135])
        (nil)))
(insn 155 154 156 3 (set (reg:DF 22 xmm1 [orig:137 D.6907 ] [137])
        (float_extend:DF (reg:SF 21 xmm0 [orig:136 D.6906 ] [136]))) sim2fitman_preproc.cpp:406 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:136 D.6906 ] [136])
        (nil)))
(insn 156 155 157 3 (set (reg:SI 0 ax [241])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:406 89 {*movsi_internal}
     (nil))
(insn 157 156 158 3 (set (reg:DI 0 ax [orig:138 D.6904 ] [138])
        (sign_extend:DI (reg:SI 0 ax [241]))) sim2fitman_preproc.cpp:406 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [241])
        (nil)))
(insn 158 157 159 3 (parallel [
            (set (reg:DI 1 dx [orig:139 D.6904 ] [139])
                (ashift:DI (reg:DI 0 ax [orig:138 D.6904 ] [138])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:138 D.6904 ] [138])
        (nil)))
(insn 159 158 160 3 (set (reg/f:DI 0 ax [242])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:406 87 {*movdi_internal_rex64}
     (nil))
(insn 160 159 161 3 (parallel [
            (set (reg/f:DI 0 ax [orig:140 D.6905 ] [140])
                (plus:DI (reg/f:DI 0 ax [242])
                    (reg:DI 1 dx [orig:139 D.6904 ] [139])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:406 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [242])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:139 D.6904 ] [139])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:139 D.6904 ] [139]))
                (nil)))))
(insn 161 160 162 3 (set (reg:SF 21 xmm0 [orig:141 D.6906 ] [141])
        (mem:SF (reg/f:DI 0 ax [orig:140 D.6905 ] [140]) [0 *_103+0 S4 A32])) sim2fitman_preproc.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:140 D.6905 ] [140])
        (nil)))
(insn 162 161 163 3 (set (reg:DF 21 xmm0 [orig:142 D.6907 ] [142])
        (float_extend:DF (reg:SF 21 xmm0 [orig:141 D.6906 ] [141]))) sim2fitman_preproc.cpp:406 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:141 D.6906 ] [141])
        (nil)))
(insn 163 162 164 3 (set (reg:DF 22 xmm1 [orig:143 D.6907 ] [143])
        (mult:DF (reg:DF 22 xmm1 [orig:137 D.6907 ] [137])
            (reg:DF 21 xmm0 [orig:142 D.6907 ] [142]))) sim2fitman_preproc.cpp:406 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:142 D.6907 ] [142])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:137 D.6907 ] [137])
            (nil))))
(insn 164 163 165 3 (set (reg:SI 0 ax [243])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:407 89 {*movsi_internal}
     (nil))
(insn 165 164 166 3 (set (reg:DI 0 ax [orig:144 D.6908 ] [144])
        (sign_extend:DI (reg:SI 0 ax [243]))) sim2fitman_preproc.cpp:407 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [243])
        (nil)))
(insn 166 165 167 3 (parallel [
            (set (reg:DI 0 ax [orig:145 D.6908 ] [145])
                (plus:DI (reg:DI 0 ax [orig:144 D.6908 ] [144])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:144 D.6908 ] [144])
        (nil)))
(insn 167 166 168 3 (parallel [
            (set (reg:DI 1 dx [orig:146 D.6908 ] [146])
                (ashift:DI (reg:DI 0 ax [orig:145 D.6908 ] [145])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:145 D.6908 ] [145])
        (nil)))
(insn 168 167 169 3 (set (reg/f:DI 0 ax [244])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 169 168 170 3 (parallel [
            (set (reg/f:DI 0 ax [orig:147 D.6905 ] [147])
                (plus:DI (reg/f:DI 0 ax [244])
                    (reg:DI 1 dx [orig:146 D.6908 ] [146])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [244])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:146 D.6908 ] [146])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:146 D.6908 ] [146]))
                (nil)))))
(insn 170 169 171 3 (set (reg:SF 21 xmm0 [orig:148 D.6906 ] [148])
        (mem:SF (reg/f:DI 0 ax [orig:147 D.6905 ] [147]) [0 *_110+0 S4 A32])) sim2fitman_preproc.cpp:407 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:147 D.6905 ] [147])
        (nil)))
(insn 171 170 172 3 (set (reg:DF 23 xmm2 [orig:149 D.6907 ] [149])
        (float_extend:DF (reg:SF 21 xmm0 [orig:148 D.6906 ] [148]))) sim2fitman_preproc.cpp:407 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:148 D.6906 ] [148])
        (nil)))
(insn 172 171 173 3 (set (reg:SI 0 ax [245])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:407 89 {*movsi_internal}
     (nil))
(insn 173 172 174 3 (set (reg:DI 0 ax [orig:150 D.6908 ] [150])
        (sign_extend:DI (reg:SI 0 ax [245]))) sim2fitman_preproc.cpp:407 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [245])
        (nil)))
(insn 174 173 175 3 (parallel [
            (set (reg:DI 0 ax [orig:151 D.6908 ] [151])
                (plus:DI (reg:DI 0 ax [orig:150 D.6908 ] [150])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:150 D.6908 ] [150])
        (nil)))
(insn 175 174 176 3 (parallel [
            (set (reg:DI 1 dx [orig:152 D.6908 ] [152])
                (ashift:DI (reg:DI 0 ax [orig:151 D.6908 ] [151])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:151 D.6908 ] [151])
        (nil)))
(insn 176 175 177 3 (set (reg/f:DI 0 ax [246])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 3 (parallel [
            (set (reg/f:DI 0 ax [orig:153 D.6905 ] [153])
                (plus:DI (reg/f:DI 0 ax [246])
                    (reg:DI 1 dx [orig:152 D.6908 ] [152])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:407 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [246])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:152 D.6908 ] [152])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:152 D.6908 ] [152]))
                (nil)))))
(insn 178 177 179 3 (set (reg:SF 21 xmm0 [orig:154 D.6906 ] [154])
        (mem:SF (reg/f:DI 0 ax [orig:153 D.6905 ] [153]) [0 *_116+0 S4 A32])) sim2fitman_preproc.cpp:407 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:153 D.6905 ] [153])
        (nil)))
(insn 179 178 180 3 (set (reg:DF 21 xmm0 [orig:155 D.6907 ] [155])
        (float_extend:DF (reg:SF 21 xmm0 [orig:154 D.6906 ] [154]))) sim2fitman_preproc.cpp:407 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:154 D.6906 ] [154])
        (nil)))
(insn 180 179 181 3 (set (reg:DF 21 xmm0 [orig:156 D.6907 ] [156])
        (mult:DF (reg:DF 21 xmm0 [orig:155 D.6907 ] [155])
            (reg:DF 23 xmm2 [orig:149 D.6907 ] [149]))) sim2fitman_preproc.cpp:407 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:155 D.6907 ] [155])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:149 D.6907 ] [149])
            (nil))))
(insn 181 180 182 3 (set (reg:DF 21 xmm0 [orig:157 D.6907 ] [157])
        (plus:DF (reg:DF 21 xmm0 [orig:156 D.6907 ] [156])
            (reg:DF 22 xmm1 [orig:143 D.6907 ] [143]))) sim2fitman_preproc.cpp:407 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:156 D.6907 ] [156])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:143 D.6907 ] [143])
            (nil))))
(insn 182 181 183 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:157 D.6907 ] [157])) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:157 D.6907 ] [157])
        (nil)))
(call_insn 183 182 184 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:407 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 184 183 301 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 301 184 185 3 (set (reg:DF 0 ax [247])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 279)
        (nil)))
(insn 185 301 186 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 0 ax [247])) sim2fitman_preproc.cpp:407 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [247])
        (nil)))
(insn 186 185 187 3 (set (reg:SI 0 ax [248])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:409 89 {*movsi_internal}
     (nil))
(insn 187 186 188 3 (set (reg:DI 0 ax [orig:158 D.6904 ] [158])
        (sign_extend:DI (reg:SI 0 ax [248]))) sim2fitman_preproc.cpp:409 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [248])
        (nil)))
(insn 188 187 189 3 (parallel [
            (set (reg:DI 1 dx [orig:159 D.6904 ] [159])
                (ashift:DI (reg:DI 0 ax [orig:158 D.6904 ] [158])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:158 D.6904 ] [158])
        (nil)))
(insn 189 188 190 3 (set (reg/f:DI 0 ax [249])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 190 189 191 3 (parallel [
            (set (reg/f:DI 0 ax [orig:160 D.6905 ] [160])
                (plus:DI (reg/f:DI 0 ax [249])
                    (reg:DI 1 dx [orig:159 D.6904 ] [159])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [249])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:159 D.6904 ] [159])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:159 D.6904 ] [159]))
                (nil)))))
(insn 191 190 192 3 (set (reg:SF 21 xmm0 [orig:161 D.6906 ] [161])
        (mem:SF (reg/f:DI 0 ax [orig:160 D.6905 ] [160]) [0 *_124+0 S4 A32])) sim2fitman_preproc.cpp:409 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:160 D.6905 ] [160])
        (nil)))
(insn 192 191 193 3 (set (reg:DF 22 xmm1 [orig:162 D.6907 ] [162])
        (float_extend:DF (reg:SF 21 xmm0 [orig:161 D.6906 ] [161]))) sim2fitman_preproc.cpp:409 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:161 D.6906 ] [161])
        (nil)))
(insn 193 192 194 3 (set (reg:SI 0 ax [250])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:409 89 {*movsi_internal}
     (nil))
(insn 194 193 195 3 (set (reg:DI 0 ax [orig:163 D.6908 ] [163])
        (sign_extend:DI (reg:SI 0 ax [250]))) sim2fitman_preproc.cpp:409 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [250])
        (nil)))
(insn 195 194 196 3 (parallel [
            (set (reg:DI 0 ax [orig:164 D.6908 ] [164])
                (plus:DI (reg:DI 0 ax [orig:163 D.6908 ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:163 D.6908 ] [163])
        (nil)))
(insn 196 195 197 3 (parallel [
            (set (reg:DI 1 dx [orig:165 D.6908 ] [165])
                (ashift:DI (reg:DI 0 ax [orig:164 D.6908 ] [164])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:164 D.6908 ] [164])
        (nil)))
(insn 197 196 198 3 (set (reg/f:DI 0 ax [251])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 198 197 199 3 (parallel [
            (set (reg/f:DI 0 ax [orig:166 D.6905 ] [166])
                (plus:DI (reg/f:DI 0 ax [251])
                    (reg:DI 1 dx [orig:165 D.6908 ] [165])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:409 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [251])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:165 D.6908 ] [165])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:165 D.6908 ] [165]))
                (nil)))))
(insn 199 198 200 3 (set (reg:SF 21 xmm0 [orig:167 D.6906 ] [167])
        (mem:SF (reg/f:DI 0 ax [orig:166 D.6905 ] [166]) [0 *_130+0 S4 A32])) sim2fitman_preproc.cpp:409 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:166 D.6905 ] [166])
        (nil)))
(insn 200 199 201 3 (set (reg:DF 21 xmm0 [orig:168 D.6907 ] [168])
        (float_extend:DF (reg:SF 21 xmm0 [orig:167 D.6906 ] [167]))) sim2fitman_preproc.cpp:409 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:167 D.6906 ] [167])
        (nil)))
(insn 201 200 202 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:162 D.6907 ] [162])) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:162 D.6907 ] [162])
        (nil)))
(insn 202 201 203 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:168 D.6907 ] [168])) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:168 D.6907 ] [168])
        (nil)))
(call_insn 203 202 204 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:409 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 204 203 302 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 302 204 205 3 (set (reg:DF 0 ax [252])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S8 A64])) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 280)
        (nil)))
(insn 205 302 206 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 0 ax [252])) sim2fitman_preproc.cpp:409 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [252])
        (nil)))
(insn 206 205 207 3 (set (reg:DF 21 xmm0 [254])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64])) sim2fitman_preproc.cpp:413 133 {*movdf_internal_rex64}
     (nil))
(insn 207 206 208 3 (set (reg:DF 21 xmm0 [253])
        (div:DF (reg:DF 21 xmm0 [254])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:413 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [254])
        (nil)))
(insn 208 207 209 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 21 xmm0 [253])) sim2fitman_preproc.cpp:413 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [253])
        (nil)))
(insn 209 208 210 3 (set (reg:DF 21 xmm0 [256])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:414 133 {*movdf_internal_rex64}
     (nil))
(insn 210 209 211 3 (set (reg:DF 21 xmm0 [255])
        (minus:DF (reg:DF 21 xmm0 [256])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:414 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [256])
        (nil)))
(insn 211 210 212 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 21 xmm0 [255])) sim2fitman_preproc.cpp:414 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [255])
        (nil)))
(insn 212 211 213 3 (set (reg:SI 0 ax [257])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:416 89 {*movsi_internal}
     (nil))
(insn 213 212 214 3 (set (reg:DI 0 ax [orig:169 D.6904 ] [169])
        (sign_extend:DI (reg:SI 0 ax [257]))) sim2fitman_preproc.cpp:416 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [257])
        (nil)))
(insn 214 213 215 3 (parallel [
            (set (reg:DI 1 dx [orig:170 D.6904 ] [170])
                (ashift:DI (reg:DI 0 ax [orig:169 D.6904 ] [169])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:416 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:169 D.6904 ] [169])
        (nil)))
(insn 215 214 216 3 (set (reg/f:DI 0 ax [258])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:416 87 {*movdi_internal_rex64}
     (nil))
(insn 216 215 217 3 (parallel [
            (set (reg/f:DI 3 bx [orig:171 D.6905 ] [171])
                (plus:DI (reg:DI 1 dx [orig:170 D.6904 ] [170])
                    (reg/f:DI 0 ax [258])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:416 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [258])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:170 D.6904 ] [170])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:170 D.6904 ] [170]))
                (nil)))))
(insn 217 216 303 3 (set (reg:SF 24 xmm3 [orig:172 D.6906 ] [172])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:416 164 {*truncdfsf_fast_sse}
     (nil))
(insn 303 217 314 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64])
        (reg:SF 24 xmm3 [orig:172 D.6906 ] [172])) sim2fitman_preproc.cpp:416 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 24 xmm3 [orig:172 D.6906 ] [172])
        (nil)))
(note 314 303 218 3 NOTE_INSN_DELETED)
(insn 218 314 219 3 (set (reg:DF 0 ax [259])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (nil))
(insn 219 218 304 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])
        (reg:DF 0 ax [259])) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [259])
        (nil)))
(insn 304 219 220 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 282)
        (nil)))
(call_insn/u 220 304 221 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:416 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 221 220 222 3 (set (reg:DF 21 xmm0 [orig:173 D.6907 ] [173])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:416 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 222 221 223 3 (set (reg:SF 21 xmm0 [orig:174 D.6906 ] [174])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:173 D.6907 ] [173]))) sim2fitman_preproc.cpp:416 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:173 D.6907 ] [173])
        (nil)))
(insn 223 222 224 3 (set (reg:SF 21 xmm0 [orig:175 D.6906 ] [175])
        (mult:SF (reg:SF 21 xmm0 [orig:174 D.6906 ] [174])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64]))) sim2fitman_preproc.cpp:416 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:174 D.6906 ] [174])
        (expr_list:REG_DEAD (reg:SF 172 [ D.6906 ])
            (nil))))
(insn 224 223 225 3 (set (mem:SF (reg/f:DI 3 bx [orig:171 D.6905 ] [171]) [0 *_138+0 S4 A32])
        (reg:SF 21 xmm0 [orig:175 D.6906 ] [175])) sim2fitman_preproc.cpp:416 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:175 D.6906 ] [175])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:171 D.6905 ] [171])
            (nil))))
(insn 225 224 226 3 (set (reg:SI 0 ax [260])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:417 89 {*movsi_internal}
     (nil))
(insn 226 225 227 3 (set (reg:DI 0 ax [orig:176 D.6908 ] [176])
        (sign_extend:DI (reg:SI 0 ax [260]))) sim2fitman_preproc.cpp:417 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [260])
        (nil)))
(insn 227 226 228 3 (parallel [
            (set (reg:DI 0 ax [orig:177 D.6908 ] [177])
                (plus:DI (reg:DI 0 ax [orig:176 D.6908 ] [176])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:417 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:176 D.6908 ] [176])
        (nil)))
(insn 228 227 229 3 (parallel [
            (set (reg:DI 1 dx [orig:178 D.6908 ] [178])
                (ashift:DI (reg:DI 0 ax [orig:177 D.6908 ] [177])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:417 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:177 D.6908 ] [177])
        (nil)))
(insn 229 228 230 3 (set (reg/f:DI 0 ax [261])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:417 87 {*movdi_internal_rex64}
     (nil))
(insn 230 229 231 3 (parallel [
            (set (reg/f:DI 3 bx [orig:179 D.6905 ] [179])
                (plus:DI (reg:DI 1 dx [orig:178 D.6908 ] [178])
                    (reg/f:DI 0 ax [261])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:417 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [261])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:178 D.6908 ] [178])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -104 [0xffffffffffffff98])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:178 D.6908 ] [178]))
                (nil)))))
(insn 231 230 305 3 (set (reg:SF 25 xmm4 [orig:180 D.6906 ] [180])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:417 164 {*truncdfsf_fast_sse}
     (nil))
(insn 305 231 313 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64])
        (reg:SF 25 xmm4 [orig:180 D.6906 ] [180])) sim2fitman_preproc.cpp:417 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:180 D.6906 ] [180])
        (nil)))
(note 313 305 232 3 NOTE_INSN_DELETED)
(insn 232 313 233 3 (set (reg:DF 0 ax [262])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (nil))
(insn 233 232 306 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])
        (reg:DF 0 ax [262])) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [262])
        (nil)))
(insn 306 233 234 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 284)
        (nil)))
(call_insn/u 234 306 235 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:417 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 235 234 236 3 (set (reg:DF 21 xmm0 [orig:181 D.6907 ] [181])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:417 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 236 235 237 3 (set (reg:SF 21 xmm0 [orig:182 D.6906 ] [182])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:181 D.6907 ] [181]))) sim2fitman_preproc.cpp:417 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:181 D.6907 ] [181])
        (nil)))
(insn 237 236 238 3 (set (reg:SF 21 xmm0 [orig:183 D.6906 ] [183])
        (mult:SF (reg:SF 21 xmm0 [orig:182 D.6906 ] [182])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64]))) sim2fitman_preproc.cpp:417 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:182 D.6906 ] [182])
        (expr_list:REG_DEAD (reg:SF 180 [ D.6906 ])
            (nil))))
(insn 238 237 239 3 (set (mem:SF (reg/f:DI 3 bx [orig:179 D.6905 ] [179]) [0 *_146+0 S4 A32])
        (reg:SF 21 xmm0 [orig:183 D.6906 ] [183])) sim2fitman_preproc.cpp:417 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:183 D.6906 ] [183])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:179 D.6905 ] [179])
            (nil))))
(insn 239 238 240 3 (set (reg:DF 21 xmm0 [264])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64])) sim2fitman_preproc.cpp:421 133 {*movdf_internal_rex64}
     (nil))
(insn 240 239 241 3 (set (reg:DF 21 xmm0 [263])
        (div:DF (reg:DF 21 xmm0 [264])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:421 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [264])
        (nil)))
(insn 241 240 242 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 21 xmm0 [263])) sim2fitman_preproc.cpp:421 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [263])
        (nil)))
(insn 242 241 243 3 (set (reg:DF 21 xmm0 [266])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:422 133 {*movdf_internal_rex64}
     (nil))
(insn 243 242 244 3 (set (reg:DF 21 xmm0 [265])
        (minus:DF (reg:DF 21 xmm0 [266])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:422 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [266])
        (nil)))
(insn 244 243 245 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 21 xmm0 [265])) sim2fitman_preproc.cpp:422 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [265])
        (nil)))
(insn 245 244 246 3 (set (reg:SI 0 ax [267])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:424 89 {*movsi_internal}
     (nil))
(insn 246 245 247 3 (set (reg:DI 0 ax [orig:184 D.6904 ] [184])
        (sign_extend:DI (reg:SI 0 ax [267]))) sim2fitman_preproc.cpp:424 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [267])
        (nil)))
(insn 247 246 248 3 (parallel [
            (set (reg:DI 1 dx [orig:185 D.6904 ] [185])
                (ashift:DI (reg:DI 0 ax [orig:184 D.6904 ] [184])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:424 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:184 D.6904 ] [184])
        (nil)))
(insn 248 247 249 3 (set (reg/f:DI 0 ax [268])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:424 87 {*movdi_internal_rex64}
     (nil))
(insn 249 248 250 3 (parallel [
            (set (reg/f:DI 3 bx [orig:186 D.6905 ] [186])
                (plus:DI (reg:DI 1 dx [orig:185 D.6904 ] [185])
                    (reg/f:DI 0 ax [268])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:424 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [268])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:185 D.6904 ] [185])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:185 D.6904 ] [185]))
                (nil)))))
(insn 250 249 307 3 (set (reg:SF 26 xmm5 [orig:187 D.6906 ] [187])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:424 164 {*truncdfsf_fast_sse}
     (nil))
(insn 307 250 312 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64])
        (reg:SF 26 xmm5 [orig:187 D.6906 ] [187])) sim2fitman_preproc.cpp:424 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 26 xmm5 [orig:187 D.6906 ] [187])
        (nil)))
(note 312 307 251 3 NOTE_INSN_DELETED)
(insn 251 312 252 3 (set (reg:DF 0 ax [269])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (nil))
(insn 252 251 308 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])
        (reg:DF 0 ax [269])) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [269])
        (nil)))
(insn 308 252 253 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 286)
        (nil)))
(call_insn/u 253 308 254 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:424 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 254 253 255 3 (set (reg:DF 21 xmm0 [orig:188 D.6907 ] [188])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:424 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 255 254 256 3 (set (reg:SF 21 xmm0 [orig:189 D.6906 ] [189])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:188 D.6907 ] [188]))) sim2fitman_preproc.cpp:424 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:188 D.6907 ] [188])
        (nil)))
(insn 256 255 257 3 (set (reg:SF 21 xmm0 [orig:190 D.6906 ] [190])
        (mult:SF (reg:SF 21 xmm0 [orig:189 D.6906 ] [189])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64]))) sim2fitman_preproc.cpp:424 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:189 D.6906 ] [189])
        (expr_list:REG_DEAD (reg:SF 187 [ D.6906 ])
            (nil))))
(insn 257 256 258 3 (set (mem:SF (reg/f:DI 3 bx [orig:186 D.6905 ] [186]) [0 *_155+0 S4 A32])
        (reg:SF 21 xmm0 [orig:190 D.6906 ] [190])) sim2fitman_preproc.cpp:424 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:190 D.6906 ] [190])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:186 D.6905 ] [186])
            (nil))))
(insn 258 257 259 3 (set (reg:SI 0 ax [270])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:425 89 {*movsi_internal}
     (nil))
(insn 259 258 260 3 (set (reg:DI 0 ax [orig:191 D.6908 ] [191])
        (sign_extend:DI (reg:SI 0 ax [270]))) sim2fitman_preproc.cpp:425 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [270])
        (nil)))
(insn 260 259 261 3 (parallel [
            (set (reg:DI 0 ax [orig:192 D.6908 ] [192])
                (plus:DI (reg:DI 0 ax [orig:191 D.6908 ] [191])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:425 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:191 D.6908 ] [191])
        (nil)))
(insn 261 260 262 3 (parallel [
            (set (reg:DI 1 dx [orig:193 D.6908 ] [193])
                (ashift:DI (reg:DI 0 ax [orig:192 D.6908 ] [192])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:425 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:192 D.6908 ] [192])
        (nil)))
(insn 262 261 263 3 (set (reg/f:DI 0 ax [271])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:425 87 {*movdi_internal_rex64}
     (nil))
(insn 263 262 264 3 (parallel [
            (set (reg/f:DI 3 bx [orig:194 D.6905 ] [194])
                (plus:DI (reg:DI 1 dx [orig:193 D.6908 ] [193])
                    (reg/f:DI 0 ax [271])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:425 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [271])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:193 D.6908 ] [193])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -112 [0xffffffffffffff90])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:193 D.6908 ] [193]))
                (nil)))))
(insn 264 263 309 3 (set (reg:SF 27 xmm6 [orig:195 D.6906 ] [195])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:425 164 {*truncdfsf_fast_sse}
     (nil))
(insn 309 264 311 3 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64])
        (reg:SF 27 xmm6 [orig:195 D.6906 ] [195])) sim2fitman_preproc.cpp:425 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 27 xmm6 [orig:195 D.6906 ] [195])
        (nil)))
(note 311 309 265 3 NOTE_INSN_DELETED)
(insn 265 311 266 3 (set (reg:DF 0 ax [272])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (nil))
(insn 266 265 310 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])
        (reg:DF 0 ax [272])) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [272])
        (nil)))
(insn 310 266 267 3 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 %sfp+-168 S8 A64])) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 288)
        (nil)))
(call_insn/u 267 310 268 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:425 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 268 267 269 3 (set (reg:DF 21 xmm0 [orig:196 D.6907 ] [196])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:425 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 269 268 270 3 (set (reg:SF 21 xmm0 [orig:197 D.6906 ] [197])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:196 D.6907 ] [196]))) sim2fitman_preproc.cpp:425 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:196 D.6907 ] [196])
        (nil)))
(insn 270 269 271 3 (set (reg:SF 21 xmm0 [orig:198 D.6906 ] [198])
        (mult:SF (reg:SF 21 xmm0 [orig:197 D.6906 ] [197])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [0 %sfp+-160 S4 A64]))) sim2fitman_preproc.cpp:425 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:197 D.6906 ] [197])
        (expr_list:REG_DEAD (reg:SF 195 [ D.6906 ])
            (nil))))
(insn 271 270 272 3 (set (mem:SF (reg/f:DI 3 bx [orig:194 D.6905 ] [194]) [0 *_163+0 S4 A32])
        (reg:SF 21 xmm0 [orig:198 D.6906 ] [198])) sim2fitman_preproc.cpp:425 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:198 D.6906 ] [198])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:194 D.6905 ] [194])
            (nil))))
(insn 272 271 273 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:394 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 273
(code_label 273 272 274 4 77 "" [1 uses])
(note 274 273 275 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 275 274 276 4 (set (reg/f:DI 0 ax [273])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:394 87 {*movdi_internal_rex64}
     (nil))
(insn 276 275 277 4 (set (reg:SI 0 ax [orig:59 D.6903 ] [59])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [273])
                (const_int 328 [0x148])) [0 procpar_info_14(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:394 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [273])
        (nil)))
(insn 277 276 279 4 (parallel [
            (set (reg:SI 0 ax [orig:60 D.6903 ] [60])
                (ashift:SI (reg:SI 0 ax [orig:59 D.6903 ] [59])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:394 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6903 ] [59])
        (nil)))
(insn 279 277 280 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:60 D.6903 ] [60])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -100 [0xffffffffffffff9c])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:394 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.6903 ] [60])
        (nil)))
(jump_insn 280 279 281 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 278)
            (pc))) sim2fitman_preproc.cpp:394 612 {*jcc_1}
     (nil)
 -> 278)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 199 200
(note 281 280 282 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 282 281 285 5 (set (reg:SI 0 ax [orig:199 D.6903 ] [199])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:428 89 {*movsi_internal}
     (nil))
(insn 285 282 289 5 (set (reg:SI 0 ax [orig:200 <retval> ] [200])
        (reg:SI 0 ax [orig:199 D.6903 ] [199])) sim2fitman_preproc.cpp:428 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:199 D.6903 ] [199])
        (nil)))
(insn 289 285 292 5 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:200 <retval> ] [200])) sim2fitman_preproc.cpp:430 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:200 <retval> ] [200])
        (nil)))
(insn 292 289 0 5 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:430 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int filter(float*, float*, Procpar_info*, Preprocess*) (_Z6filterPfS_P12Procpar_infoP10Preprocess, funcdef_no=9, decl_uid=5356, cgraph_uid=9)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=96, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=64, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 10:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 11:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 12:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 13:  (0) ?m  (1) rF {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 14:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 15:  (0) x  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =x  (1) r {*floatsisf2_sse_interunit}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 19:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
      Creating newreg=461 from oldreg=320, assigning class SSE_REGS to r461
   19: r461:SF=r461:SF/r61:SF
      REG_DEAD r61:SF
      REG_DEAD r59:SF
    Inserting insn reload before:
  562: r461:SF=r59:SF
    Inserting insn reload after:
  563: r320:SF=r461:SF

          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 20:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 21:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 22:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 23:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 25:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 40:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 42
	 Choosing alt 0 in insn 42:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 43:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 44:  (0) ?m  (1) rF {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 48:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 49:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 50
	 Choosing alt 0 in insn 50:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 51:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 52:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 53:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 61:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 65:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 66:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=462 from oldreg=335, assigning class GENERAL_REGS to r462
   66: {r462:SI=r462:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  564: r462:SI=r81:SI
    Inserting insn reload after:
  565: r335:SI=r462:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 67
	 Choosing alt 0 in insn 67:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =x  (1) r {*floatsisf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 71:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 72:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 73:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =x  (1) 0  (2) xm {*absnegsf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 76:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 77:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 80:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 81:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 84:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 85:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 89:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 90:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 95:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 97:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 99:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 100:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 101
	 Choosing alt 0 in insn 101:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 102:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 103:  (0) ?m  (1) rF {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 104:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 107:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 108:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 109
	 Choosing alt 0 in insn 109:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 110:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 111:  (0) ?m  (1) rF {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 112:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 113:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 114:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) =x  (1) 0  (2) xm {*fop_sf_1_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 122:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 123:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 124:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 126:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 127:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=463 from oldreg=353, assigning class GENERAL_REGS to r463
  127: {r463:SI=r463:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  566: r463:SI=r111:SI
    Inserting insn reload after:
  567: r353:SI=r463:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 128
	 Choosing alt 0 in insn 128:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 129:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) =x  (1) r {*floatsisf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 132:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 133:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 134:  (0) x  (1) xm {*movv4sf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 135:  (0) =x  (1) 0  (2) xm {*absnegsf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 137:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 138:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 141:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 144:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 145:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 146:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 149:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 156:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 160:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 165:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 167:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 172:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 173:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 174:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 175:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 176:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 177:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 178:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 179
	 Choosing alt 0 in insn 179:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 180:  (0) x  (1) m {*movsf_internal}
      Creating newreg=464 from oldreg=132, assigning class SSE_REGS to r464
  180: r464:SF=[r131:DI]
      REG_DEAD r131:DI
    Inserting insn reload after:
  568: r132:SF=r464:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 568:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 182:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=465 from oldreg=368, assigning class GENERAL_REGS to r465
  182: {r465:SI=r465:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  569: r465:SI=r367:SI
    Inserting insn reload after:
  570: r368:SI=r465:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 183
	 Choosing alt 0 in insn 183:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 184:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 188:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 189:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 190
	 Choosing alt 0 in insn 190:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 191:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 192:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 193:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 194
	 Choosing alt 0 in insn 194:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 195:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 196:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 198
	 Choosing alt 0 in insn 198:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 200:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 203
	 Choosing alt 0 in insn 203:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 204:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 205:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 206:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 207:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 208:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 209:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 210:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 211:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 212:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 213:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 214:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 215:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 216
	 Choosing alt 0 in insn 216:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 217:  (0) x  (1) m {*movsf_internal}
      Creating newreg=466 from oldreg=155, assigning class SSE_REGS to r466
  217: r466:SF=[r154:DI]
      REG_DEAD r154:DI
    Inserting insn reload after:
  571: r155:SF=r466:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 571:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 218:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 219:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=467 from oldreg=379, assigning class GENERAL_REGS to r467
  219: {r467:SI=r467:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  572: r467:SI=r378:SI
    Inserting insn reload after:
  573: r379:SI=r467:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 220
	 Choosing alt 0 in insn 220:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 221:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 224:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 225:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 226:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 227
	 Choosing alt 0 in insn 227:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 228:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 229:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 230:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 231
	 Choosing alt 0 in insn 231:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 232:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 233:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 235
	 Choosing alt 0 in insn 235:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 239:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 240
	 Choosing alt 0 in insn 240:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 241:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 246:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 248:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 251:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 253:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 254:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 255:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 258:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 259:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 260
	 Choosing alt 0 in insn 260:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 261:  (0) x  (1) m {*movsf_internal}
      Creating newreg=468 from oldreg=177, assigning class SSE_REGS to r468
  261: r468:SF=[r176:DI]
      REG_DEAD r176:DI
    Inserting insn reload after:
  574: r177:SF=r468:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 574:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 263:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=469 from oldreg=391, assigning class GENERAL_REGS to r469
  263: {r469:SI=r469:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  575: r469:SI=r390:SI
    Inserting insn reload after:
  576: r391:SI=r469:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 264
	 Choosing alt 0 in insn 264:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 265:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 268:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 269:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 270:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 271
	 Choosing alt 0 in insn 271:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 272:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 273:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 274:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 275
	 Choosing alt 0 in insn 275:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 276:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 277:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 278:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 279
	 Choosing alt 0 in insn 279:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 281:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 283:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 284
	 Choosing alt 0 in insn 284:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 285:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 287:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 288:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 289:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 290:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 291:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 292:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 293:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 294:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 295:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 296:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 297
	 Choosing alt 0 in insn 297:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 298:  (0) x  (1) m {*movsf_internal}
      Creating newreg=470 from oldreg=200, assigning class SSE_REGS to r470
  298: r470:SF=[r199:DI]
      REG_DEAD r199:DI
    Inserting insn reload after:
  577: r200:SF=r470:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 577:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 299:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 300:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=471 from oldreg=402, assigning class GENERAL_REGS to r471
  300: {r471:SI=r471:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  578: r471:SI=r401:SI
    Inserting insn reload after:
  579: r402:SI=r471:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 301
	 Choosing alt 0 in insn 301:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 302:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 304:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 305:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 306:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 307:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 308
	 Choosing alt 0 in insn 308:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 309:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 310:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 311:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 312
	 Choosing alt 0 in insn 312:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 313:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 314:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 315:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 316
	 Choosing alt 0 in insn 316:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 318:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 320:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 321
	 Choosing alt 0 in insn 321:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 322:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 325:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 328:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 329:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 330:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 332:  (0) r  (1) rm {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 336:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 337:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 338:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 339:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 340:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 342:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 343:  (0) x  (1) xm {*cmpiusf_sse}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 349:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 353:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 354:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 355:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 358:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 359:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 360:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 363:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 364:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 365:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 366:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 367:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 368:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 369:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 370:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 371:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 372
	 Choosing alt 0 in insn 372:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 373:  (0) x  (1) m {*movsf_internal}
      Creating newreg=472 from oldreg=227, assigning class SSE_REGS to r472
  373: r472:SF=[r226:DI]
      REG_DEAD r226:DI
    Inserting insn reload after:
  580: r227:SF=r472:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 580:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 374:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 375:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=473 from oldreg=419, assigning class GENERAL_REGS to r473
  375: {r473:SI=r473:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  581: r473:SI=r418:SI
    Inserting insn reload after:
  582: r419:SI=r473:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 376
	 Choosing alt 0 in insn 376:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 377:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 379:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 380:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 381:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 382:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 383
	 Choosing alt 0 in insn 383:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 384:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 385:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 386:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 387
	 Choosing alt 0 in insn 387:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 388:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 389:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 390:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 391:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 392
	 Choosing alt 0 in insn 392:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 394:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 396:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 397
	 Choosing alt 0 in insn 397:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 398:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 399:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 400:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 401:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 402:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 403:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 404:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 405:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 406:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 407:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 408:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 409:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 410
	 Choosing alt 0 in insn 410:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 411:  (0) x  (1) m {*movsf_internal}
      Creating newreg=474 from oldreg=251, assigning class SSE_REGS to r474
  411: r474:SF=[r250:DI]
      REG_DEAD r250:DI
    Inserting insn reload after:
  583: r251:SF=r474:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 583:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 412:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 413:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=475 from oldreg=430, assigning class GENERAL_REGS to r475
  413: {r475:SI=r475:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  584: r475:SI=r429:SI
    Inserting insn reload after:
  585: r430:SI=r475:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 414
	 Choosing alt 0 in insn 414:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 415:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 417:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 418:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 419:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 420:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 421
	 Choosing alt 0 in insn 421:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 422:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 423:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 424:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 425
	 Choosing alt 0 in insn 425:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 426:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 427:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 428:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 429:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 430
	 Choosing alt 0 in insn 430:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 432:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 434:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 435
	 Choosing alt 0 in insn 435:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 436:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 441:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 442:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 443:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 446:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 447:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 448:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 449:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 450:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 451:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 452:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 453:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 454:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 455
	 Choosing alt 0 in insn 455:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 456:  (0) x  (1) m {*movsf_internal}
      Creating newreg=476 from oldreg=274, assigning class SSE_REGS to r476
  456: r476:SF=[r273:DI]
      REG_DEAD r273:DI
    Inserting insn reload after:
  586: r274:SF=r476:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 586:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 457:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 458:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=477 from oldreg=442, assigning class GENERAL_REGS to r477
  458: {r477:SI=r477:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  587: r477:SI=r441:SI
    Inserting insn reload after:
  588: r442:SI=r477:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 459
	 Choosing alt 0 in insn 459:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 460:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 462:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 463:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 464:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 465:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 466
	 Choosing alt 0 in insn 466:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 467:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 468:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 469:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 470
	 Choosing alt 0 in insn 470:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 471:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 472:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 473:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 474:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 475
	 Choosing alt 0 in insn 475:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 477:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 479:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 480
	 Choosing alt 0 in insn 480:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 481:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 482:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 483:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 484:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 485:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 486:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 487:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 488:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 489:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 490:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 491:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 492:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 493
	 Choosing alt 0 in insn 493:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=608,losers=1,rld_nregs=1
          alt=1,overall=611,losers=1 -- reject
          alt=3,overall=613,losers=1 -- reject
          alt=4,overall=616,losers=1 -- reject
          alt=6,overall=16,losers=2,rld_nregs=2
          alt=7,overall=7,losers=1,rld_nregs=1
          alt=8,overall=10,losers=1 -- reject
          alt=9,overall=1208,losers=1 -- reject
          alt=10,overall=1211,losers=1 -- reject
          alt=11,overall=1208,losers=1 -- reject
          alt=13,overall=613,losers=1 -- reject
          alt=15,overall=1207,losers=1 -- reject
	 Choosing alt 7 in insn 494:  (0) x  (1) m {*movsf_internal}
      Creating newreg=478 from oldreg=298, assigning class SSE_REGS to r478
  494: r478:SF=[r297:DI]
      REG_DEAD r297:DI
    Inserting insn reload after:
  589: r298:SF=r478:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 589:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 495:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 496:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=479 from oldreg=453, assigning class GENERAL_REGS to r479
  496: {r479:SI=r479:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  590: r479:SI=r452:SI
    Inserting insn reload after:
  591: r453:SI=r479:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 497
	 Choosing alt 0 in insn 497:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 498:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 500:  (0) =x  (1) r {*floatsidf2_sse_interunit}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 501:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 502:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 503:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 504
	 Choosing alt 0 in insn 504:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 505:  (0) x  (1) xm {*movv2df_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 506:  (0) =x  (1) 0  (2) xm {*absnegdf2_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 507:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 508
	 Choosing alt 0 in insn 508:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 509:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 510:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 511:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 512:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 513
	 Choosing alt 0 in insn 513:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 515:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 517:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 518
	 Choosing alt 0 in insn 518:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 519:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 522:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 525:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 526:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 527:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 529:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 533:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=480 from oldreg=155, assigning class SSE_REGS to inheritance r480
    Original reg change 155->480 (bb13):
  571: r480:SF=r466:SF
    Add original<-inheritance after:
  592: r155:SF=r480:SF

    Inheritance reuse change 155->480 (bb13):
  240: r169:SF=r168:SF*r480:SF
      REG_DEAD r168:SF
      REG_DEAD r480:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=481 from oldreg=132, assigning class SSE_REGS to inheritance r481
    Original reg change 132->481 (bb13):
  568: r481:SF=r464:SF
    Add original<-inheritance after:
  593: r132:SF=r481:SF

    Inheritance reuse change 132->481 (bb13):
  203: r146:SF=r145:SF*r481:SF
      REG_DEAD r145:SF
      REG_DEAD r481:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   592: r155:SF=r480:SF
deleting insn with uid = 592.
	    Removing dead insn:
   593: r132:SF=r481:SF
deleting insn with uid = 593.
EBB 14
EBB 15
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=482 from oldreg=200, assigning class SSE_REGS to inheritance r482
    Original reg change 200->482 (bb15):
  577: r482:SF=r470:SF
    Add original<-inheritance after:
  594: r200:SF=r482:SF

    Inheritance reuse change 200->482 (bb15):
  321: r214:SF=r213:SF*r482:SF
      REG_DEAD r213:SF
      REG_DEAD r482:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=483 from oldreg=177, assigning class SSE_REGS to inheritance r483
    Original reg change 177->483 (bb15):
  574: r483:SF=r468:SF
    Add original<-inheritance after:
  595: r177:SF=r483:SF

    Inheritance reuse change 177->483 (bb15):
  284: r191:SF=r190:SF*r483:SF
      REG_DEAD r190:SF
      REG_DEAD r483:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   594: r200:SF=r482:SF
deleting insn with uid = 594.
	    Removing dead insn:
   595: r177:SF=r483:SF
deleting insn with uid = 595.
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=484 from oldreg=251, assigning class SSE_REGS to inheritance r484
    Original reg change 251->484 (bb23):
  583: r484:SF=r474:SF
    Add original<-inheritance after:
  596: r251:SF=r484:SF

    Inheritance reuse change 251->484 (bb23):
  435: r266:SF=r265:SF*r484:SF
      REG_DEAD r265:SF
      REG_DEAD r484:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=485 from oldreg=227, assigning class SSE_REGS to inheritance r485
    Original reg change 227->485 (bb23):
  580: r485:SF=r472:SF
    Add original<-inheritance after:
  597: r227:SF=r485:SF

    Inheritance reuse change 227->485 (bb23):
  397: r242:SF=r241:SF*r485:SF
      REG_DEAD r241:SF
      REG_DEAD r485:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   596: r251:SF=r484:SF
deleting insn with uid = 596.
	    Removing dead insn:
   597: r227:SF=r485:SF
deleting insn with uid = 597.
EBB 24
EBB 25
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=486 from oldreg=298, assigning class SSE_REGS to inheritance r486
    Original reg change 298->486 (bb25):
  589: r486:SF=r478:SF
    Add original<-inheritance after:
  598: r298:SF=r486:SF

    Inheritance reuse change 298->486 (bb25):
  518: r313:SF=r312:SF*r486:SF
      REG_DEAD r312:SF
      REG_DEAD r486:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=487 from oldreg=274, assigning class SSE_REGS to inheritance r487
    Original reg change 274->487 (bb25):
  586: r487:SF=r476:SF
    Add original<-inheritance after:
  599: r274:SF=r487:SF

    Inheritance reuse change 274->487 (bb25):
  480: r289:SF=r288:SF*r487:SF
      REG_DEAD r288:SF
      REG_DEAD r487:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   598: r298:SF=r486:SF
deleting insn with uid = 598.
	    Removing dead insn:
   599: r274:SF=r487:SF
deleting insn with uid = 599.
EBB 26
EBB 27
EBB 28

********** Pseudo live ranges #1: **********

  BB 28
   Insn 543: point = 0
   Insn 540: point = 0
   Insn 536: point = 1
   Insn 533: point = 3
  BB 27
   Insn 530: point = 4
   Insn 529: point = 4
   Insn 527: point = 5
   Insn 526: point = 7
   Insn 525: point = 9
  BB 20
   Insn 558: point = 10
   Insn 349: point = 10
  BB 19
   Insn 344: point = 10
   Insn 343: point = 10
   Insn 342: point = 11
  BB 18
   Insn 341: point = 13
   Insn 340: point = 13
   Insn 339: point = 14
   Insn 338: point = 15
   Insn 337: point = 17
   Insn 336: point = 19
  BB 17
   Insn 333: point = 20
   Insn 332: point = 20
   Insn 330: point = 21
   Insn 329: point = 23
   Insn 328: point = 25
  BB 10
   Insn 554: point = 26
   Insn 156: point = 26
  BB 9
   Insn 151: point = 26
   Insn 150: point = 26
   Insn 149: point = 27
  BB 8
   Insn 148: point = 29
   Insn 147: point = 29
   Insn 146: point = 30
   Insn 145: point = 31
   Insn 144: point = 33
  BB 7
   Insn 141: point = 34
   Insn 140: point = 35
   Insn 139: point = 37
   Insn 138: point = 39
   Insn 137: point = 41
   Insn 136: point = 42
   Insn 135: point = 44
   Insn 134: point = 46
   Insn 133: point = 47
   Insn 132: point = 49
   Insn 131: point = 51
   Insn 130: point = 53
   Insn 129: point = 55
   Insn 128: point = 57
   Insn 567: point = 59
	Hard reg 1 is preferable by r463 with profit 1
   Insn 127: point = 61
   Insn 566: point = 61
   Insn 126: point = 62
   Insn 125: point = 64
   Insn 124: point = 66
   Insn 123: point = 67
   Insn 122: point = 69
   Insn 121: point = 70
   Insn 120: point = 72
   Insn 119: point = 74
   Insn 118: point = 75
   Insn 117: point = 75
   Insn 116: point = 76
   Insn 115: point = 78
   Insn 114: point = 80
   Insn 113: point = 81
   Insn 112: point = 83
   Insn 111: point = 84
   Insn 110: point = 85
   Insn 109: point = 87
   Insn 108: point = 89
   Insn 107: point = 90
   Insn 106: point = 92
   Insn 105: point = 94
   Insn 104: point = 96
   Insn 103: point = 97
   Insn 102: point = 98
   Insn 101: point = 100
   Insn 100: point = 102
   Insn 99: point = 103
   Insn 98: point = 105
   Insn 97: point = 107
   Insn 96: point = 109
   Insn 95: point = 111
  BB 6
   Insn 93: point = 112
   Insn 92: point = 112
   Insn 91: point = 113
   Insn 90: point = 115
   Insn 89: point = 117
  BB 5
   Insn 87: point = 118
   Insn 86: point = 118
   Insn 85: point = 119
   Insn 84: point = 121
  BB 4
   Insn 81: point = 122
   Insn 80: point = 123
   Insn 79: point = 124
   Insn 78: point = 126
   Insn 77: point = 128
   Insn 76: point = 130
   Insn 75: point = 131
   Insn 74: point = 133
   Insn 73: point = 135
   Insn 72: point = 136
   Insn 71: point = 138
   Insn 70: point = 140
   Insn 69: point = 142
   Insn 68: point = 144
   Insn 67: point = 146
   Insn 565: point = 148
	Hard reg 1 is preferable by r462 with profit 1
   Insn 66: point = 150
   Insn 564: point = 150
   Insn 65: point = 151
   Insn 64: point = 153
   Insn 63: point = 155
   Insn 62: point = 156
   Insn 61: point = 158
   Insn 60: point = 159
   Insn 59: point = 161
   Insn 58: point = 163
   Insn 57: point = 164
   Insn 56: point = 164
   Insn 55: point = 165
   Insn 54: point = 167
   Insn 53: point = 169
   Insn 52: point = 170
   Insn 51: point = 171
   Insn 50: point = 173
   Insn 49: point = 175
   Insn 48: point = 176
   Insn 47: point = 178
   Insn 46: point = 180
   Insn 45: point = 182
   Insn 44: point = 183
   Insn 43: point = 184
   Insn 42: point = 186
   Insn 41: point = 188
   Insn 40: point = 189
   Insn 39: point = 191
   Insn 38: point = 193
   Insn 37: point = 195
   Insn 36: point = 197
  BB 3
   Insn 34: point = 198
   Insn 33: point = 198
   Insn 32: point = 199
   Insn 31: point = 201
  BB 2
   Insn 29: point = 202
   Insn 28: point = 202
   Insn 27: point = 203
   Insn 26: point = 205
   Insn 25: point = 206
   Insn 24: point = 207
   Insn 23: point = 209
   Insn 22: point = 210
   Insn 21: point = 212
   Insn 20: point = 213
   Insn 563: point = 214
	Hard reg 21 is preferable by r461 with profit 1
   Insn 19: point = 216
   Insn 562: point = 217
	Hard reg 21 is preferable by r461 with profit 1
	Hard reg 22 is preferable by r461 with profit 1
   Insn 18: point = 219
   Insn 17: point = 221
   Insn 16: point = 223
   Insn 15: point = 224
   Insn 14: point = 226
   Insn 13: point = 227
   Insn 12: point = 228
   Insn 11: point = 229
   Insn 10: point = 230
   Insn 9: point = 231
   Insn 5: point = 231
   Insn 4: point = 231
   Insn 3: point = 231
   Insn 2: point = 231
  BB 16
   Insn 325: point = 231
  BB 13
   Insn 556: point = 231
   Insn 241: point = 231
   Insn 240: point = 232
   Insn 239: point = 234
   Insn 238: point = 236
   Insn 237: point = 237
   Insn 236: point = 237
   Insn 235: point = 238
   Insn 234: point = 240
   Insn 233: point = 242
   Insn 232: point = 244
   Insn 231: point = 245
   Insn 230: point = 247
   Insn 229: point = 248
   Insn 228: point = 250
   Insn 227: point = 251
   Insn 226: point = 253
   Insn 225: point = 254
   Insn 224: point = 256
   Insn 223: point = 257
   Insn 222: point = 259
   Insn 221: point = 261
   Insn 220: point = 263
   Insn 573: point = 265
	Hard reg 1 is preferable by r467 with profit 1
   Insn 219: point = 267
   Insn 572: point = 267
   Insn 218: point = 268
   Insn 571: point = 269
	   Creating copy r466->r480@1
   Insn 217: point = 271
   Insn 216: point = 273
   Insn 215: point = 275
   Insn 214: point = 276
   Insn 213: point = 278
   Insn 212: point = 280
   Insn 211: point = 282
   Insn 210: point = 283
   Insn 209: point = 285
   Insn 208: point = 286
   Insn 207: point = 288
   Insn 206: point = 290
   Insn 205: point = 292
   Insn 204: point = 293
   Insn 203: point = 294
   Insn 202: point = 296
   Insn 201: point = 298
   Insn 200: point = 299
   Insn 199: point = 299
   Insn 198: point = 300
   Insn 197: point = 302
   Insn 196: point = 304
   Insn 195: point = 306
   Insn 194: point = 307
   Insn 193: point = 309
   Insn 192: point = 310
   Insn 191: point = 312
   Insn 190: point = 313
   Insn 189: point = 315
   Insn 188: point = 316
   Insn 187: point = 318
   Insn 186: point = 319
   Insn 185: point = 321
   Insn 184: point = 323
   Insn 183: point = 325
   Insn 570: point = 327
	Hard reg 1 is preferable by r465 with profit 1
   Insn 182: point = 329
   Insn 569: point = 329
   Insn 181: point = 330
   Insn 568: point = 331
	   Creating copy r464->r481@1
   Insn 180: point = 333
   Insn 179: point = 335
   Insn 178: point = 337
   Insn 177: point = 338
   Insn 176: point = 340
   Insn 175: point = 342
   Insn 174: point = 343
   Insn 173: point = 345
   Insn 172: point = 346
   Insn 171: point = 348
   Insn 170: point = 350
  BB 15
   Insn 322: point = 351
   Insn 321: point = 352
   Insn 320: point = 354
   Insn 319: point = 356
   Insn 318: point = 357
   Insn 317: point = 357
   Insn 316: point = 358
   Insn 315: point = 360
   Insn 314: point = 362
   Insn 313: point = 364
   Insn 312: point = 365
   Insn 311: point = 367
   Insn 310: point = 368
   Insn 309: point = 370
   Insn 308: point = 371
   Insn 307: point = 373
   Insn 306: point = 374
   Insn 305: point = 376
   Insn 304: point = 377
   Insn 303: point = 379
   Insn 302: point = 381
   Insn 301: point = 383
   Insn 579: point = 385
	Hard reg 1 is preferable by r471 with profit 1
   Insn 300: point = 387
   Insn 578: point = 387
   Insn 299: point = 388
   Insn 577: point = 389
	   Creating copy r470->r482@1
   Insn 298: point = 391
   Insn 297: point = 393
   Insn 296: point = 395
   Insn 295: point = 396
   Insn 294: point = 398
   Insn 293: point = 400
   Insn 292: point = 402
   Insn 291: point = 403
   Insn 290: point = 405
   Insn 289: point = 406
   Insn 288: point = 408
   Insn 287: point = 410
   Insn 286: point = 412
   Insn 285: point = 413
   Insn 284: point = 414
   Insn 283: point = 416
   Insn 282: point = 418
   Insn 281: point = 419
   Insn 280: point = 419
   Insn 279: point = 420
   Insn 278: point = 422
   Insn 277: point = 424
   Insn 276: point = 426
   Insn 275: point = 427
   Insn 274: point = 429
   Insn 273: point = 430
   Insn 272: point = 432
   Insn 271: point = 433
   Insn 270: point = 435
   Insn 269: point = 436
   Insn 268: point = 438
   Insn 267: point = 439
   Insn 266: point = 441
   Insn 265: point = 443
   Insn 264: point = 445
   Insn 576: point = 447
	Hard reg 1 is preferable by r469 with profit 1
   Insn 263: point = 449
   Insn 575: point = 449
   Insn 262: point = 450
   Insn 574: point = 451
	   Creating copy r468->r483@1
   Insn 261: point = 453
   Insn 260: point = 455
   Insn 259: point = 457
   Insn 258: point = 458
   Insn 257: point = 460
   Insn 256: point = 462
   Insn 255: point = 463
   Insn 254: point = 465
   Insn 253: point = 466
   Insn 252: point = 468
   Insn 251: point = 470
  BB 14
   Insn 249: point = 471
   Insn 248: point = 471
   Insn 247: point = 472
   Insn 246: point = 474
  BB 12
   Insn 168: point = 475
   Insn 167: point = 475
   Insn 166: point = 476
   Insn 165: point = 478
  BB 11
   Insn 163: point = 479
   Insn 162: point = 479
   Insn 161: point = 480
   Insn 160: point = 482
  BB 26
   Insn 522: point = 483
  BB 23
   Insn 560: point = 483
   Insn 436: point = 483
   Insn 435: point = 484
   Insn 434: point = 486
   Insn 433: point = 488
   Insn 432: point = 489
   Insn 431: point = 489
   Insn 430: point = 490
   Insn 429: point = 492
   Insn 428: point = 494
   Insn 427: point = 496
   Insn 426: point = 498
   Insn 425: point = 499
   Insn 424: point = 501
   Insn 423: point = 502
   Insn 422: point = 504
   Insn 421: point = 505
   Insn 420: point = 507
   Insn 419: point = 508
   Insn 418: point = 510
   Insn 417: point = 511
   Insn 416: point = 513
   Insn 415: point = 515
   Insn 414: point = 517
   Insn 585: point = 519
	Hard reg 1 is preferable by r475 with profit 1
   Insn 413: point = 521
   Insn 584: point = 521
   Insn 412: point = 522
   Insn 583: point = 523
	   Creating copy r474->r484@1
   Insn 411: point = 525
   Insn 410: point = 527
   Insn 409: point = 529
   Insn 408: point = 530
   Insn 407: point = 532
   Insn 406: point = 534
   Insn 405: point = 536
   Insn 404: point = 537
   Insn 403: point = 539
   Insn 402: point = 540
   Insn 401: point = 542
   Insn 400: point = 544
   Insn 399: point = 546
   Insn 398: point = 547
   Insn 397: point = 548
   Insn 396: point = 550
   Insn 395: point = 552
   Insn 394: point = 553
   Insn 393: point = 553
   Insn 392: point = 554
   Insn 391: point = 556
   Insn 390: point = 558
   Insn 389: point = 560
   Insn 388: point = 562
   Insn 387: point = 563
   Insn 386: point = 565
   Insn 385: point = 566
   Insn 384: point = 568
   Insn 383: point = 569
   Insn 382: point = 571
   Insn 381: point = 572
   Insn 380: point = 574
   Insn 379: point = 575
   Insn 378: point = 577
   Insn 377: point = 579
   Insn 376: point = 581
   Insn 582: point = 583
	Hard reg 1 is preferable by r473 with profit 1
   Insn 375: point = 585
   Insn 581: point = 585
   Insn 374: point = 586
   Insn 580: point = 587
	   Creating copy r472->r485@1
   Insn 373: point = 589
   Insn 372: point = 591
   Insn 371: point = 593
   Insn 370: point = 594
   Insn 369: point = 596
   Insn 368: point = 598
   Insn 367: point = 599
   Insn 366: point = 601
   Insn 365: point = 602
   Insn 364: point = 604
   Insn 363: point = 606
  BB 25
   Insn 519: point = 607
   Insn 518: point = 608
   Insn 517: point = 610
   Insn 516: point = 612
   Insn 515: point = 613
   Insn 514: point = 613
   Insn 513: point = 614
   Insn 512: point = 616
   Insn 511: point = 618
   Insn 510: point = 620
   Insn 509: point = 622
   Insn 508: point = 623
   Insn 507: point = 625
   Insn 506: point = 626
   Insn 505: point = 628
   Insn 504: point = 629
   Insn 503: point = 631
   Insn 502: point = 632
   Insn 501: point = 634
   Insn 500: point = 635
   Insn 499: point = 637
   Insn 498: point = 639
   Insn 497: point = 641
   Insn 591: point = 643
	Hard reg 1 is preferable by r479 with profit 1
   Insn 496: point = 645
   Insn 590: point = 645
   Insn 495: point = 646
   Insn 589: point = 647
	   Creating copy r478->r486@1
   Insn 494: point = 649
   Insn 493: point = 651
   Insn 492: point = 653
   Insn 491: point = 654
   Insn 490: point = 656
   Insn 489: point = 658
   Insn 488: point = 660
   Insn 487: point = 661
   Insn 486: point = 663
   Insn 485: point = 664
   Insn 484: point = 666
   Insn 483: point = 668
   Insn 482: point = 670
   Insn 481: point = 671
   Insn 480: point = 672
   Insn 479: point = 674
   Insn 478: point = 676
   Insn 477: point = 677
   Insn 476: point = 677
   Insn 475: point = 678
   Insn 474: point = 680
   Insn 473: point = 682
   Insn 472: point = 684
   Insn 471: point = 686
   Insn 470: point = 687
   Insn 469: point = 689
   Insn 468: point = 690
   Insn 467: point = 692
   Insn 466: point = 693
   Insn 465: point = 695
   Insn 464: point = 696
   Insn 463: point = 698
   Insn 462: point = 699
   Insn 461: point = 701
   Insn 460: point = 703
   Insn 459: point = 705
   Insn 588: point = 707
	Hard reg 1 is preferable by r477 with profit 1
   Insn 458: point = 709
   Insn 587: point = 709
   Insn 457: point = 710
   Insn 586: point = 711
	   Creating copy r476->r487@1
   Insn 456: point = 713
   Insn 455: point = 715
   Insn 454: point = 717
   Insn 453: point = 718
   Insn 452: point = 720
   Insn 451: point = 722
   Insn 450: point = 723
   Insn 449: point = 725
   Insn 448: point = 726
   Insn 447: point = 728
   Insn 446: point = 730
  BB 24
   Insn 444: point = 731
   Insn 443: point = 731
   Insn 442: point = 732
   Insn 441: point = 734
  BB 22
   Insn 361: point = 735
   Insn 360: point = 735
   Insn 359: point = 736
   Insn 358: point = 738
  BB 21
   Insn 356: point = 739
   Insn 355: point = 739
   Insn 354: point = 740
   Insn 353: point = 742
 r59: [218..224]
 r60: [220..221]
 r61: [216..219]
 r62: [208..210]
 r63: [202..203]
 r64: [198..199]
 r65: [194..195]
 r66: [192..193]
 r67: [190..191]
 r68: [187..189]
 r69: [185..186]
 r70: [179..180]
 r71: [177..178]
 r72: [174..176]
 r73: [172..173]
 r74: [166..167]
 r75: [164..165]
 r76: [162..163]
 r77: [160..161]
 r78: [157..159]
 r79: [127..156]
 r80: [152..153]
 r81: [147..151]
 r82: [141..142]
 r83: [139..140]
 r84: [137..138]
 r85: [134..136]
 r86: [132..133]
 r87: [129..131]
 r88: [127..128]
 r89: [125..126]
 r90: [122..124]
 r91: [118..119]
 r92: [114..115]
 r93: [112..113]
 r94: [108..109]
 r95: [106..107]
 r96: [104..105]
 r97: [101..103]
 r98: [99..100]
 r99: [93..94]
 r100: [91..92]
 r101: [88..90]
 r102: [86..87]
 r103: [34..81]
 r104: [77..78]
 r105: [75..76]
 r106: [73..74]
 r107: [71..72]
 r108: [68..70]
 r109: [38..67]
 r110: [63..64]
 r111: [58..62]
 r112: [52..53]
 r113: [50..51]
 r114: [48..49]
 r115: [45..47]
 r116: [43..44]
 r117: [40..42]
 r118: [38..39]
 r119: [36..37]
 r120: [34..35]
 r121: [26..31]
 r122: [22..23]
 r123: [20..21]
 r124: [479..480]
 r125: [475..476]
 r126: [347..348]
 r127: [344..346]
 r128: [293..343]
 r129: [339..340]
 r130: [336..338]
 r131: [334..335]
 r133: [320..321]
 r134: [317..319]
 r135: [317..318]
 r136: [314..316]
 r137: [314..315]
 r138: [311..313]
 r139: [308..310]
 r140: [301..307]
 r141: [303..304]
 r142: [301..302]
 r143: [299..300]
 r144: [297..298]
 r145: [295..296]
 r146: [293..294]
 r147: [289..290]
 r148: [287..288]
 r149: [284..286]
 r150: [231..283]
 r151: [279..280]
 r152: [277..278]
 r153: [274..276]
 r154: [272..273]
 r156: [258..259]
 r157: [255..257]
 r158: [255..256]
 r159: [252..254]
 r160: [252..253]
 r161: [249..251]
 r162: [246..248]
 r163: [239..245]
 r164: [241..242]
 r165: [239..240]
 r166: [237..238]
 r167: [235..236]
 r168: [233..234]
 r169: [231..232]
 r170: [471..472]
 r171: [467..468]
 r172: [464..466]
 r173: [413..463]
 r174: [459..460]
 r175: [456..458]
 r176: [454..455]
 r178: [440..441]
 r179: [437..439]
 r180: [437..438]
 r181: [434..436]
 r182: [434..435]
 r183: [431..433]
 r184: [428..430]
 r185: [421..427]
 r186: [423..424]
 r187: [421..422]
 r188: [419..420]
 r189: [417..418]
 r190: [415..416]
 r191: [413..414]
 r192: [409..410]
 r193: [407..408]
 r194: [404..406]
 r195: [351..403]
 r196: [399..400]
 r197: [397..398]
 r198: [394..396]
 r199: [392..393]
 r201: [378..379]
 r202: [375..377]
 r203: [375..376]
 r204: [372..374]
 r205: [372..373]
 r206: [369..371]
 r207: [366..368]
 r208: [359..365]
 r209: [361..362]
 r210: [359..360]
 r211: [357..358]
 r212: [355..356]
 r213: [353..354]
 r214: [351..352]
 r215: [16..17]
 r216: [10..15]
 r217: [6..7]
 r218: [4..5]
 r219: [739..740]
 r220: [735..736]
 r221: [603..604]
 r222: [600..602]
 r223: [547..599]
 r224: [595..596]
 r225: [592..594]
 r226: [590..591]
 r228: [576..577]
 r229: [573..575]
 r230: [573..574]
 r231: [570..572]
 r232: [570..571]
 r233: [567..569]
 r234: [564..566]
 r235: [555..563]
 r236: [559..560]
 r237: [557..558]
 r238: [555..556]
 r239: [553..554]
 r240: [551..552]
 r241: [549..550]
 r242: [547..548]
 r243: [543..544]
 r244: [541..542]
 r245: [538..540]
 r246: [483..537]
 r247: [533..534]
 r248: [531..532]
 r249: [528..530]
 r250: [526..527]
 r252: [512..513]
 r253: [509..511]
 r254: [509..510]
 r255: [506..508]
 r256: [506..507]
 r257: [503..505]
 r258: [500..502]
 r259: [491..499]
 r260: [495..496]
 r261: [493..494]
 r262: [491..492]
 r263: [489..490]
 r264: [487..488]
 r265: [485..486]
 r266: [483..484]
 r267: [731..732]
 r268: [727..728]
 r269: [724..726]
 r270: [671..723]
 r271: [719..720]
 r272: [716..718]
 r273: [714..715]
 r275: [700..701]
 r276: [697..699]
 r277: [697..698]
 r278: [694..696]
 r279: [694..695]
 r280: [691..693]
 r281: [688..690]
 r282: [679..687]
 r283: [683..684]
 r284: [681..682]
 r285: [679..680]
 r286: [677..678]
 r287: [675..676]
 r288: [673..674]
 r289: [671..672]
 r290: [667..668]
 r291: [665..666]
 r292: [662..664]
 r293: [607..661]
 r294: [657..658]
 r295: [655..656]
 r296: [652..654]
 r297: [650..651]
 r299: [636..637]
 r300: [633..635]
 r301: [633..634]
 r302: [630..632]
 r303: [630..631]
 r304: [627..629]
 r305: [624..626]
 r306: [615..623]
 r307: [619..620]
 r308: [617..618]
 r309: [615..616]
 r310: [613..614]
 r311: [611..612]
 r312: [609..610]
 r313: [607..608]
 r314: [2..3]
 r315: [0..1]
 r316: [229..230]
 r317: [227..228]
 r318: [225..226]
 r319: [222..223]
 r320: [213..214]
 r321: [211..212]
 r322: [206..207]
 r323: [208..209]
 r324: [204..205]
 r325: [200..201]
 r326: [196..197]
 r327: [187..188]
 r328: [183..184]
 r329: [181..182]
 r330: [174..175]
 r331: [170..171]
 r332: [168..169]
 r333: [157..158]
 r334: [154..155]
 r335: [147..148]
 r336: [145..146]
 r337: [143..144]
 r338: [134..135]
 r339: [129..130]
 r340: [122..123]
 r341: [120..121]
 r342: [116..117]
 r343: [110..111]
 r344: [101..102]
 r345: [97..98]
 r346: [95..96]
 r347: [88..89]
 r348: [84..85]
 r349: [82..83]
 r350: [79..80]
 r351: [68..69]
 r352: [65..66]
 r353: [58..59]
 r354: [56..57]
 r355: [54..55]
 r356: [45..46]
 r357: [40..41]
 r358: [32..33]
 r359: [29..30]
 r360: [26..27]
 r361: [481..482]
 r362: [477..478]
 r363: [349..350]
 r364: [344..345]
 r365: [341..342]
 r366: [336..337]
 r367: [326..330]
 r368: [326..327]
 r369: [324..325]
 r370: [322..323]
 r371: [311..312]
 r372: [308..309]
 r373: [305..306]
 r374: [291..292]
 r375: [284..285]
 r376: [281..282]
 r377: [274..275]
 r378: [264..268]
 r379: [264..265]
 r380: [262..263]
 r381: [260..261]
 r382: [249..250]
 r383: [246..247]
 r384: [243..244]
 r385: [473..474]
 r386: [469..470]
 r387: [464..465]
 r388: [461..462]
 r389: [456..457]
 r390: [446..450]
 r391: [446..447]
 r392: [444..445]
 r393: [442..443]
 r394: [431..432]
 r395: [428..429]
 r396: [425..426]
 r397: [411..412]
 r398: [404..405]
 r399: [401..402]
 r400: [394..395]
 r401: [384..388]
 r402: [384..385]
 r403: [382..383]
 r404: [380..381]
 r405: [369..370]
 r406: [366..367]
 r407: [363..364]
 r408: [24..25]
 r409: [18..19]
 r410: [13..14]
 r411: [10..11]
 r412: [741..742]
 r413: [737..738]
 r414: [605..606]
 r415: [600..601]
 r416: [597..598]
 r417: [592..593]
 r418: [582..586]
 r419: [582..583]
 r420: [580..581]
 r421: [578..579]
 r422: [567..568]
 r423: [564..565]
 r424: [561..562]
 r425: [545..546]
 r426: [538..539]
 r427: [535..536]
 r428: [528..529]
 r429: [518..522]
 r430: [518..519]
 r431: [516..517]
 r432: [514..515]
 r433: [503..504]
 r434: [500..501]
 r435: [497..498]
 r436: [733..734]
 r437: [729..730]
 r438: [724..725]
 r439: [721..722]
 r440: [716..717]
 r441: [706..710]
 r442: [706..707]
 r443: [704..705]
 r444: [702..703]
 r445: [691..692]
 r446: [688..689]
 r447: [685..686]
 r448: [669..670]
 r449: [662..663]
 r450: [659..660]
 r451: [652..653]
 r452: [642..646]
 r453: [642..643]
 r454: [640..641]
 r455: [638..639]
 r456: [627..628]
 r457: [624..625]
 r458: [621..622]
 r459: [8..9]
 r461: [215..217]
 r462: [149..150]
 r463: [60..61]
 r464: [332..333]
 r465: [328..329]
 r466: [270..271]
 r467: [266..267]
 r468: [452..453]
 r469: [448..449]
 r470: [390..391]
 r471: [386..387]
 r472: [588..589]
 r473: [584..585]
 r474: [524..525]
 r475: [520..521]
 r476: [712..713]
 r477: [708..709]
 r478: [648..649]
 r479: [644..645]
 r480: [233..269]
 r481: [295..331]
 r482: [353..389]
 r483: [415..451]
 r484: [485..523]
 r485: [549..587]
 r486: [609..647]
 r487: [673..711]
Compressing live ranges: from 743 to 640 - 86%
Ranges after the compression:
 r59: [196..201]
 r60: [198..199]
 r61: [194..197]
 r62: [188..189]
 r63: [182..183]
 r64: [178..179]
 r65: [174..175]
 r66: [172..173]
 r67: [170..171]
 r68: [168..169]
 r69: [166..167]
 r70: [160..161]
 r71: [158..159]
 r72: [156..157]
 r73: [154..155]
 r74: [148..149]
 r75: [146..147]
 r76: [144..145]
 r77: [142..143]
 r78: [140..141]
 r79: [114..139]
 r80: [136..137]
 r81: [132..135]
 r82: [126..127]
 r83: [124..125]
 r84: [122..123]
 r85: [120..121]
 r86: [118..119]
 r87: [116..117]
 r88: [114..115]
 r89: [112..113]
 r90: [110..111]
 r91: [106..107]
 r92: [102..103]
 r93: [100..101]
 r94: [96..97]
 r95: [94..95]
 r96: [92..93]
 r97: [90..91]
 r98: [88..89]
 r99: [82..83]
 r100: [80..81]
 r101: [78..79]
 r102: [76..77]
 r103: [30..71]
 r104: [68..69]
 r105: [66..67]
 r106: [64..65]
 r107: [62..63]
 r108: [60..61]
 r109: [34..59]
 r110: [56..57]
 r111: [52..55]
 r112: [46..47]
 r113: [44..45]
 r114: [42..43]
 r115: [40..41]
 r116: [38..39]
 r117: [36..37]
 r118: [34..35]
 r119: [32..33]
 r120: [30..31]
 r121: [24..27]
 r122: [20..21]
 r123: [18..19]
 r124: [416..417]
 r125: [412..413]
 r126: [304..305]
 r127: [302..303]
 r128: [260..301]
 r129: [298..299]
 r130: [296..297]
 r131: [294..295]
 r133: [282..283]
 r134: [280..281]
 r135: [280..281]
 r136: [278..279]
 r137: [278..279]
 r138: [276..277]
 r139: [274..275]
 r140: [268..273]
 r141: [270..271]
 r142: [268..269]
 r143: [266..267]
 r144: [264..265]
 r145: [262..263]
 r146: [260..261]
 r147: [256..257]
 r148: [254..255]
 r149: [252..253]
 r150: [208..251]
 r151: [248..249]
 r152: [246..247]
 r153: [244..245]
 r154: [242..243]
 r156: [230..231]
 r157: [228..229]
 r158: [228..229]
 r159: [226..227]
 r160: [226..227]
 r161: [224..225]
 r162: [222..223]
 r163: [216..221]
 r164: [218..219]
 r165: [216..217]
 r166: [214..215]
 r167: [212..213]
 r168: [210..211]
 r169: [208..209]
 r170: [408..409]
 r171: [404..405]
 r172: [402..403]
 r173: [360..401]
 r174: [398..399]
 r175: [396..397]
 r176: [394..395]
 r178: [382..383]
 r179: [380..381]
 r180: [380..381]
 r181: [378..379]
 r182: [378..379]
 r183: [376..377]
 r184: [374..375]
 r185: [368..373]
 r186: [370..371]
 r187: [368..369]
 r188: [366..367]
 r189: [364..365]
 r190: [362..363]
 r191: [360..361]
 r192: [356..357]
 r193: [354..355]
 r194: [352..353]
 r195: [308..351]
 r196: [348..349]
 r197: [346..347]
 r198: [344..345]
 r199: [342..343]
 r201: [330..331]
 r202: [328..329]
 r203: [328..329]
 r204: [326..327]
 r205: [326..327]
 r206: [324..325]
 r207: [322..323]
 r208: [316..321]
 r209: [318..319]
 r210: [316..317]
 r211: [314..315]
 r212: [312..313]
 r213: [310..311]
 r214: [308..309]
 r215: [14..15]
 r216: [10..13]
 r217: [6..7]
 r218: [4..5]
 r219: [636..637]
 r220: [632..633]
 r221: [520..521]
 r222: [518..519]
 r223: [474..517]
 r224: [514..515]
 r225: [512..513]
 r226: [510..511]
 r228: [498..499]
 r229: [496..497]
 r230: [496..497]
 r231: [494..495]
 r232: [494..495]
 r233: [492..493]
 r234: [490..491]
 r235: [482..489]
 r236: [486..487]
 r237: [484..485]
 r238: [482..483]
 r239: [480..481]
 r240: [478..479]
 r241: [476..477]
 r242: [474..475]
 r243: [470..471]
 r244: [468..469]
 r245: [466..467]
 r246: [420..465]
 r247: [462..463]
 r248: [460..461]
 r249: [458..459]
 r250: [456..457]
 r252: [444..445]
 r253: [442..443]
 r254: [442..443]
 r255: [440..441]
 r256: [440..441]
 r257: [438..439]
 r258: [436..437]
 r259: [428..435]
 r260: [432..433]
 r261: [430..431]
 r262: [428..429]
 r263: [426..427]
 r264: [424..425]
 r265: [422..423]
 r266: [420..421]
 r267: [628..629]
 r268: [624..625]
 r269: [622..623]
 r270: [578..621]
 r271: [618..619]
 r272: [616..617]
 r273: [614..615]
 r275: [602..603]
 r276: [600..601]
 r277: [600..601]
 r278: [598..599]
 r279: [598..599]
 r280: [596..597]
 r281: [594..595]
 r282: [586..593]
 r283: [590..591]
 r284: [588..589]
 r285: [586..587]
 r286: [584..585]
 r287: [582..583]
 r288: [580..581]
 r289: [578..579]
 r290: [574..575]
 r291: [572..573]
 r292: [570..571]
 r293: [524..569]
 r294: [566..567]
 r295: [564..565]
 r296: [562..563]
 r297: [560..561]
 r299: [548..549]
 r300: [546..547]
 r301: [546..547]
 r302: [544..545]
 r303: [544..545]
 r304: [542..543]
 r305: [540..541]
 r306: [532..539]
 r307: [536..537]
 r308: [534..535]
 r309: [532..533]
 r310: [530..531]
 r311: [528..529]
 r312: [526..527]
 r313: [524..525]
 r314: [2..3]
 r315: [0..1]
 r316: [206..207]
 r317: [204..205]
 r318: [202..203]
 r319: [200..201]
 r320: [192..193]
 r321: [190..191]
 r322: [186..187]
 r323: [188..189]
 r324: [184..185]
 r325: [180..181]
 r326: [176..177]
 r327: [168..169]
 r328: [164..165]
 r329: [162..163]
 r330: [156..157]
 r331: [152..153]
 r332: [150..151]
 r333: [140..141]
 r334: [138..139]
 r335: [132..133]
 r336: [130..131]
 r337: [128..129]
 r338: [120..121]
 r339: [116..117]
 r340: [110..111]
 r341: [108..109]
 r342: [104..105]
 r343: [98..99]
 r344: [90..91]
 r345: [86..87]
 r346: [84..85]
 r347: [78..79]
 r348: [74..75]
 r349: [72..73]
 r350: [70..71]
 r351: [60..61]
 r352: [58..59]
 r353: [52..53]
 r354: [50..51]
 r355: [48..49]
 r356: [40..41]
 r357: [36..37]
 r358: [28..29]
 r359: [26..27]
 r360: [24..25]
 r361: [418..419]
 r362: [414..415]
 r363: [306..307]
 r364: [302..303]
 r365: [300..301]
 r366: [296..297]
 r367: [288..291]
 r368: [288..289]
 r369: [286..287]
 r370: [284..285]
 r371: [276..277]
 r372: [274..275]
 r373: [272..273]
 r374: [258..259]
 r375: [252..253]
 r376: [250..251]
 r377: [244..245]
 r378: [236..239]
 r379: [236..237]
 r380: [234..235]
 r381: [232..233]
 r382: [224..225]
 r383: [222..223]
 r384: [220..221]
 r385: [410..411]
 r386: [406..407]
 r387: [402..403]
 r388: [400..401]
 r389: [396..397]
 r390: [388..391]
 r391: [388..389]
 r392: [386..387]
 r393: [384..385]
 r394: [376..377]
 r395: [374..375]
 r396: [372..373]
 r397: [358..359]
 r398: [352..353]
 r399: [350..351]
 r400: [344..345]
 r401: [336..339]
 r402: [336..337]
 r403: [334..335]
 r404: [332..333]
 r405: [324..325]
 r406: [322..323]
 r407: [320..321]
 r408: [22..23]
 r409: [16..17]
 r410: [12..13]
 r411: [10..11]
 r412: [638..639]
 r413: [634..635]
 r414: [522..523]
 r415: [518..519]
 r416: [516..517]
 r417: [512..513]
 r418: [504..507]
 r419: [504..505]
 r420: [502..503]
 r421: [500..501]
 r422: [492..493]
 r423: [490..491]
 r424: [488..489]
 r425: [472..473]
 r426: [466..467]
 r427: [464..465]
 r428: [458..459]
 r429: [450..453]
 r430: [450..451]
 r431: [448..449]
 r432: [446..447]
 r433: [438..439]
 r434: [436..437]
 r435: [434..435]
 r436: [630..631]
 r437: [626..627]
 r438: [622..623]
 r439: [620..621]
 r440: [616..617]
 r441: [608..611]
 r442: [608..609]
 r443: [606..607]
 r444: [604..605]
 r445: [596..597]
 r446: [594..595]
 r447: [592..593]
 r448: [576..577]
 r449: [570..571]
 r450: [568..569]
 r451: [562..563]
 r452: [554..557]
 r453: [554..555]
 r454: [552..553]
 r455: [550..551]
 r456: [542..543]
 r457: [540..541]
 r458: [538..539]
 r459: [8..9]
 r461: [194..195]
 r462: [134..135]
 r463: [54..55]
 r464: [292..293]
 r465: [290..291]
 r466: [240..241]
 r467: [238..239]
 r468: [392..393]
 r469: [390..391]
 r470: [340..341]
 r471: [338..339]
 r472: [508..509]
 r473: [506..507]
 r474: [454..455]
 r475: [452..453]
 r476: [612..613]
 r477: [610..611]
 r478: [558..559]
 r479: [556..557]
 r480: [210..239]
 r481: [262..291]
 r482: [310..339]
 r483: [362..391]
 r484: [422..453]
 r485: [476..507]
 r486: [526..557]
 r487: [580..611]
	 Assigning to 462 (cl=GENERAL_REGS, orig=335, freq=3, tfirst=462, tfreq=3)...
	   Assign 1 to reload r462 (freq=3)
	 Assigning to 463 (cl=GENERAL_REGS, orig=353, freq=3, tfirst=463, tfreq=3)...
	   Assign 1 to reload r463 (freq=3)
	 Assigning to 465 (cl=GENERAL_REGS, orig=368, freq=3, tfirst=465, tfreq=3)...
	   Assign 1 to reload r465 (freq=3)
	 Assigning to 467 (cl=GENERAL_REGS, orig=379, freq=3, tfirst=467, tfreq=3)...
	   Assign 1 to reload r467 (freq=3)
	 Assigning to 469 (cl=GENERAL_REGS, orig=391, freq=3, tfirst=469, tfreq=3)...
	   Assign 1 to reload r469 (freq=3)
	 Assigning to 471 (cl=GENERAL_REGS, orig=402, freq=3, tfirst=471, tfreq=3)...
	   Assign 1 to reload r471 (freq=3)
	 Assigning to 473 (cl=GENERAL_REGS, orig=419, freq=3, tfirst=473, tfreq=3)...
	   Assign 1 to reload r473 (freq=3)
	 Assigning to 475 (cl=GENERAL_REGS, orig=430, freq=3, tfirst=475, tfreq=3)...
	   Assign 1 to reload r475 (freq=3)
	 Assigning to 477 (cl=GENERAL_REGS, orig=442, freq=3, tfirst=477, tfreq=3)...
	   Assign 1 to reload r477 (freq=3)
	 Assigning to 479 (cl=GENERAL_REGS, orig=453, freq=3, tfirst=479, tfreq=3)...
	   Assign 1 to reload r479 (freq=3)
	 Assigning to 461 (cl=SSE_REGS, orig=320, freq=3, tfirst=461, tfreq=3)...
	   Assign 22 to reload r461 (freq=3)
	 Assigning to 464 (cl=SSE_REGS, orig=132, freq=2, tfirst=464, tfreq=2)...
	   Assign 24 to reload r464 (freq=2)
	Hard reg 24 is preferable by r481 with profit 1
	 Assigning to 481 (cl=SSE_REGS, orig=132, freq=2, tfirst=464, tfreq=2)...
	 Assigning to 466 (cl=SSE_REGS, orig=155, freq=2, tfirst=466, tfreq=2)...
	   Assign 25 to reload r466 (freq=2)
	Hard reg 25 is preferable by r480 with profit 1
	 Assigning to 480 (cl=SSE_REGS, orig=155, freq=2, tfirst=466, tfreq=2)...
	 Assigning to 468 (cl=SSE_REGS, orig=177, freq=2, tfirst=468, tfreq=2)...
	   Assign 26 to reload r468 (freq=2)
	Hard reg 26 is preferable by r483 with profit 1
	 Assigning to 483 (cl=SSE_REGS, orig=177, freq=2, tfirst=468, tfreq=2)...
	 Assigning to 470 (cl=SSE_REGS, orig=200, freq=2, tfirst=470, tfreq=2)...
	   Assign 27 to reload r470 (freq=2)
	Hard reg 27 is preferable by r482 with profit 1
	 Assigning to 482 (cl=SSE_REGS, orig=200, freq=2, tfirst=470, tfreq=2)...
	 Assigning to 472 (cl=SSE_REGS, orig=227, freq=2, tfirst=472, tfreq=2)...
	   Assign 28 to reload r472 (freq=2)
	Hard reg 28 is preferable by r485 with profit 1
	 Assigning to 485 (cl=SSE_REGS, orig=227, freq=2, tfirst=472, tfreq=2)...
	 Assigning to 474 (cl=SSE_REGS, orig=251, freq=2, tfirst=474, tfreq=2)...
	   Assign 24 to reload r474 (freq=2)
	Hard reg 24 is preferable by r484 with profit 1
	 Assigning to 484 (cl=SSE_REGS, orig=251, freq=2, tfirst=474, tfreq=2)...
	 Assigning to 476 (cl=SSE_REGS, orig=274, freq=2, tfirst=476, tfreq=2)...
	   Assign 25 to reload r476 (freq=2)
	Hard reg 25 is preferable by r487 with profit 1
	 Assigning to 487 (cl=SSE_REGS, orig=274, freq=2, tfirst=476, tfreq=2)...
	 Assigning to 478 (cl=SSE_REGS, orig=298, freq=2, tfirst=478, tfreq=2)...
	   Assign 26 to reload r478 (freq=2)
	Hard reg 26 is preferable by r486 with profit 1
	 Assigning to 486 (cl=SSE_REGS, orig=298, freq=2, tfirst=478, tfreq=2)...
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********

Inherit 0 out of 8 (0.00%)
   Insn after restoring regs:
  240: r169:SF=r168:SF*r155:SF
      REG_DEAD r168:SF
      REG_DEAD r155:SF
   Insn after restoring regs:
  571: r155:SF=r466:SF
      REG_DEAD r466:SF
   Insn after restoring regs:
  203: r146:SF=r145:SF*r132:SF
      REG_DEAD r145:SF
      REG_DEAD r132:SF
   Insn after restoring regs:
  568: r132:SF=r464:SF
      REG_DEAD r464:SF
   Insn after restoring regs:
  321: r214:SF=r213:SF*r200:SF
      REG_DEAD r213:SF
      REG_DEAD r200:SF
   Insn after restoring regs:
  577: r200:SF=r470:SF
      REG_DEAD r470:SF
   Insn after restoring regs:
  284: r191:SF=r190:SF*r177:SF
      REG_DEAD r190:SF
      REG_DEAD r177:SF
   Insn after restoring regs:
  574: r177:SF=r468:SF
      REG_DEAD r468:SF
   Insn after restoring regs:
  435: r266:SF=r265:SF*r251:SF
      REG_DEAD r265:SF
      REG_DEAD r251:SF
   Insn after restoring regs:
  583: r251:SF=r474:SF
      REG_DEAD r474:SF
   Insn after restoring regs:
  397: r242:SF=r241:SF*r227:SF
      REG_DEAD r241:SF
      REG_DEAD r227:SF
   Insn after restoring regs:
  580: r227:SF=r472:SF
      REG_DEAD r472:SF
   Insn after restoring regs:
  518: r313:SF=r312:SF*r298:SF
      REG_DEAD r312:SF
      REG_DEAD r298:SF
   Insn after restoring regs:
  589: r298:SF=r478:SF
      REG_DEAD r478:SF
   Insn after restoring regs:
  480: r289:SF=r288:SF*r274:SF
      REG_DEAD r288:SF
      REG_DEAD r274:SF
   Insn after restoring regs:
  586: r274:SF=r476:SF
      REG_DEAD r476:SF

********** Local #2: **********


********** Pseudo live ranges #2: **********

  BB 28
   Insn 543: point = 0
   Insn 540: point = 0
   Insn 536: point = 1
   Insn 533: point = 3
  BB 27
   Insn 530: point = 4
   Insn 529: point = 4
   Insn 527: point = 5
   Insn 526: point = 7
   Insn 525: point = 9
  BB 20
   Insn 558: point = 10
   Insn 349: point = 10
  BB 19
   Insn 344: point = 10
   Insn 343: point = 10
   Insn 342: point = 11
  BB 18
   Insn 341: point = 13
   Insn 340: point = 13
   Insn 339: point = 14
   Insn 338: point = 15
   Insn 337: point = 17
   Insn 336: point = 19
  BB 17
   Insn 333: point = 20
   Insn 332: point = 20
   Insn 330: point = 21
   Insn 329: point = 23
   Insn 328: point = 25
  BB 10
   Insn 554: point = 26
   Insn 156: point = 26
  BB 9
   Insn 151: point = 26
   Insn 150: point = 26
   Insn 149: point = 27
  BB 8
   Insn 148: point = 29
   Insn 147: point = 29
   Insn 146: point = 30
   Insn 145: point = 31
   Insn 144: point = 33
  BB 7
   Insn 141: point = 34
   Insn 140: point = 35
   Insn 139: point = 37
   Insn 138: point = 39
   Insn 137: point = 41
   Insn 136: point = 42
   Insn 135: point = 44
   Insn 134: point = 46
   Insn 133: point = 47
   Insn 132: point = 49
   Insn 131: point = 51
   Insn 130: point = 53
   Insn 129: point = 55
   Insn 128: point = 57
   Insn 567: point = 59
   Insn 127: point = 61
   Insn 566: point = 61
   Insn 126: point = 62
   Insn 125: point = 64
   Insn 124: point = 66
   Insn 123: point = 67
   Insn 122: point = 69
   Insn 121: point = 70
   Insn 120: point = 72
   Insn 119: point = 74
   Insn 118: point = 75
   Insn 117: point = 75
   Insn 116: point = 76
   Insn 115: point = 78
   Insn 114: point = 80
   Insn 113: point = 81
   Insn 112: point = 83
   Insn 111: point = 84
   Insn 110: point = 85
   Insn 109: point = 87
   Insn 108: point = 89
   Insn 107: point = 90
   Insn 106: point = 92
   Insn 105: point = 94
   Insn 104: point = 96
   Insn 103: point = 97
   Insn 102: point = 98
   Insn 101: point = 100
   Insn 100: point = 102
   Insn 99: point = 103
   Insn 98: point = 105
   Insn 97: point = 107
   Insn 96: point = 109
   Insn 95: point = 111
  BB 6
   Insn 93: point = 112
   Insn 92: point = 112
   Insn 91: point = 113
   Insn 90: point = 115
   Insn 89: point = 117
  BB 5
   Insn 87: point = 118
   Insn 86: point = 118
   Insn 85: point = 119
   Insn 84: point = 121
  BB 4
   Insn 81: point = 122
   Insn 80: point = 123
   Insn 79: point = 124
   Insn 78: point = 126
   Insn 77: point = 128
   Insn 76: point = 130
   Insn 75: point = 131
   Insn 74: point = 133
   Insn 73: point = 135
   Insn 72: point = 136
   Insn 71: point = 138
   Insn 70: point = 140
   Insn 69: point = 142
   Insn 68: point = 144
   Insn 67: point = 146
   Insn 565: point = 148
   Insn 66: point = 150
   Insn 564: point = 150
   Insn 65: point = 151
   Insn 64: point = 153
   Insn 63: point = 155
   Insn 62: point = 156
   Insn 61: point = 158
   Insn 60: point = 159
   Insn 59: point = 161
   Insn 58: point = 163
   Insn 57: point = 164
   Insn 56: point = 164
   Insn 55: point = 165
   Insn 54: point = 167
   Insn 53: point = 169
   Insn 52: point = 170
   Insn 51: point = 171
   Insn 50: point = 173
   Insn 49: point = 175
   Insn 48: point = 176
   Insn 47: point = 178
   Insn 46: point = 180
   Insn 45: point = 182
   Insn 44: point = 183
   Insn 43: point = 184
   Insn 42: point = 186
   Insn 41: point = 188
   Insn 40: point = 189
   Insn 39: point = 191
   Insn 38: point = 193
   Insn 37: point = 195
   Insn 36: point = 197
  BB 3
   Insn 34: point = 198
   Insn 33: point = 198
   Insn 32: point = 199
   Insn 31: point = 201
  BB 2
   Insn 29: point = 202
   Insn 28: point = 202
   Insn 27: point = 203
   Insn 26: point = 205
   Insn 25: point = 206
   Insn 24: point = 207
   Insn 23: point = 209
   Insn 22: point = 210
   Insn 21: point = 212
   Insn 20: point = 213
   Insn 563: point = 214
   Insn 19: point = 216
   Insn 562: point = 217
   Insn 18: point = 219
   Insn 17: point = 221
   Insn 16: point = 223
   Insn 15: point = 224
   Insn 14: point = 226
   Insn 13: point = 227
   Insn 12: point = 228
   Insn 11: point = 229
   Insn 10: point = 230
   Insn 9: point = 231
   Insn 5: point = 231
   Insn 4: point = 231
   Insn 3: point = 231
   Insn 2: point = 231
  BB 16
   Insn 325: point = 231
  BB 13
   Insn 556: point = 231
   Insn 241: point = 231
   Insn 240: point = 232
   Insn 239: point = 234
   Insn 238: point = 236
   Insn 237: point = 237
   Insn 236: point = 237
   Insn 235: point = 238
   Insn 234: point = 240
   Insn 233: point = 242
   Insn 232: point = 244
   Insn 231: point = 245
   Insn 230: point = 247
   Insn 229: point = 248
   Insn 228: point = 250
   Insn 227: point = 251
   Insn 226: point = 253
   Insn 225: point = 254
   Insn 224: point = 256
   Insn 223: point = 257
   Insn 222: point = 259
   Insn 221: point = 261
   Insn 220: point = 263
   Insn 573: point = 265
   Insn 219: point = 267
   Insn 572: point = 267
   Insn 218: point = 268
   Insn 571: point = 269
   Insn 217: point = 271
   Insn 216: point = 273
   Insn 215: point = 275
   Insn 214: point = 276
   Insn 213: point = 278
   Insn 212: point = 280
   Insn 211: point = 282
   Insn 210: point = 283
   Insn 209: point = 285
   Insn 208: point = 286
   Insn 207: point = 288
   Insn 206: point = 290
   Insn 205: point = 292
   Insn 204: point = 293
   Insn 203: point = 294
   Insn 202: point = 296
   Insn 201: point = 298
   Insn 200: point = 299
   Insn 199: point = 299
   Insn 198: point = 300
   Insn 197: point = 302
   Insn 196: point = 304
   Insn 195: point = 306
   Insn 194: point = 307
   Insn 193: point = 309
   Insn 192: point = 310
   Insn 191: point = 312
   Insn 190: point = 313
   Insn 189: point = 315
   Insn 188: point = 316
   Insn 187: point = 318
   Insn 186: point = 319
   Insn 185: point = 321
   Insn 184: point = 323
   Insn 183: point = 325
   Insn 570: point = 327
   Insn 182: point = 329
   Insn 569: point = 329
   Insn 181: point = 330
   Insn 568: point = 331
   Insn 180: point = 333
   Insn 179: point = 335
   Insn 178: point = 337
   Insn 177: point = 338
   Insn 176: point = 340
   Insn 175: point = 342
   Insn 174: point = 343
   Insn 173: point = 345
   Insn 172: point = 346
   Insn 171: point = 348
   Insn 170: point = 350
  BB 15
   Insn 322: point = 351
   Insn 321: point = 352
   Insn 320: point = 354
   Insn 319: point = 356
   Insn 318: point = 357
   Insn 317: point = 357
   Insn 316: point = 358
   Insn 315: point = 360
   Insn 314: point = 362
   Insn 313: point = 364
   Insn 312: point = 365
   Insn 311: point = 367
   Insn 310: point = 368
   Insn 309: point = 370
   Insn 308: point = 371
   Insn 307: point = 373
   Insn 306: point = 374
   Insn 305: point = 376
   Insn 304: point = 377
   Insn 303: point = 379
   Insn 302: point = 381
   Insn 301: point = 383
   Insn 579: point = 385
   Insn 300: point = 387
   Insn 578: point = 387
   Insn 299: point = 388
   Insn 577: point = 389
   Insn 298: point = 391
   Insn 297: point = 393
   Insn 296: point = 395
   Insn 295: point = 396
   Insn 294: point = 398
   Insn 293: point = 400
   Insn 292: point = 402
   Insn 291: point = 403
   Insn 290: point = 405
   Insn 289: point = 406
   Insn 288: point = 408
   Insn 287: point = 410
   Insn 286: point = 412
   Insn 285: point = 413
   Insn 284: point = 414
   Insn 283: point = 416
   Insn 282: point = 418
   Insn 281: point = 419
   Insn 280: point = 419
   Insn 279: point = 420
   Insn 278: point = 422
   Insn 277: point = 424
   Insn 276: point = 426
   Insn 275: point = 427
   Insn 274: point = 429
   Insn 273: point = 430
   Insn 272: point = 432
   Insn 271: point = 433
   Insn 270: point = 435
   Insn 269: point = 436
   Insn 268: point = 438
   Insn 267: point = 439
   Insn 266: point = 441
   Insn 265: point = 443
   Insn 264: point = 445
   Insn 576: point = 447
   Insn 263: point = 449
   Insn 575: point = 449
   Insn 262: point = 450
   Insn 574: point = 451
   Insn 261: point = 453
   Insn 260: point = 455
   Insn 259: point = 457
   Insn 258: point = 458
   Insn 257: point = 460
   Insn 256: point = 462
   Insn 255: point = 463
   Insn 254: point = 465
   Insn 253: point = 466
   Insn 252: point = 468
   Insn 251: point = 470
  BB 14
   Insn 249: point = 471
   Insn 248: point = 471
   Insn 247: point = 472
   Insn 246: point = 474
  BB 12
   Insn 168: point = 475
   Insn 167: point = 475
   Insn 166: point = 476
   Insn 165: point = 478
  BB 11
   Insn 163: point = 479
   Insn 162: point = 479
   Insn 161: point = 480
   Insn 160: point = 482
  BB 26
   Insn 522: point = 483
  BB 23
   Insn 560: point = 483
   Insn 436: point = 483
   Insn 435: point = 484
   Insn 434: point = 486
   Insn 433: point = 488
   Insn 432: point = 489
   Insn 431: point = 489
   Insn 430: point = 490
   Insn 429: point = 492
   Insn 428: point = 494
   Insn 427: point = 496
   Insn 426: point = 498
   Insn 425: point = 499
   Insn 424: point = 501
   Insn 423: point = 502
   Insn 422: point = 504
   Insn 421: point = 505
   Insn 420: point = 507
   Insn 419: point = 508
   Insn 418: point = 510
   Insn 417: point = 511
   Insn 416: point = 513
   Insn 415: point = 515
   Insn 414: point = 517
   Insn 585: point = 519
   Insn 413: point = 521
   Insn 584: point = 521
   Insn 412: point = 522
   Insn 583: point = 523
   Insn 411: point = 525
   Insn 410: point = 527
   Insn 409: point = 529
   Insn 408: point = 530
   Insn 407: point = 532
   Insn 406: point = 534
   Insn 405: point = 536
   Insn 404: point = 537
   Insn 403: point = 539
   Insn 402: point = 540
   Insn 401: point = 542
   Insn 400: point = 544
   Insn 399: point = 546
   Insn 398: point = 547
   Insn 397: point = 548
   Insn 396: point = 550
   Insn 395: point = 552
   Insn 394: point = 553
   Insn 393: point = 553
   Insn 392: point = 554
   Insn 391: point = 556
   Insn 390: point = 558
   Insn 389: point = 560
   Insn 388: point = 562
   Insn 387: point = 563
   Insn 386: point = 565
   Insn 385: point = 566
   Insn 384: point = 568
   Insn 383: point = 569
   Insn 382: point = 571
   Insn 381: point = 572
   Insn 380: point = 574
   Insn 379: point = 575
   Insn 378: point = 577
   Insn 377: point = 579
   Insn 376: point = 581
   Insn 582: point = 583
   Insn 375: point = 585
   Insn 581: point = 585
   Insn 374: point = 586
   Insn 580: point = 587
   Insn 373: point = 589
   Insn 372: point = 591
   Insn 371: point = 593
   Insn 370: point = 594
   Insn 369: point = 596
   Insn 368: point = 598
   Insn 367: point = 599
   Insn 366: point = 601
   Insn 365: point = 602
   Insn 364: point = 604
   Insn 363: point = 606
  BB 25
   Insn 519: point = 607
   Insn 518: point = 608
   Insn 517: point = 610
   Insn 516: point = 612
   Insn 515: point = 613
   Insn 514: point = 613
   Insn 513: point = 614
   Insn 512: point = 616
   Insn 511: point = 618
   Insn 510: point = 620
   Insn 509: point = 622
   Insn 508: point = 623
   Insn 507: point = 625
   Insn 506: point = 626
   Insn 505: point = 628
   Insn 504: point = 629
   Insn 503: point = 631
   Insn 502: point = 632
   Insn 501: point = 634
   Insn 500: point = 635
   Insn 499: point = 637
   Insn 498: point = 639
   Insn 497: point = 641
   Insn 591: point = 643
   Insn 496: point = 645
   Insn 590: point = 645
   Insn 495: point = 646
   Insn 589: point = 647
   Insn 494: point = 649
   Insn 493: point = 651
   Insn 492: point = 653
   Insn 491: point = 654
   Insn 490: point = 656
   Insn 489: point = 658
   Insn 488: point = 660
   Insn 487: point = 661
   Insn 486: point = 663
   Insn 485: point = 664
   Insn 484: point = 666
   Insn 483: point = 668
   Insn 482: point = 670
   Insn 481: point = 671
   Insn 480: point = 672
   Insn 479: point = 674
   Insn 478: point = 676
   Insn 477: point = 677
   Insn 476: point = 677
   Insn 475: point = 678
   Insn 474: point = 680
   Insn 473: point = 682
   Insn 472: point = 684
   Insn 471: point = 686
   Insn 470: point = 687
   Insn 469: point = 689
   Insn 468: point = 690
   Insn 467: point = 692
   Insn 466: point = 693
   Insn 465: point = 695
   Insn 464: point = 696
   Insn 463: point = 698
   Insn 462: point = 699
   Insn 461: point = 701
   Insn 460: point = 703
   Insn 459: point = 705
   Insn 588: point = 707
   Insn 458: point = 709
   Insn 587: point = 709
   Insn 457: point = 710
   Insn 586: point = 711
   Insn 456: point = 713
   Insn 455: point = 715
   Insn 454: point = 717
   Insn 453: point = 718
   Insn 452: point = 720
   Insn 451: point = 722
   Insn 450: point = 723
   Insn 449: point = 725
   Insn 448: point = 726
   Insn 447: point = 728
   Insn 446: point = 730
  BB 24
   Insn 444: point = 731
   Insn 443: point = 731
   Insn 442: point = 732
   Insn 441: point = 734
  BB 22
   Insn 361: point = 735
   Insn 360: point = 735
   Insn 359: point = 736
   Insn 358: point = 738
  BB 21
   Insn 356: point = 739
   Insn 355: point = 739
   Insn 354: point = 740
   Insn 353: point = 742
 r132: [295..331]
 r155: [233..269]
 r177: [415..451]
 r200: [353..389]
 r227: [549..587]
 r251: [485..523]
 r274: [673..711]
 r298: [609..647]
Compressing live ranges: from 743 to 16 - 2%
Ranges after the compression:
 r132: [2..3]
 r155: [0..1]
 r177: [6..7]
 r200: [4..5]
 r227: [10..11]
 r251: [8..9]
 r274: [14..15]
 r298: [12..13]
  Slot 0 regnos (width = 4):	 132	 298	 274	 251	 227	 200	 177	 155
Changing spilled pseudos to memory in insn #568
Changing spilled pseudos to memory in insn #203
Changing spilled pseudos to memory in insn #571
Changing spilled pseudos to memory in insn #240
Changing spilled pseudos to memory in insn #574
Changing spilled pseudos to memory in insn #284
Changing spilled pseudos to memory in insn #577
Changing spilled pseudos to memory in insn #321
Changing spilled pseudos to memory in insn #580
Changing spilled pseudos to memory in insn #397
Changing spilled pseudos to memory in insn #583
Changing spilled pseudos to memory in insn #435
Changing spilled pseudos to memory in insn #586
Changing spilled pseudos to memory in insn #480
Changing spilled pseudos to memory in insn #589
Changing spilled pseudos to memory in insn #518

********** Local #3: **********

Reusing alternative 0 for insn #518
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 518:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #589
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 589:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #480
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 480:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #586
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 586:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #435
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 435:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #583
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 583:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #397
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 397:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #580
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 580:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #321
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #577
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 577:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #284
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 284:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #574
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 574:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #240
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 240:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #571
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 571:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #203
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 203:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 8 for insn #568
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 568:  (0) m  (1) x {*movsf_internal}
New elimination table:
Can't eliminate 16 to 7 (offset=112, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=80, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 15
changing reg in insn 17
changing reg in insn 18
changing reg in insn 18
changing reg in insn 19
changing reg in insn 22
changing reg in insn 24
changing reg in insn 27
changing reg in insn 28
changing reg in insn 32
changing reg in insn 33
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 39
changing reg in insn 39
changing reg in insn 40
changing reg in insn 40
changing reg in insn 42
changing reg in insn 42
changing reg in insn 43
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 50
changing reg in insn 50
changing reg in insn 51
changing reg in insn 54
changing reg in insn 55
changing reg in insn 55
changing reg in insn 56
changing reg in insn 58
changing reg in insn 59
changing reg in insn 59
changing reg in insn 60
changing reg in insn 60
changing reg in insn 62
changing reg in insn 62
changing reg in insn 62
changing reg in insn 78
changing reg in insn 64
changing reg in insn 65
changing reg in insn 65
changing reg in insn 69
changing reg in insn 70
changing reg in insn 70
changing reg in insn 71
changing reg in insn 71
changing reg in insn 72
changing reg in insn 72
changing reg in insn 74
changing reg in insn 74
changing reg in insn 74
changing reg in insn 75
changing reg in insn 75
changing reg in insn 77
changing reg in insn 77
changing reg in insn 78
changing reg in insn 78
changing reg in insn 79
changing reg in insn 79
changing reg in insn 81
changing reg in insn 85
changing reg in insn 86
changing reg in insn 90
changing reg in insn 91
changing reg in insn 91
changing reg in insn 92
changing reg in insn 96
changing reg in insn 97
changing reg in insn 97
changing reg in insn 98
changing reg in insn 98
changing reg in insn 99
changing reg in insn 99
changing reg in insn 101
changing reg in insn 101
changing reg in insn 102
changing reg in insn 105
changing reg in insn 106
changing reg in insn 106
changing reg in insn 107
changing reg in insn 107
changing reg in insn 109
changing reg in insn 109
changing reg in insn 110
changing reg in insn 113
changing reg in insn 141
changing reg in insn 115
changing reg in insn 116
changing reg in insn 116
changing reg in insn 117
changing reg in insn 119
changing reg in insn 120
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 123
changing reg in insn 123
changing reg in insn 123
changing reg in insn 139
changing reg in insn 125
changing reg in insn 126
changing reg in insn 126
changing reg in insn 130
changing reg in insn 131
changing reg in insn 131
changing reg in insn 132
changing reg in insn 132
changing reg in insn 133
changing reg in insn 133
changing reg in insn 135
changing reg in insn 135
changing reg in insn 135
changing reg in insn 136
changing reg in insn 136
changing reg in insn 138
changing reg in insn 138
changing reg in insn 139
changing reg in insn 139
changing reg in insn 140
changing reg in insn 140
changing reg in insn 141
changing reg in insn 145
changing reg in insn 150
changing reg in insn 147
changing reg in insn 329
changing reg in insn 330
changing reg in insn 330
changing reg in insn 332
changing reg in insn 161
changing reg in insn 162
changing reg in insn 166
changing reg in insn 167
changing reg in insn 171
changing reg in insn 172
changing reg in insn 172
changing reg in insn 174
changing reg in insn 174
changing reg in insn 174
changing reg in insn 204
changing reg in insn 176
changing reg in insn 177
changing reg in insn 177
changing reg in insn 179
changing reg in insn 179
changing reg in insn 180
changing reg in insn 185
changing reg in insn 186
changing reg in insn 186
changing reg in insn 188
changing reg in insn 187
changing reg in insn 188
changing reg in insn 188
changing reg in insn 189
changing reg in insn 190
changing reg in insn 192
changing reg in insn 192
changing reg in insn 192
changing reg in insn 194
changing reg in insn 196
changing reg in insn 197
changing reg in insn 197
changing reg in insn 198
changing reg in insn 199
changing reg in insn 201
changing reg in insn 202
changing reg in insn 202
changing reg in insn 203
changing reg in insn 204
changing reg in insn 206
changing reg in insn 207
changing reg in insn 207
changing reg in insn 208
changing reg in insn 208
changing reg in insn 210
changing reg in insn 210
changing reg in insn 210
changing reg in insn 241
changing reg in insn 212
changing reg in insn 213
changing reg in insn 213
changing reg in insn 214
changing reg in insn 214
changing reg in insn 216
changing reg in insn 216
changing reg in insn 217
changing reg in insn 222
changing reg in insn 223
changing reg in insn 223
changing reg in insn 225
changing reg in insn 224
changing reg in insn 225
changing reg in insn 225
changing reg in insn 226
changing reg in insn 227
changing reg in insn 229
changing reg in insn 229
changing reg in insn 229
changing reg in insn 231
changing reg in insn 233
changing reg in insn 234
changing reg in insn 234
changing reg in insn 235
changing reg in insn 236
changing reg in insn 238
changing reg in insn 239
changing reg in insn 239
changing reg in insn 240
changing reg in insn 241
changing reg in insn 247
changing reg in insn 248
changing reg in insn 252
changing reg in insn 253
changing reg in insn 253
changing reg in insn 255
changing reg in insn 255
changing reg in insn 255
changing reg in insn 285
changing reg in insn 257
changing reg in insn 258
changing reg in insn 258
changing reg in insn 260
changing reg in insn 260
changing reg in insn 261
changing reg in insn 266
changing reg in insn 267
changing reg in insn 267
changing reg in insn 269
changing reg in insn 268
changing reg in insn 269
changing reg in insn 269
changing reg in insn 270
changing reg in insn 271
changing reg in insn 273
changing reg in insn 273
changing reg in insn 273
changing reg in insn 275
changing reg in insn 277
changing reg in insn 278
changing reg in insn 278
changing reg in insn 279
changing reg in insn 280
changing reg in insn 282
changing reg in insn 283
changing reg in insn 283
changing reg in insn 284
changing reg in insn 285
changing reg in insn 287
changing reg in insn 288
changing reg in insn 288
changing reg in insn 289
changing reg in insn 289
changing reg in insn 291
changing reg in insn 291
changing reg in insn 291
changing reg in insn 322
changing reg in insn 293
changing reg in insn 294
changing reg in insn 294
changing reg in insn 295
changing reg in insn 295
changing reg in insn 297
changing reg in insn 297
changing reg in insn 298
changing reg in insn 303
changing reg in insn 304
changing reg in insn 304
changing reg in insn 306
changing reg in insn 305
changing reg in insn 306
changing reg in insn 306
changing reg in insn 307
changing reg in insn 308
changing reg in insn 310
changing reg in insn 310
changing reg in insn 310
changing reg in insn 312
changing reg in insn 314
changing reg in insn 315
changing reg in insn 315
changing reg in insn 316
changing reg in insn 317
changing reg in insn 319
changing reg in insn 320
changing reg in insn 320
changing reg in insn 321
changing reg in insn 322
changing reg in insn 337
changing reg in insn 338
changing reg in insn 338
changing reg in insn 343
changing reg in insn 340
changing reg in insn 526
changing reg in insn 527
changing reg in insn 527
changing reg in insn 529
changing reg in insn 354
changing reg in insn 355
changing reg in insn 359
changing reg in insn 360
changing reg in insn 364
changing reg in insn 365
changing reg in insn 365
changing reg in insn 367
changing reg in insn 367
changing reg in insn 367
changing reg in insn 398
changing reg in insn 369
changing reg in insn 370
changing reg in insn 370
changing reg in insn 372
changing reg in insn 372
changing reg in insn 373
changing reg in insn 378
changing reg in insn 379
changing reg in insn 379
changing reg in insn 381
changing reg in insn 380
changing reg in insn 381
changing reg in insn 381
changing reg in insn 382
changing reg in insn 383
changing reg in insn 385
changing reg in insn 385
changing reg in insn 385
changing reg in insn 387
changing reg in insn 389
changing reg in insn 390
changing reg in insn 390
changing reg in insn 391
changing reg in insn 391
changing reg in insn 392
changing reg in insn 393
changing reg in insn 395
changing reg in insn 396
changing reg in insn 396
changing reg in insn 397
changing reg in insn 398
changing reg in insn 400
changing reg in insn 401
changing reg in insn 401
changing reg in insn 402
changing reg in insn 402
changing reg in insn 404
changing reg in insn 404
changing reg in insn 404
changing reg in insn 436
changing reg in insn 406
changing reg in insn 407
changing reg in insn 407
changing reg in insn 408
changing reg in insn 408
changing reg in insn 410
changing reg in insn 410
changing reg in insn 411
changing reg in insn 416
changing reg in insn 417
changing reg in insn 417
changing reg in insn 419
changing reg in insn 418
changing reg in insn 419
changing reg in insn 419
changing reg in insn 420
changing reg in insn 421
changing reg in insn 423
changing reg in insn 423
changing reg in insn 423
changing reg in insn 425
changing reg in insn 427
changing reg in insn 428
changing reg in insn 428
changing reg in insn 429
changing reg in insn 429
changing reg in insn 430
changing reg in insn 431
changing reg in insn 433
changing reg in insn 434
changing reg in insn 434
changing reg in insn 435
changing reg in insn 436
changing reg in insn 442
changing reg in insn 443
changing reg in insn 447
changing reg in insn 448
changing reg in insn 448
changing reg in insn 450
changing reg in insn 450
changing reg in insn 450
changing reg in insn 481
changing reg in insn 452
changing reg in insn 453
changing reg in insn 453
changing reg in insn 455
changing reg in insn 455
changing reg in insn 456
changing reg in insn 461
changing reg in insn 462
changing reg in insn 462
changing reg in insn 464
changing reg in insn 463
changing reg in insn 464
changing reg in insn 464
changing reg in insn 465
changing reg in insn 466
changing reg in insn 468
changing reg in insn 468
changing reg in insn 468
changing reg in insn 470
changing reg in insn 472
changing reg in insn 473
changing reg in insn 473
changing reg in insn 474
changing reg in insn 474
changing reg in insn 475
changing reg in insn 476
changing reg in insn 478
changing reg in insn 479
changing reg in insn 479
changing reg in insn 480
changing reg in insn 481
changing reg in insn 483
changing reg in insn 484
changing reg in insn 484
changing reg in insn 485
changing reg in insn 485
changing reg in insn 487
changing reg in insn 487
changing reg in insn 487
changing reg in insn 519
changing reg in insn 489
changing reg in insn 490
changing reg in insn 490
changing reg in insn 491
changing reg in insn 491
changing reg in insn 493
changing reg in insn 493
changing reg in insn 494
changing reg in insn 499
changing reg in insn 500
changing reg in insn 500
changing reg in insn 502
changing reg in insn 501
changing reg in insn 502
changing reg in insn 502
changing reg in insn 503
changing reg in insn 504
changing reg in insn 506
changing reg in insn 506
changing reg in insn 506
changing reg in insn 508
changing reg in insn 510
changing reg in insn 511
changing reg in insn 511
changing reg in insn 512
changing reg in insn 512
changing reg in insn 513
changing reg in insn 514
changing reg in insn 516
changing reg in insn 517
changing reg in insn 517
changing reg in insn 518
changing reg in insn 519
changing reg in insn 533
changing reg in insn 536
changing reg in insn 536
changing reg in insn 540
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 15
changing reg in insn 16
changing reg in insn 17
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 24
changing reg in insn 25
changing reg in insn 23
changing reg in insn 24
changing reg in insn 26
changing reg in insn 27
changing reg in insn 31
changing reg in insn 32
changing reg in insn 36
changing reg in insn 37
changing reg in insn 41
changing reg in insn 43
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 49
changing reg in insn 51
changing reg in insn 52
changing reg in insn 53
changing reg in insn 54
changing reg in insn 61
changing reg in insn 62
changing reg in insn 63
changing reg in insn 64
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 73
changing reg in insn 74
changing reg in insn 76
changing reg in insn 77
changing reg in insn 80
changing reg in insn 81
changing reg in insn 84
changing reg in insn 85
changing reg in insn 89
changing reg in insn 90
changing reg in insn 95
changing reg in insn 96
changing reg in insn 100
changing reg in insn 102
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 108
changing reg in insn 110
changing reg in insn 111
changing reg in insn 112
changing reg in insn 113
changing reg in insn 114
changing reg in insn 115
changing reg in insn 122
changing reg in insn 123
changing reg in insn 124
changing reg in insn 125
changing reg in insn 128
changing reg in insn 129
changing reg in insn 129
changing reg in insn 130
changing reg in insn 134
changing reg in insn 135
changing reg in insn 137
changing reg in insn 138
changing reg in insn 144
changing reg in insn 145
changing reg in insn 146
changing reg in insn 147
changing reg in insn 149
changing reg in insn 150
changing reg in insn 160
changing reg in insn 161
changing reg in insn 165
changing reg in insn 166
changing reg in insn 170
changing reg in insn 171
changing reg in insn 173
changing reg in insn 174
changing reg in insn 175
changing reg in insn 176
changing reg in insn 178
changing reg in insn 181
changing reg in insn 183
changing reg in insn 184
changing reg in insn 184
changing reg in insn 185
changing reg in insn 191
changing reg in insn 192
changing reg in insn 193
changing reg in insn 195
changing reg in insn 196
changing reg in insn 205
changing reg in insn 206
changing reg in insn 209
changing reg in insn 210
changing reg in insn 211
changing reg in insn 212
changing reg in insn 215
changing reg in insn 218
changing reg in insn 220
changing reg in insn 221
changing reg in insn 221
changing reg in insn 222
changing reg in insn 228
changing reg in insn 229
changing reg in insn 230
changing reg in insn 232
changing reg in insn 233
changing reg in insn 246
changing reg in insn 247
changing reg in insn 251
changing reg in insn 252
changing reg in insn 254
changing reg in insn 255
changing reg in insn 256
changing reg in insn 257
changing reg in insn 259
changing reg in insn 262
changing reg in insn 264
changing reg in insn 265
changing reg in insn 265
changing reg in insn 266
changing reg in insn 272
changing reg in insn 273
changing reg in insn 274
changing reg in insn 276
changing reg in insn 277
changing reg in insn 286
changing reg in insn 287
changing reg in insn 290
changing reg in insn 291
changing reg in insn 292
changing reg in insn 293
changing reg in insn 296
changing reg in insn 299
changing reg in insn 301
changing reg in insn 302
changing reg in insn 302
changing reg in insn 303
changing reg in insn 309
changing reg in insn 310
changing reg in insn 311
changing reg in insn 313
changing reg in insn 314
changing reg in insn 328
changing reg in insn 329
changing reg in insn 336
changing reg in insn 337
changing reg in insn 339
changing reg in insn 340
changing reg in insn 342
changing reg in insn 343
changing reg in insn 353
changing reg in insn 354
changing reg in insn 358
changing reg in insn 359
changing reg in insn 363
changing reg in insn 364
changing reg in insn 366
changing reg in insn 367
changing reg in insn 368
changing reg in insn 369
changing reg in insn 371
changing reg in insn 374
changing reg in insn 376
changing reg in insn 377
changing reg in insn 377
changing reg in insn 378
changing reg in insn 384
changing reg in insn 385
changing reg in insn 386
changing reg in insn 388
changing reg in insn 389
changing reg in insn 399
changing reg in insn 400
changing reg in insn 403
changing reg in insn 404
changing reg in insn 405
changing reg in insn 406
changing reg in insn 409
changing reg in insn 412
changing reg in insn 414
changing reg in insn 415
changing reg in insn 415
changing reg in insn 416
changing reg in insn 422
changing reg in insn 423
changing reg in insn 424
changing reg in insn 426
changing reg in insn 427
changing reg in insn 441
changing reg in insn 442
changing reg in insn 446
changing reg in insn 447
changing reg in insn 449
changing reg in insn 450
changing reg in insn 451
changing reg in insn 452
changing reg in insn 454
changing reg in insn 457
changing reg in insn 459
changing reg in insn 460
changing reg in insn 460
changing reg in insn 461
changing reg in insn 467
changing reg in insn 468
changing reg in insn 469
changing reg in insn 471
changing reg in insn 472
changing reg in insn 482
changing reg in insn 483
changing reg in insn 486
changing reg in insn 487
changing reg in insn 488
changing reg in insn 489
changing reg in insn 492
changing reg in insn 495
changing reg in insn 497
changing reg in insn 498
changing reg in insn 498
changing reg in insn 499
changing reg in insn 505
changing reg in insn 506
changing reg in insn 507
changing reg in insn 509
changing reg in insn 510
changing reg in insn 525
changing reg in insn 526
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 118.
verify found no changes in insn with uid = 200.
verify found no changes in insn with uid = 237.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 318.
verify found no changes in insn with uid = 394.
verify found no changes in insn with uid = 432.
verify found no changes in insn with uid = 477.
verify found no changes in insn with uid = 515.


int filter(float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 27[xmm6] 28[xmm7]
;;  ref usage 	r0={198d,198u} r1={61d,51u,20e} r2={11d,1u} r3={9d,9u} r4={11d,1u} r5={11d,1u} r6={1d,168u} r7={1d,38u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r17={131d,16u} r18={10d} r19={10d} r20={1d,1u,27e} r21={125d,126u,10e} r22={73d,62u,2e} r23={15d,4u} r24={13d,2u} r25={13d,2u} r26={13d,2u} r27={12d,1u} r28={12d,1u} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} 
;;    total ref usage 1756{1013d,684u,59e} in 516{506 regular + 10 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 62 63 316 317 318 319 320 321 322 323 324
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_preproc.cpp:433 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ preprocess ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:435 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SF 0 ax [316])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (nil))
(insn 11 10 12 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 last_point_quality_unsup+0 S4 A32])
        (reg:SF 0 ax [316])) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [316])
        (nil)))
(insn 12 11 13 2 (set (reg:SF 0 ax [317])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 first_point_ecc_unsup+0 S4 A32])
        (reg:SF 0 ax [317])) sim2fitman_preproc.cpp:437 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [317])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 0 ax [318])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:SF 22 xmm1 [orig:59 D.6909 ] [59])
        (mem/j:SF (reg/f:DI 0 ax [318]) [0 procpar_info_6(D)->acquision_time+0 S4 A64])) sim2fitman_preproc.cpp:439 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [318])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 0 ax [319])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (reg:SI 0 ax [orig:60 D.6910 ] [60])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [319])
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [319])
        (nil)))
(insn 18 17 562 2 (set (reg:SF 21 xmm0 [orig:61 D.6909 ] [61])
        (float:SF (reg:SI 0 ax [orig:60 D.6910 ] [60]))) sim2fitman_preproc.cpp:439 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.6910 ] [60])
        (nil)))
(insn 562 18 19 2 (set (reg:SF 22 xmm1 [320])
        (reg:SF 22 xmm1 [orig:59 D.6909 ] [59])) sim2fitman_preproc.cpp:439 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:59 D.6909 ] [59])
        (nil)))
(insn 19 562 563 2 (set (reg:SF 22 xmm1 [320])
        (div:SF (reg:SF 22 xmm1 [320])
            (reg:SF 21 xmm0 [orig:61 D.6909 ] [61]))) sim2fitman_preproc.cpp:439 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:61 D.6909 ] [61])
        (nil)))
(insn 563 19 20 2 (set (reg:SF 21 xmm0 [320])
        (reg:SF 22 xmm1 [320])) sim2fitman_preproc.cpp:439 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [320])
        (nil)))
(insn 20 563 21 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32])
        (reg:SF 21 xmm0 [320])) sim2fitman_preproc.cpp:439 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [320])
        (nil)))
(insn 21 20 22 2 (set (reg/f:DI 0 ax [321])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:440 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:SF 21 xmm0 [orig:62 D.6909 ] [62])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [321])
                (const_int 48 [0x30])) [0 preprocess_11(D)->pre_delay_time+0 S4 A32])) sim2fitman_preproc.cpp:440 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [321])
        (nil)))
(insn 23 22 24 2 (set (reg:SF 22 xmm1 [323])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:440 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+6 [0x0.f424p+20])
        (nil)))
(insn 24 23 25 2 (set (reg:SF 21 xmm0 [322])
        (div:SF (reg:SF 21 xmm0 [orig:62 D.6909 ] [62])
            (reg:SF 22 xmm1 [323]))) sim2fitman_preproc.cpp:440 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [323])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:62 D.6909 ] [62])
            (nil))))
(insn 25 24 26 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32])
        (reg:SF 21 xmm0 [322])) sim2fitman_preproc.cpp:440 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [322])
        (nil)))
(insn 26 25 27 2 (set (reg/f:DI 0 ax [324])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:446 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:SI 0 ax [orig:63 D.6910 ] [63])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [324])
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:446 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [324])
        (nil)))
(insn 28 27 29 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:63 D.6910 ] [63])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:446 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.6910 ] [63])
        (nil)))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) sim2fitman_preproc.cpp:446 612 {*jcc_1}
     (nil)
 -> 82)
;;  succ:       3 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 325
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg/f:DI 0 ax [325])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:446 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 3 (set (reg:SI 0 ax [orig:64 D.6910 ] [64])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [325])
                (const_int 52 [0x34])) [0 preprocess_11(D)->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:446 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [325])
        (nil)))
(insn 33 32 34 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:64 D.6910 ] [64])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:446 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:64 D.6910 ] [64])
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) sim2fitman_preproc.cpp:446 612 {*jcc_1}
     (nil)
 -> 82)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 4 (set (reg/f:DI 0 ax [326])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:447 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 4 (set (reg:SI 0 ax [orig:65 D.6910 ] [65])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [326])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:447 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [326])
        (nil)))
(insn 38 37 39 4 (set (reg:DI 0 ax [orig:66 D.6911 ] [66])
        (sign_extend:DI (reg:SI 0 ax [orig:65 D.6910 ] [65]))) sim2fitman_preproc.cpp:447 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:65 D.6910 ] [65])
        (nil)))
(insn 39 38 40 4 (parallel [
            (set (reg:DI 0 ax [orig:67 D.6911 ] [67])
                (ashift:DI (reg:DI 0 ax [orig:66 D.6911 ] [66])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:447 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:66 D.6911 ] [66])
        (nil)))
(insn 40 39 41 4 (parallel [
            (set (reg:DI 1 dx [orig:68 D.6912 ] [68])
                (plus:DI (reg:DI 0 ax [orig:67 D.6911 ] [67])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:447 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:67 D.6911 ] [67])
        (nil)))
(insn 41 40 42 4 (set (reg/f:DI 0 ax [327])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:447 87 {*movdi_internal_rex64}
     (nil))
(insn 42 41 43 4 (parallel [
            (set (reg/f:DI 0 ax [orig:69 D.6913 ] [69])
                (plus:DI (reg/f:DI 0 ax [327])
                    (reg:DI 1 dx [orig:68 D.6912 ] [68])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:447 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [327])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.6912 ] [68])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:68 D.6912 ] [68]))
                (nil)))))
(insn 43 42 44 4 (set (reg:SF 0 ax [328])
        (mem:SF (reg/f:DI 0 ax [orig:69 D.6913 ] [69]) [0 *_21+0 S4 A32])) sim2fitman_preproc.cpp:447 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:69 D.6913 ] [69])
        (nil)))
(insn 44 43 45 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 last_point_quality_unsup+0 S4 A32])
        (reg:SF 0 ax [328])) sim2fitman_preproc.cpp:447 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [328])
        (nil)))
(insn 45 44 46 4 (set (reg/f:DI 0 ax [329])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:448 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 4 (set (reg:SI 0 ax [orig:70 D.6910 ] [70])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [329])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:448 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [329])
        (nil)))
(insn 47 46 48 4 (set (reg:DI 0 ax [orig:71 D.6911 ] [71])
        (sign_extend:DI (reg:SI 0 ax [orig:70 D.6910 ] [70]))) sim2fitman_preproc.cpp:448 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:70 D.6910 ] [70])
        (nil)))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 1 dx [orig:72 D.6911 ] [72])
                (ashift:DI (reg:DI 0 ax [orig:71 D.6911 ] [71])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:448 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:71 D.6911 ] [71])
        (nil)))
(insn 49 48 50 4 (set (reg/f:DI 0 ax [330])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:448 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 4 (parallel [
            (set (reg/f:DI 0 ax [orig:73 D.6913 ] [73])
                (plus:DI (reg/f:DI 0 ax [330])
                    (reg:DI 1 dx [orig:72 D.6911 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:448 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [330])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 D.6911 ] [72])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:72 D.6911 ] [72]))
                (nil)))))
(insn 51 50 52 4 (set (reg:SF 0 ax [331])
        (mem:SF (reg/f:DI 0 ax [orig:73 D.6913 ] [73]) [0 *_26+0 S4 A32])) sim2fitman_preproc.cpp:448 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:73 D.6913 ] [73])
        (nil)))
(insn 52 51 53 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 first_point_ecc_unsup+0 S4 A32])
        (reg:SF 0 ax [331])) sim2fitman_preproc.cpp:448 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [331])
        (nil)))
(insn 53 52 54 4 (set (reg:SF 21 xmm0 [332])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 first_point_ecc_unsup+0 S4 A32])) sim2fitman_preproc.cpp:450 135 {*movsf_internal}
     (nil))
(insn 54 53 55 4 (set (reg:SF 21 xmm0 [orig:74 D.6909 ] [74])
        (div:SF (reg:SF 21 xmm0 [332])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [0 last_point_quality_unsup+0 S4 A32]))) sim2fitman_preproc.cpp:450 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [332])
        (nil)))
(insn 55 54 56 4 (set (reg:DF 21 xmm0 [orig:75 D.6914 ] [75])
        (float_extend:DF (reg:SF 21 xmm0 [orig:74 D.6909 ] [74]))) sim2fitman_preproc.cpp:450 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:74 D.6909 ] [74])
        (nil)))
(insn 56 55 57 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:75 D.6914 ] [75])) sim2fitman_preproc.cpp:450 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:75 D.6914 ] [75])
        (nil)))
(call_insn 57 56 58 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f917db27b00 log>) [0 __builtin_log S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:450 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 58 57 59 4 (set (reg:DF 21 xmm0 [orig:76 D.6914 ] [76])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:450 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 59 58 60 4 (set (reg:SF 21 xmm0 [orig:77 D.6909 ] [77])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:76 D.6914 ] [76]))) sim2fitman_preproc.cpp:450 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:76 D.6914 ] [76])
        (nil)))
(insn 60 59 61 4 (set (reg:DF 21 xmm0 [orig:78 D.6914 ] [78])
        (float_extend:DF (reg:SF 21 xmm0 [orig:77 D.6909 ] [77]))) sim2fitman_preproc.cpp:450 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:77 D.6909 ] [77])
        (nil)))
(insn 61 60 62 4 (set (reg:V2DF 22 xmm1 [333])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:450 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF -0.0 [-0x0.0p+0])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 62 61 63 4 (parallel [
            (set (reg:DF 21 xmm0 [orig:79 D.6914 ] [79])
                (neg:DF (reg:DF 21 xmm0 [orig:78 D.6914 ] [78])))
            (use (reg:V2DF 22 xmm1 [333]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:450 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [333])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:78 D.6914 ] [78])
            (expr_list:REG_EQUAL (neg:DF (reg:DF 21 xmm0 [orig:78 D.6914 ] [78]))
                (nil)))))
(insn 63 62 64 4 (set (reg/f:DI 0 ax [334])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:451 87 {*movdi_internal_rex64}
     (nil))
(insn 64 63 65 4 (set (reg:SI 0 ax [orig:80 D.6910 ] [80])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [334])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [334])
        (nil)))
(insn 65 64 564 4 (parallel [
            (set (reg:SI 0 ax [orig:81 D.6910 ] [81])
                (plus:SI (reg:SI 0 ax [orig:80 D.6910 ] [80])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:80 D.6910 ] [80])
        (nil)))
(insn 564 65 66 4 (set (reg:SI 1 dx [335])
        (reg:SI 0 ax [orig:81 D.6910 ] [81])) sim2fitman_preproc.cpp:451 89 {*movsi_internal}
     (nil))
(insn 66 564 565 4 (parallel [
            (set (reg:SI 1 dx [335])
                (lshiftrt:SI (reg:SI 1 dx [335])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 545 {*lshrsi3_1}
     (nil))
(insn 565 66 67 4 (set (reg:SI 1 dx [335])
        (reg:SI 1 dx [335])) sim2fitman_preproc.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [335])
        (nil)))
(insn 67 565 68 4 (parallel [
            (set (reg:SI 0 ax [336])
                (plus:SI (reg:SI 0 ax [orig:81 D.6910 ] [81])
                    (reg:SI 1 dx [335])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [335])
        (expr_list:REG_DEAD (reg:SI 0 ax [orig:81 D.6910 ] [81])
            (nil))))
(insn 68 67 69 4 (parallel [
            (set (reg:SI 0 ax [337])
                (ashiftrt:SI (reg:SI 0 ax [336])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [336])
        (nil)))
(insn 69 68 70 4 (set (reg:SI 0 ax [orig:82 D.6910 ] [82])
        (reg:SI 0 ax [337])) sim2fitman_preproc.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [337])
        (nil)))
(insn 70 69 71 4 (set (reg:SF 22 xmm1 [orig:83 D.6909 ] [83])
        (float:SF (reg:SI 0 ax [orig:82 D.6910 ] [82]))) sim2fitman_preproc.cpp:451 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:82 D.6910 ] [82])
        (nil)))
(insn 71 70 72 4 (set (reg:SF 22 xmm1 [orig:84 D.6909 ] [84])
        (mult:SF (reg:SF 22 xmm1 [orig:83 D.6909 ] [83])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:451 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:83 D.6909 ] [83])
        (nil)))
(insn 72 71 73 4 (set (reg:SF 22 xmm1 [orig:85 D.6909 ] [85])
        (plus:SF (reg:SF 22 xmm1 [orig:84 D.6909 ] [84])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:451 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:84 D.6909 ] [84])
        (nil)))
(insn 73 72 74 4 (set (reg:V4SF 23 xmm2 [338])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:451 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 74 73 75 4 (parallel [
            (set (reg:SF 22 xmm1 [orig:86 D.6909 ] [86])
                (abs:SF (reg:SF 22 xmm1 [orig:85 D.6909 ] [85])))
            (use (reg:V4SF 23 xmm2 [338]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:451 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 23 xmm2 [338])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:85 D.6909 ] [85])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:85 D.6909 ] [85]))
                (nil)))))
(insn 75 74 76 4 (set (reg:DF 22 xmm1 [orig:87 D.6914 ] [87])
        (float_extend:DF (reg:SF 22 xmm1 [orig:86 D.6909 ] [86]))) sim2fitman_preproc.cpp:451 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:86 D.6909 ] [86])
        (nil)))
(insn 76 75 77 4 (set (reg:DF 23 xmm2 [339])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:451 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.141592653589793115997963468544185161590576171875e+0 [0x0.c90fdaa22168cp+2])
        (nil)))
(insn 77 76 78 4 (set (reg:DF 22 xmm1 [orig:88 D.6914 ] [88])
        (mult:DF (reg:DF 22 xmm1 [orig:87 D.6914 ] [87])
            (reg:DF 23 xmm2 [339]))) sim2fitman_preproc.cpp:451 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 23 xmm2 [339])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:87 D.6914 ] [87])
            (nil))))
(insn 78 77 79 4 (set (reg:DF 21 xmm0 [orig:89 D.6914 ] [89])
        (div:DF (reg:DF 21 xmm0 [orig:79 D.6914 ] [79])
            (reg:DF 22 xmm1 [orig:88 D.6914 ] [88]))) sim2fitman_preproc.cpp:450 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:88 D.6914 ] [88])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:79 D.6914 ] [79])
            (nil))))
(insn 79 78 80 4 (set (reg:SF 21 xmm0 [orig:90 D.6909 ] [90])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:89 D.6914 ] [89]))) sim2fitman_preproc.cpp:451 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:89 D.6914 ] [89])
        (nil)))
(insn 80 79 81 4 (set (reg/f:DI 0 ax [340])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:451 87 {*movdi_internal_rex64}
     (nil))
(insn 81 80 82 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [340])
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])
        (reg:SF 21 xmm0 [orig:90 D.6909 ] [90])) sim2fitman_preproc.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [340])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:90 D.6909 ] [90])
            (nil))))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3
;;              4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 341
(code_label 82 81 83 5 81 "" [2 uses])
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 5 (set (reg/f:DI 0 ax [341])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:454 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 5 (set (reg:SI 0 ax [orig:91 D.6910 ] [91])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [341])
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:454 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [341])
        (nil)))
(insn 86 85 87 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:91 D.6910 ] [91])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:454 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:91 D.6910 ] [91])
        (nil)))
(jump_insn 87 86 88 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) sim2fitman_preproc.cpp:454 612 {*jcc_1}
     (nil)
 -> 142)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 92 93 342
(note 88 87 89 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 6 (set (reg/f:DI 0 ax [342])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:454 87 {*movdi_internal_rex64}
     (nil))
(insn 90 89 91 6 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.6915 ] [92])
                (plus:DI (reg/f:DI 0 ax [342])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:454 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [342])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 91 90 92 6 (set (reg:SI 0 ax [orig:93 D.6910 ] [93])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:92 D.6915 ] [92])
                (const_int 52 [0x34])) [0 _46->pre_quecc_if+0 S4 A32])) sim2fitman_preproc.cpp:454 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:92 D.6915 ] [92])
        (nil)))
(insn 92 91 93 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 D.6910 ] [93])
            (const_int 1 [0x1]))) sim2fitman_preproc.cpp:454 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:93 D.6910 ] [93])
        (nil)))
(jump_insn 93 92 94 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) sim2fitman_preproc.cpp:454 612 {*jcc_1}
     (nil)
 -> 142)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357
(note 94 93 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 7 (set (reg/f:DI 0 ax [343])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:455 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 7 (set (reg:SI 0 ax [orig:94 D.6910 ] [94])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [343])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:455 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [343])
        (nil)))
(insn 97 96 98 7 (set (reg:DI 0 ax [orig:95 D.6911 ] [95])
        (sign_extend:DI (reg:SI 0 ax [orig:94 D.6910 ] [94]))) sim2fitman_preproc.cpp:455 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:94 D.6910 ] [94])
        (nil)))
(insn 98 97 99 7 (parallel [
            (set (reg:DI 0 ax [orig:96 D.6911 ] [96])
                (ashift:DI (reg:DI 0 ax [orig:95 D.6911 ] [95])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:455 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:95 D.6911 ] [95])
        (nil)))
(insn 99 98 100 7 (parallel [
            (set (reg:DI 1 dx [orig:97 D.6912 ] [97])
                (plus:DI (reg:DI 0 ax [orig:96 D.6911 ] [96])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:455 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:96 D.6911 ] [96])
        (nil)))
(insn 100 99 101 7 (set (reg/f:DI 0 ax [344])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:455 87 {*movdi_internal_rex64}
     (nil))
(insn 101 100 102 7 (parallel [
            (set (reg/f:DI 0 ax [orig:98 D.6913 ] [98])
                (plus:DI (reg/f:DI 0 ax [344])
                    (reg:DI 1 dx [orig:97 D.6912 ] [97])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:455 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [344])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:97 D.6912 ] [97])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:97 D.6912 ] [97]))
                (nil)))))
(insn 102 101 103 7 (set (reg:SF 0 ax [345])
        (mem:SF (reg/f:DI 0 ax [orig:98 D.6913 ] [98]) [0 *_52+0 S4 A32])) sim2fitman_preproc.cpp:455 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:98 D.6913 ] [98])
        (nil)))
(insn 103 102 104 7 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 last_point_quality_unsup+0 S4 A32])
        (reg:SF 0 ax [345])) sim2fitman_preproc.cpp:455 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [345])
        (nil)))
(insn 104 103 105 7 (set (reg/f:DI 0 ax [346])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:456 87 {*movdi_internal_rex64}
     (nil))
(insn 105 104 106 7 (set (reg:SI 0 ax [orig:99 D.6910 ] [99])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [346])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:456 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [346])
        (nil)))
(insn 106 105 107 7 (set (reg:DI 0 ax [orig:100 D.6911 ] [100])
        (sign_extend:DI (reg:SI 0 ax [orig:99 D.6910 ] [99]))) sim2fitman_preproc.cpp:456 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:99 D.6910 ] [99])
        (nil)))
(insn 107 106 108 7 (parallel [
            (set (reg:DI 1 dx [orig:101 D.6911 ] [101])
                (ashift:DI (reg:DI 0 ax [orig:100 D.6911 ] [100])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:456 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:100 D.6911 ] [100])
        (nil)))
(insn 108 107 109 7 (set (reg/f:DI 0 ax [347])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:456 87 {*movdi_internal_rex64}
     (nil))
(insn 109 108 110 7 (parallel [
            (set (reg/f:DI 0 ax [orig:102 D.6913 ] [102])
                (plus:DI (reg/f:DI 0 ax [347])
                    (reg:DI 1 dx [orig:101 D.6911 ] [101])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:456 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [347])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:101 D.6911 ] [101])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:101 D.6911 ] [101]))
                (nil)))))
(insn 110 109 111 7 (set (reg:SF 0 ax [348])
        (mem:SF (reg/f:DI 0 ax [orig:102 D.6913 ] [102]) [0 *_57+0 S4 A32])) sim2fitman_preproc.cpp:456 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:102 D.6913 ] [102])
        (nil)))
(insn 111 110 112 7 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 first_point_ecc_unsup+0 S4 A32])
        (reg:SF 0 ax [348])) sim2fitman_preproc.cpp:456 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [348])
        (nil)))
(insn 112 111 113 7 (set (reg/f:DI 0 ax [349])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:458 87 {*movdi_internal_rex64}
     (nil))
(insn 113 112 114 7 (parallel [
            (set (reg/f:DI 3 bx [orig:103 D.6915 ] [103])
                (plus:DI (reg/f:DI 0 ax [349])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:458 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [349])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 114 113 115 7 (set (reg:SF 21 xmm0 [350])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 first_point_ecc_unsup+0 S4 A32])) sim2fitman_preproc.cpp:458 135 {*movsf_internal}
     (nil))
(insn 115 114 116 7 (set (reg:SF 21 xmm0 [orig:104 D.6909 ] [104])
        (div:SF (reg:SF 21 xmm0 [350])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [0 last_point_quality_unsup+0 S4 A32]))) sim2fitman_preproc.cpp:458 786 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [350])
        (nil)))
(insn 116 115 117 7 (set (reg:DF 21 xmm0 [orig:105 D.6914 ] [105])
        (float_extend:DF (reg:SF 21 xmm0 [orig:104 D.6909 ] [104]))) sim2fitman_preproc.cpp:458 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:104 D.6909 ] [104])
        (nil)))
(insn 117 116 118 7 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:105 D.6914 ] [105])) sim2fitman_preproc.cpp:458 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:105 D.6914 ] [105])
        (nil)))
(call_insn 118 117 119 7 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f917db27b00 log>) [0 __builtin_log S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:458 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 119 118 120 7 (set (reg:DF 21 xmm0 [orig:106 D.6914 ] [106])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:458 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 120 119 121 7 (set (reg:SF 21 xmm0 [orig:107 D.6909 ] [107])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:106 D.6914 ] [106]))) sim2fitman_preproc.cpp:458 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:106 D.6914 ] [106])
        (nil)))
(insn 121 120 122 7 (set (reg:DF 21 xmm0 [orig:108 D.6914 ] [108])
        (float_extend:DF (reg:SF 21 xmm0 [orig:107 D.6909 ] [107]))) sim2fitman_preproc.cpp:458 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:107 D.6909 ] [107])
        (nil)))
(insn 122 121 123 7 (set (reg:V2DF 22 xmm1 [351])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:458 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF -0.0 [-0x0.0p+0])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 123 122 124 7 (parallel [
            (set (reg:DF 21 xmm0 [orig:109 D.6914 ] [109])
                (neg:DF (reg:DF 21 xmm0 [orig:108 D.6914 ] [108])))
            (use (reg:V2DF 22 xmm1 [351]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:458 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [351])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:108 D.6914 ] [108])
            (expr_list:REG_EQUAL (neg:DF (reg:DF 21 xmm0 [orig:108 D.6914 ] [108]))
                (nil)))))
(insn 124 123 125 7 (set (reg/f:DI 0 ax [352])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:459 87 {*movdi_internal_rex64}
     (nil))
(insn 125 124 126 7 (set (reg:SI 0 ax [orig:110 D.6910 ] [110])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [352])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:459 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [352])
        (nil)))
(insn 126 125 566 7 (parallel [
            (set (reg:SI 0 ax [orig:111 D.6910 ] [111])
                (plus:SI (reg:SI 0 ax [orig:110 D.6910 ] [110])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:110 D.6910 ] [110])
        (nil)))
(insn 566 126 127 7 (set (reg:SI 1 dx [353])
        (reg:SI 0 ax [orig:111 D.6910 ] [111])) sim2fitman_preproc.cpp:459 89 {*movsi_internal}
     (nil))
(insn 127 566 567 7 (parallel [
            (set (reg:SI 1 dx [353])
                (lshiftrt:SI (reg:SI 1 dx [353])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 545 {*lshrsi3_1}
     (nil))
(insn 567 127 128 7 (set (reg:SI 1 dx [353])
        (reg:SI 1 dx [353])) sim2fitman_preproc.cpp:459 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [353])
        (nil)))
(insn 128 567 129 7 (parallel [
            (set (reg:SI 0 ax [354])
                (plus:SI (reg:SI 0 ax [orig:111 D.6910 ] [111])
                    (reg:SI 1 dx [353])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [353])
        (expr_list:REG_DEAD (reg:SI 0 ax [orig:111 D.6910 ] [111])
            (nil))))
(insn 129 128 130 7 (parallel [
            (set (reg:SI 0 ax [355])
                (ashiftrt:SI (reg:SI 0 ax [354])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [354])
        (nil)))
(insn 130 129 131 7 (set (reg:SI 0 ax [orig:112 D.6910 ] [112])
        (reg:SI 0 ax [355])) sim2fitman_preproc.cpp:459 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [355])
        (nil)))
(insn 131 130 132 7 (set (reg:SF 22 xmm1 [orig:113 D.6909 ] [113])
        (float:SF (reg:SI 0 ax [orig:112 D.6910 ] [112]))) sim2fitman_preproc.cpp:459 240 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:112 D.6910 ] [112])
        (nil)))
(insn 132 131 133 7 (set (reg:SF 22 xmm1 [orig:114 D.6909 ] [114])
        (mult:SF (reg:SF 22 xmm1 [orig:113 D.6909 ] [113])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:459 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:113 D.6909 ] [113])
        (nil)))
(insn 133 132 134 7 (set (reg:SF 22 xmm1 [orig:115 D.6909 ] [115])
        (plus:SF (reg:SF 22 xmm1 [orig:114 D.6909 ] [114])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:459 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:114 D.6909 ] [114])
        (nil)))
(insn 134 133 135 7 (set (reg:V4SF 23 xmm2 [356])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:459 1150 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 135 134 136 7 (parallel [
            (set (reg:SF 22 xmm1 [orig:116 D.6909 ] [116])
                (abs:SF (reg:SF 22 xmm1 [orig:115 D.6909 ] [115])))
            (use (reg:V4SF 23 xmm2 [356]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:459 470 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 23 xmm2 [356])
        (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:115 D.6909 ] [115])
            (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:115 D.6909 ] [115]))
                (nil)))))
(insn 136 135 137 7 (set (reg:DF 22 xmm1 [orig:117 D.6914 ] [117])
        (float_extend:DF (reg:SF 22 xmm1 [orig:116 D.6909 ] [116]))) sim2fitman_preproc.cpp:459 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:116 D.6909 ] [116])
        (nil)))
(insn 137 136 138 7 (set (reg:DF 23 xmm2 [357])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:459 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.141592653589793115997963468544185161590576171875e+0 [0x0.c90fdaa22168cp+2])
        (nil)))
(insn 138 137 139 7 (set (reg:DF 22 xmm1 [orig:118 D.6914 ] [118])
        (mult:DF (reg:DF 22 xmm1 [orig:117 D.6914 ] [117])
            (reg:DF 23 xmm2 [357]))) sim2fitman_preproc.cpp:459 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 23 xmm2 [357])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:117 D.6914 ] [117])
            (nil))))
(insn 139 138 140 7 (set (reg:DF 21 xmm0 [orig:119 D.6914 ] [119])
        (div:DF (reg:DF 21 xmm0 [orig:109 D.6914 ] [109])
            (reg:DF 22 xmm1 [orig:118 D.6914 ] [118]))) sim2fitman_preproc.cpp:458 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:118 D.6914 ] [118])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:109 D.6914 ] [109])
            (nil))))
(insn 140 139 141 7 (set (reg:SF 21 xmm0 [orig:120 D.6909 ] [120])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:119 D.6914 ] [119]))) sim2fitman_preproc.cpp:459 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:119 D.6914 ] [119])
        (nil)))
(insn 141 140 142 7 (set (mem/j:SF (plus:DI (reg/f:DI 3 bx [orig:103 D.6915 ] [103])
                (const_int 28 [0x1c])) [0 _59->comp_filter+0 S4 A32])
        (reg:SF 21 xmm0 [orig:120 D.6909 ] [120])) sim2fitman_preproc.cpp:459 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:120 D.6909 ] [120])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:103 D.6915 ] [103])
            (nil))))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6
;;              7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 121 358 359
(code_label 142 141 143 8 82 "" [2 uses])
(note 143 142 144 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 8 (set (reg/f:DI 0 ax [358])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:464 87 {*movdi_internal_rex64}
     (nil))
(insn 145 144 146 8 (set (reg:SF 21 xmm0 [orig:121 D.6909 ] [121])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [358])
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:464 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [358])
        (nil)))
(insn 146 145 147 8 (set (reg:SF 22 xmm1 [359])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:464 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 147 146 148 8 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:121 D.6909 ] [121])
            (reg:SF 22 xmm1 [359]))) sim2fitman_preproc.cpp:464 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [359])
        (nil)))
(jump_insn 148 147 545 8 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 552)
            (pc))) sim2fitman_preproc.cpp:464 612 {*jcc_1}
     (nil)
 -> 552)
;;  succ:       10
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	 17 [flags] 360
(note 545 148 149 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 149 545 150 9 (set (reg:SF 22 xmm1 [360])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:464 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 150 149 151 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:121 D.6909 ] [121])
            (reg:SF 22 xmm1 [360]))) sim2fitman_preproc.cpp:464 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [360])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:121 D.6909 ] [121])
            (nil))))
(jump_insn 151 150 552 9 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 334)
            (pc))) sim2fitman_preproc.cpp:464 612 {*jcc_1}
     (nil)
 -> 334)
;;  succ:       10 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 552 151 155 10 96 "" [1 uses])
(note 155 552 156 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 554 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:466 89 {*movsi_internal}
     (nil))
(jump_insn 554 156 555 10 (set (pc)
        (label_ref 326)) sim2fitman_preproc.cpp:466 650 {jump}
     (nil)
 -> 326)
;;  succ:       17 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 555 554 331)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 124 361
(code_label 331 555 159 11 88 "" [1 uses])
(note 159 331 160 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 11 (set (reg/f:DI 0 ax [361])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:467 87 {*movdi_internal_rex64}
     (nil))
(insn 161 160 162 11 (set (reg:SI 0 ax [orig:124 D.6910 ] [124])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [361])
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [361])
        (nil)))
(insn 162 161 163 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:124 D.6910 ] [124])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:467 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:124 D.6910 ] [124])
        (nil)))
(jump_insn 163 162 164 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) sim2fitman_preproc.cpp:467 612 {*jcc_1}
     (nil)
 -> 244)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 125 362
(note 164 163 165 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 12 (set (reg/f:DI 0 ax [362])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:467 87 {*movdi_internal_rex64}
     (nil))
(insn 166 165 167 12 (set (reg:SI 0 ax [orig:125 D.6910 ] [125])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [362])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [362])
        (nil)))
(insn 167 166 168 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:125 D.6910 ] [125])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:467 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:125 D.6910 ] [125])
        (nil)))
(jump_insn 168 167 169 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) sim2fitman_preproc.cpp:467 612 {*jcc_1}
     (nil)
 -> 244)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384
(note 169 168 170 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 170 169 171 13 (set (reg:SI 0 ax [363])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 171 170 172 13 (set (reg:DI 0 ax [orig:126 D.6911 ] [126])
        (sign_extend:DI (reg:SI 0 ax [363]))) sim2fitman_preproc.cpp:468 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [363])
        (nil)))
(insn 172 171 173 13 (parallel [
            (set (reg:DI 1 dx [orig:127 D.6911 ] [127])
                (ashift:DI (reg:DI 0 ax [orig:126 D.6911 ] [126])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:126 D.6911 ] [126])
        (nil)))
(insn 173 172 174 13 (set (reg/f:DI 0 ax [364])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:468 87 {*movdi_internal_rex64}
     (nil))
(insn 174 173 175 13 (parallel [
            (set (reg/f:DI 3 bx [orig:128 D.6913 ] [128])
                (plus:DI (reg:DI 1 dx [orig:127 D.6911 ] [127])
                    (reg/f:DI 0 ax [364])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [364])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:127 D.6911 ] [127])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:127 D.6911 ] [127]))
                (nil)))))
(insn 175 174 176 13 (set (reg:SI 0 ax [365])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 176 175 177 13 (set (reg:DI 0 ax [orig:129 D.6911 ] [129])
        (sign_extend:DI (reg:SI 0 ax [365]))) sim2fitman_preproc.cpp:468 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [365])
        (nil)))
(insn 177 176 178 13 (parallel [
            (set (reg:DI 1 dx [orig:130 D.6911 ] [130])
                (ashift:DI (reg:DI 0 ax [orig:129 D.6911 ] [129])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:129 D.6911 ] [129])
        (nil)))
(insn 178 177 179 13 (set (reg/f:DI 0 ax [366])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:468 87 {*movdi_internal_rex64}
     (nil))
(insn 179 178 180 13 (parallel [
            (set (reg/f:DI 0 ax [orig:131 D.6913 ] [131])
                (plus:DI (reg/f:DI 0 ax [366])
                    (reg:DI 1 dx [orig:130 D.6911 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [366])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:130 D.6911 ] [130])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:130 D.6911 ] [130]))
                (nil)))))
(insn 180 179 568 13 (set (reg:SF 24 xmm3 [orig:132 D.6909 ] [132])
        (mem:SF (reg/f:DI 0 ax [orig:131 D.6913 ] [131]) [0 *_89+0 S4 A32])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:131 D.6913 ] [131])
        (nil)))
(insn 568 180 593 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 24 xmm3 [orig:132 D.6909 ] [132])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 24 xmm3 [orig:132 D.6909 ] [132])
        (nil)))
(note 593 568 181 13 NOTE_INSN_DELETED)
(insn 181 593 569 13 (set (reg:SI 0 ax [367])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 569 181 182 13 (set (reg:SI 1 dx [368])
        (reg:SI 0 ax [367])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (nil))
(insn 182 569 570 13 (parallel [
            (set (reg:SI 1 dx [368])
                (lshiftrt:SI (reg:SI 1 dx [368])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 545 {*lshrsi3_1}
     (nil))
(insn 570 182 183 13 (set (reg:SI 1 dx [368])
        (reg:SI 1 dx [368])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [368])
        (nil)))
(insn 183 570 184 13 (parallel [
            (set (reg:SI 0 ax [369])
                (plus:SI (reg:SI 0 ax [367])
                    (reg:SI 1 dx [368])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [368])
        (expr_list:REG_DEAD (reg:SI 0 ax [367])
            (nil))))
(insn 184 183 185 13 (parallel [
            (set (reg:SI 0 ax [370])
                (ashiftrt:SI (reg:SI 0 ax [369])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [369])
        (nil)))
(insn 185 184 186 13 (set (reg:SI 0 ax [orig:133 D.6910 ] [133])
        (reg:SI 0 ax [370])) sim2fitman_preproc.cpp:468 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [370])
        (nil)))
(insn 186 185 187 13 (set (reg:DF 22 xmm1 [orig:134 D.6914 ] [134])
        (float:DF (reg:SI 0 ax [orig:133 D.6910 ] [133]))) sim2fitman_preproc.cpp:468 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:133 D.6910 ] [133])
        (nil)))
(insn 187 186 188 13 (set (reg:DF 21 xmm0 [orig:135 D.6914 ] [135])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:468 159 {*extendsfdf2_sse}
     (nil))
(insn 188 187 189 13 (set (reg:DF 22 xmm1 [orig:136 D.6914 ] [136])
        (mult:DF (reg:DF 22 xmm1 [orig:134 D.6914 ] [134])
            (reg:DF 21 xmm0 [orig:135 D.6914 ] [135]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:135 D.6914 ] [135])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:134 D.6914 ] [134])
            (nil))))
(insn 189 188 190 13 (set (reg:DF 21 xmm0 [orig:137 D.6914 ] [137])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:468 159 {*extendsfdf2_sse}
     (nil))
(insn 190 189 191 13 (set (reg:DF 21 xmm0 [orig:138 D.6914 ] [138])
        (plus:DF (reg:DF 21 xmm0 [orig:137 D.6914 ] [137])
            (reg:DF 22 xmm1 [orig:136 D.6914 ] [136]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:137 D.6914 ] [137])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:136 D.6914 ] [136])
            (nil))))
(insn 191 190 192 13 (set (reg:V2DF 22 xmm1 [371])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:468 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 192 191 193 13 (parallel [
            (set (reg:DF 21 xmm0 [orig:139 D.6914 ] [139])
                (abs:DF (reg:DF 21 xmm0 [orig:138 D.6914 ] [138])))
            (use (reg:V2DF 22 xmm1 [371]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:468 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [371])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:138 D.6914 ] [138])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:138 D.6914 ] [138]))
                (nil)))))
(insn 193 192 194 13 (set (reg:DF 22 xmm1 [372])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:468 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 194 193 195 13 (set (reg:DF 22 xmm1 [orig:140 D.6914 ] [140])
        (mult:DF (reg:DF 22 xmm1 [372])
            (reg:DF 21 xmm0 [orig:139 D.6914 ] [139]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [372])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:139 D.6914 ] [139])
            (nil))))
(insn 195 194 196 13 (set (reg/f:DI 0 ax [373])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:468 87 {*movdi_internal_rex64}
     (nil))
(insn 196 195 197 13 (set (reg:SF 21 xmm0 [orig:141 D.6909 ] [141])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [373])
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [373])
        (nil)))
(insn 197 196 198 13 (set (reg:DF 21 xmm0 [orig:142 D.6914 ] [142])
        (float_extend:DF (reg:SF 21 xmm0 [orig:141 D.6909 ] [141]))) sim2fitman_preproc.cpp:468 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:141 D.6909 ] [141])
        (nil)))
(insn 198 197 199 13 (set (reg:DF 21 xmm0 [orig:143 D.6914 ] [143])
        (mult:DF (reg:DF 21 xmm0 [orig:142 D.6914 ] [142])
            (reg:DF 22 xmm1 [orig:140 D.6914 ] [140]))) sim2fitman_preproc.cpp:468 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:142 D.6914 ] [142])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:140 D.6914 ] [140])
            (nil))))
(insn 199 198 200 13 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:143 D.6914 ] [143])) sim2fitman_preproc.cpp:468 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:143 D.6914 ] [143])
        (nil)))
(call_insn 200 199 201 13 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:468 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 201 200 202 13 (set (reg:DF 21 xmm0 [orig:144 D.6914 ] [144])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:468 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 202 201 203 13 (set (reg:SF 21 xmm0 [orig:145 D.6909 ] [145])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:144 D.6914 ] [144]))) sim2fitman_preproc.cpp:468 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:144 D.6914 ] [144])
        (nil)))
(insn 203 202 204 13 (set (reg:SF 21 xmm0 [orig:146 D.6909 ] [146])
        (mult:SF (reg:SF 21 xmm0 [orig:145 D.6909 ] [145])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:468 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:145 D.6909 ] [145])
        (expr_list:REG_DEAD (reg:SF 132 [ D.6909 ])
            (nil))))
(insn 204 203 205 13 (set (mem:SF (reg/f:DI 3 bx [orig:128 D.6913 ] [128]) [0 *_86+0 S4 A32])
        (reg:SF 21 xmm0 [orig:146 D.6909 ] [146])) sim2fitman_preproc.cpp:468 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:146 D.6909 ] [146])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:128 D.6913 ] [128])
            (nil))))
(insn 205 204 206 13 (set (reg:SI 0 ax [374])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 206 205 207 13 (set (reg:DI 0 ax [orig:147 D.6912 ] [147])
        (sign_extend:DI (reg:SI 0 ax [374]))) sim2fitman_preproc.cpp:469 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [374])
        (nil)))
(insn 207 206 208 13 (parallel [
            (set (reg:DI 0 ax [orig:148 D.6912 ] [148])
                (plus:DI (reg:DI 0 ax [orig:147 D.6912 ] [147])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:147 D.6912 ] [147])
        (nil)))
(insn 208 207 209 13 (parallel [
            (set (reg:DI 1 dx [orig:149 D.6912 ] [149])
                (ashift:DI (reg:DI 0 ax [orig:148 D.6912 ] [148])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:148 D.6912 ] [148])
        (nil)))
(insn 209 208 210 13 (set (reg/f:DI 0 ax [375])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:469 87 {*movdi_internal_rex64}
     (nil))
(insn 210 209 211 13 (parallel [
            (set (reg/f:DI 3 bx [orig:150 D.6913 ] [150])
                (plus:DI (reg:DI 1 dx [orig:149 D.6912 ] [149])
                    (reg/f:DI 0 ax [375])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [375])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:149 D.6912 ] [149])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:149 D.6912 ] [149]))
                (nil)))))
(insn 211 210 212 13 (set (reg:SI 0 ax [376])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 212 211 213 13 (set (reg:DI 0 ax [orig:151 D.6912 ] [151])
        (sign_extend:DI (reg:SI 0 ax [376]))) sim2fitman_preproc.cpp:469 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [376])
        (nil)))
(insn 213 212 214 13 (parallel [
            (set (reg:DI 0 ax [orig:152 D.6912 ] [152])
                (plus:DI (reg:DI 0 ax [orig:151 D.6912 ] [151])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:151 D.6912 ] [151])
        (nil)))
(insn 214 213 215 13 (parallel [
            (set (reg:DI 1 dx [orig:153 D.6912 ] [153])
                (ashift:DI (reg:DI 0 ax [orig:152 D.6912 ] [152])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:152 D.6912 ] [152])
        (nil)))
(insn 215 214 216 13 (set (reg/f:DI 0 ax [377])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:469 87 {*movdi_internal_rex64}
     (nil))
(insn 216 215 217 13 (parallel [
            (set (reg/f:DI 0 ax [orig:154 D.6913 ] [154])
                (plus:DI (reg/f:DI 0 ax [377])
                    (reg:DI 1 dx [orig:153 D.6912 ] [153])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [377])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:153 D.6912 ] [153])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:153 D.6912 ] [153]))
                (nil)))))
(insn 217 216 571 13 (set (reg:SF 25 xmm4 [orig:155 D.6909 ] [155])
        (mem:SF (reg/f:DI 0 ax [orig:154 D.6913 ] [154]) [0 *_112+0 S4 A32])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:154 D.6913 ] [154])
        (nil)))
(insn 571 217 592 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 25 xmm4 [orig:155 D.6909 ] [155])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:155 D.6909 ] [155])
        (nil)))
(note 592 571 218 13 NOTE_INSN_DELETED)
(insn 218 592 572 13 (set (reg:SI 0 ax [378])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 572 218 219 13 (set (reg:SI 1 dx [379])
        (reg:SI 0 ax [378])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (nil))
(insn 219 572 573 13 (parallel [
            (set (reg:SI 1 dx [379])
                (lshiftrt:SI (reg:SI 1 dx [379])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 545 {*lshrsi3_1}
     (nil))
(insn 573 219 220 13 (set (reg:SI 1 dx [379])
        (reg:SI 1 dx [379])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [379])
        (nil)))
(insn 220 573 221 13 (parallel [
            (set (reg:SI 0 ax [380])
                (plus:SI (reg:SI 0 ax [378])
                    (reg:SI 1 dx [379])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [379])
        (expr_list:REG_DEAD (reg:SI 0 ax [378])
            (nil))))
(insn 221 220 222 13 (parallel [
            (set (reg:SI 0 ax [381])
                (ashiftrt:SI (reg:SI 0 ax [380])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [380])
        (nil)))
(insn 222 221 223 13 (set (reg:SI 0 ax [orig:156 D.6910 ] [156])
        (reg:SI 0 ax [381])) sim2fitman_preproc.cpp:469 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [381])
        (nil)))
(insn 223 222 224 13 (set (reg:DF 22 xmm1 [orig:157 D.6914 ] [157])
        (float:DF (reg:SI 0 ax [orig:156 D.6910 ] [156]))) sim2fitman_preproc.cpp:469 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:156 D.6910 ] [156])
        (nil)))
(insn 224 223 225 13 (set (reg:DF 21 xmm0 [orig:158 D.6914 ] [158])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:469 159 {*extendsfdf2_sse}
     (nil))
(insn 225 224 226 13 (set (reg:DF 22 xmm1 [orig:159 D.6914 ] [159])
        (mult:DF (reg:DF 22 xmm1 [orig:157 D.6914 ] [157])
            (reg:DF 21 xmm0 [orig:158 D.6914 ] [158]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:158 D.6914 ] [158])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:157 D.6914 ] [157])
            (nil))))
(insn 226 225 227 13 (set (reg:DF 21 xmm0 [orig:160 D.6914 ] [160])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:469 159 {*extendsfdf2_sse}
     (nil))
(insn 227 226 228 13 (set (reg:DF 21 xmm0 [orig:161 D.6914 ] [161])
        (plus:DF (reg:DF 21 xmm0 [orig:160 D.6914 ] [160])
            (reg:DF 22 xmm1 [orig:159 D.6914 ] [159]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:160 D.6914 ] [160])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:159 D.6914 ] [159])
            (nil))))
(insn 228 227 229 13 (set (reg:V2DF 22 xmm1 [382])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:469 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 229 228 230 13 (parallel [
            (set (reg:DF 21 xmm0 [orig:162 D.6914 ] [162])
                (abs:DF (reg:DF 21 xmm0 [orig:161 D.6914 ] [161])))
            (use (reg:V2DF 22 xmm1 [382]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:469 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [382])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:161 D.6914 ] [161])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:161 D.6914 ] [161]))
                (nil)))))
(insn 230 229 231 13 (set (reg:DF 22 xmm1 [383])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:469 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 231 230 232 13 (set (reg:DF 22 xmm1 [orig:163 D.6914 ] [163])
        (mult:DF (reg:DF 22 xmm1 [383])
            (reg:DF 21 xmm0 [orig:162 D.6914 ] [162]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [383])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:162 D.6914 ] [162])
            (nil))))
(insn 232 231 233 13 (set (reg/f:DI 0 ax [384])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:469 87 {*movdi_internal_rex64}
     (nil))
(insn 233 232 234 13 (set (reg:SF 21 xmm0 [orig:164 D.6909 ] [164])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [384])
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [384])
        (nil)))
(insn 234 233 235 13 (set (reg:DF 21 xmm0 [orig:165 D.6914 ] [165])
        (float_extend:DF (reg:SF 21 xmm0 [orig:164 D.6909 ] [164]))) sim2fitman_preproc.cpp:469 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:164 D.6909 ] [164])
        (nil)))
(insn 235 234 236 13 (set (reg:DF 21 xmm0 [orig:166 D.6914 ] [166])
        (mult:DF (reg:DF 21 xmm0 [orig:165 D.6914 ] [165])
            (reg:DF 22 xmm1 [orig:163 D.6914 ] [163]))) sim2fitman_preproc.cpp:469 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:165 D.6914 ] [165])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:163 D.6914 ] [163])
            (nil))))
(insn 236 235 237 13 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:166 D.6914 ] [166])) sim2fitman_preproc.cpp:469 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:166 D.6914 ] [166])
        (nil)))
(call_insn 237 236 238 13 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:469 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 238 237 239 13 (set (reg:DF 21 xmm0 [orig:167 D.6914 ] [167])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:469 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 239 238 240 13 (set (reg:SF 21 xmm0 [orig:168 D.6909 ] [168])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:167 D.6914 ] [167]))) sim2fitman_preproc.cpp:469 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:167 D.6914 ] [167])
        (nil)))
(insn 240 239 241 13 (set (reg:SF 21 xmm0 [orig:169 D.6909 ] [169])
        (mult:SF (reg:SF 21 xmm0 [orig:168 D.6909 ] [168])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:469 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:168 D.6909 ] [168])
        (expr_list:REG_DEAD (reg:SF 155 [ D.6909 ])
            (nil))))
(insn 241 240 556 13 (set (mem:SF (reg/f:DI 3 bx [orig:150 D.6913 ] [150]) [0 *_108+0 S4 A32])
        (reg:SF 21 xmm0 [orig:169 D.6909 ] [169])) sim2fitman_preproc.cpp:469 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:169 D.6909 ] [169])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:150 D.6913 ] [150])
            (nil))))
(jump_insn 556 241 557 13 (set (pc)
        (label_ref 323)) sim2fitman_preproc.cpp:469 650 {jump}
     (nil)
 -> 323)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 557 556 244)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 170 385
(code_label 244 557 245 14 86 "" [2 uses])
(note 245 244 246 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 246 245 247 14 (set (reg/f:DI 0 ax [385])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:470 87 {*movdi_internal_rex64}
     (nil))
(insn 247 246 248 14 (set (reg:SI 0 ax [orig:170 D.6910 ] [170])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [385])
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:470 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [385])
        (nil)))
(insn 248 247 249 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:170 D.6910 ] [170])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:470 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:170 D.6910 ] [170])
        (nil)))
(jump_insn 249 248 250 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 323)
            (pc))) sim2fitman_preproc.cpp:470 612 {*jcc_1}
     (nil)
 -> 323)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407
(note 250 249 251 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 15 (set (reg:SI 0 ax [386])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 252 251 253 15 (set (reg:DI 0 ax [orig:171 D.6911 ] [171])
        (sign_extend:DI (reg:SI 0 ax [386]))) sim2fitman_preproc.cpp:471 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [386])
        (nil)))
(insn 253 252 254 15 (parallel [
            (set (reg:DI 1 dx [orig:172 D.6911 ] [172])
                (ashift:DI (reg:DI 0 ax [orig:171 D.6911 ] [171])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:171 D.6911 ] [171])
        (nil)))
(insn 254 253 255 15 (set (reg/f:DI 0 ax [387])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 255 254 256 15 (parallel [
            (set (reg/f:DI 3 bx [orig:173 D.6913 ] [173])
                (plus:DI (reg:DI 1 dx [orig:172 D.6911 ] [172])
                    (reg/f:DI 0 ax [387])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [387])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:172 D.6911 ] [172])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:172 D.6911 ] [172]))
                (nil)))))
(insn 256 255 257 15 (set (reg:SI 0 ax [388])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 257 256 258 15 (set (reg:DI 0 ax [orig:174 D.6911 ] [174])
        (sign_extend:DI (reg:SI 0 ax [388]))) sim2fitman_preproc.cpp:471 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [388])
        (nil)))
(insn 258 257 259 15 (parallel [
            (set (reg:DI 1 dx [orig:175 D.6911 ] [175])
                (ashift:DI (reg:DI 0 ax [orig:174 D.6911 ] [174])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:174 D.6911 ] [174])
        (nil)))
(insn 259 258 260 15 (set (reg/f:DI 0 ax [389])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 260 259 261 15 (parallel [
            (set (reg/f:DI 0 ax [orig:176 D.6913 ] [176])
                (plus:DI (reg/f:DI 0 ax [389])
                    (reg:DI 1 dx [orig:175 D.6911 ] [175])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [389])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:175 D.6911 ] [175])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:175 D.6911 ] [175]))
                (nil)))))
(insn 261 260 574 15 (set (reg:SF 26 xmm5 [orig:177 D.6909 ] [177])
        (mem:SF (reg/f:DI 0 ax [orig:176 D.6913 ] [176]) [0 *_134+0 S4 A32])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:176 D.6913 ] [176])
        (nil)))
(insn 574 261 595 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 26 xmm5 [orig:177 D.6909 ] [177])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 26 xmm5 [orig:177 D.6909 ] [177])
        (nil)))
(note 595 574 262 15 NOTE_INSN_DELETED)
(insn 262 595 575 15 (set (reg:SI 0 ax [390])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 575 262 263 15 (set (reg:SI 1 dx [391])
        (reg:SI 0 ax [390])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (nil))
(insn 263 575 576 15 (parallel [
            (set (reg:SI 1 dx [391])
                (lshiftrt:SI (reg:SI 1 dx [391])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 545 {*lshrsi3_1}
     (nil))
(insn 576 263 264 15 (set (reg:SI 1 dx [391])
        (reg:SI 1 dx [391])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [391])
        (nil)))
(insn 264 576 265 15 (parallel [
            (set (reg:SI 0 ax [392])
                (plus:SI (reg:SI 0 ax [390])
                    (reg:SI 1 dx [391])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [391])
        (expr_list:REG_DEAD (reg:SI 0 ax [390])
            (nil))))
(insn 265 264 266 15 (parallel [
            (set (reg:SI 0 ax [393])
                (ashiftrt:SI (reg:SI 0 ax [392])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [392])
        (nil)))
(insn 266 265 267 15 (set (reg:SI 0 ax [orig:178 D.6910 ] [178])
        (reg:SI 0 ax [393])) sim2fitman_preproc.cpp:471 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [393])
        (nil)))
(insn 267 266 268 15 (set (reg:DF 22 xmm1 [orig:179 D.6914 ] [179])
        (float:DF (reg:SI 0 ax [orig:178 D.6910 ] [178]))) sim2fitman_preproc.cpp:471 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:178 D.6910 ] [178])
        (nil)))
(insn 268 267 269 15 (set (reg:DF 21 xmm0 [orig:180 D.6914 ] [180])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:471 159 {*extendsfdf2_sse}
     (nil))
(insn 269 268 270 15 (set (reg:DF 22 xmm1 [orig:181 D.6914 ] [181])
        (mult:DF (reg:DF 22 xmm1 [orig:179 D.6914 ] [179])
            (reg:DF 21 xmm0 [orig:180 D.6914 ] [180]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:180 D.6914 ] [180])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:179 D.6914 ] [179])
            (nil))))
(insn 270 269 271 15 (set (reg:DF 21 xmm0 [orig:182 D.6914 ] [182])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:471 159 {*extendsfdf2_sse}
     (nil))
(insn 271 270 272 15 (set (reg:DF 21 xmm0 [orig:183 D.6914 ] [183])
        (plus:DF (reg:DF 21 xmm0 [orig:182 D.6914 ] [182])
            (reg:DF 22 xmm1 [orig:181 D.6914 ] [181]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:182 D.6914 ] [182])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:181 D.6914 ] [181])
            (nil))))
(insn 272 271 273 15 (set (reg:V2DF 22 xmm1 [394])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:471 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 273 272 274 15 (parallel [
            (set (reg:DF 21 xmm0 [orig:184 D.6914 ] [184])
                (abs:DF (reg:DF 21 xmm0 [orig:183 D.6914 ] [183])))
            (use (reg:V2DF 22 xmm1 [394]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:471 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [394])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:183 D.6914 ] [183])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:183 D.6914 ] [183]))
                (nil)))))
(insn 274 273 275 15 (set (reg:DF 22 xmm1 [395])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:471 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 275 274 276 15 (set (reg:DF 22 xmm1 [orig:185 D.6914 ] [185])
        (mult:DF (reg:DF 22 xmm1 [395])
            (reg:DF 21 xmm0 [orig:184 D.6914 ] [184]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [395])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:184 D.6914 ] [184])
            (nil))))
(insn 276 275 277 15 (set (reg/f:DI 0 ax [396])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 277 276 278 15 (set (reg:SF 21 xmm0 [orig:186 D.6909 ] [186])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [396])
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [396])
        (nil)))
(insn 278 277 279 15 (set (reg:DF 21 xmm0 [orig:187 D.6914 ] [187])
        (float_extend:DF (reg:SF 21 xmm0 [orig:186 D.6909 ] [186]))) sim2fitman_preproc.cpp:471 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:186 D.6909 ] [186])
        (nil)))
(insn 279 278 280 15 (set (reg:DF 21 xmm0 [orig:188 D.6914 ] [188])
        (mult:DF (reg:DF 21 xmm0 [orig:187 D.6914 ] [187])
            (reg:DF 22 xmm1 [orig:185 D.6914 ] [185]))) sim2fitman_preproc.cpp:471 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:187 D.6914 ] [187])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:185 D.6914 ] [185])
            (nil))))
(insn 280 279 281 15 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:188 D.6914 ] [188])) sim2fitman_preproc.cpp:471 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:188 D.6914 ] [188])
        (nil)))
(call_insn 281 280 282 15 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:471 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 282 281 283 15 (set (reg:DF 21 xmm0 [orig:189 D.6914 ] [189])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:471 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 283 282 284 15 (set (reg:SF 21 xmm0 [orig:190 D.6909 ] [190])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:189 D.6914 ] [189]))) sim2fitman_preproc.cpp:471 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:189 D.6914 ] [189])
        (nil)))
(insn 284 283 285 15 (set (reg:SF 21 xmm0 [orig:191 D.6909 ] [191])
        (mult:SF (reg:SF 21 xmm0 [orig:190 D.6909 ] [190])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:471 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:190 D.6909 ] [190])
        (expr_list:REG_DEAD (reg:SF 177 [ D.6909 ])
            (nil))))
(insn 285 284 286 15 (set (mem:SF (reg/f:DI 3 bx [orig:173 D.6913 ] [173]) [0 *_131+0 S4 A32])
        (reg:SF 21 xmm0 [orig:191 D.6909 ] [191])) sim2fitman_preproc.cpp:471 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:191 D.6909 ] [191])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:173 D.6913 ] [173])
            (nil))))
(insn 286 285 287 15 (set (reg:SI 0 ax [397])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 287 286 288 15 (set (reg:DI 0 ax [orig:192 D.6912 ] [192])
        (sign_extend:DI (reg:SI 0 ax [397]))) sim2fitman_preproc.cpp:472 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [397])
        (nil)))
(insn 288 287 289 15 (parallel [
            (set (reg:DI 0 ax [orig:193 D.6912 ] [193])
                (plus:DI (reg:DI 0 ax [orig:192 D.6912 ] [192])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:192 D.6912 ] [192])
        (nil)))
(insn 289 288 290 15 (parallel [
            (set (reg:DI 1 dx [orig:194 D.6912 ] [194])
                (ashift:DI (reg:DI 0 ax [orig:193 D.6912 ] [193])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:193 D.6912 ] [193])
        (nil)))
(insn 290 289 291 15 (set (reg/f:DI 0 ax [398])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:472 87 {*movdi_internal_rex64}
     (nil))
(insn 291 290 292 15 (parallel [
            (set (reg/f:DI 3 bx [orig:195 D.6913 ] [195])
                (plus:DI (reg:DI 1 dx [orig:194 D.6912 ] [194])
                    (reg/f:DI 0 ax [398])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [398])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:194 D.6912 ] [194])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:194 D.6912 ] [194]))
                (nil)))))
(insn 292 291 293 15 (set (reg:SI 0 ax [399])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 293 292 294 15 (set (reg:DI 0 ax [orig:196 D.6912 ] [196])
        (sign_extend:DI (reg:SI 0 ax [399]))) sim2fitman_preproc.cpp:472 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [399])
        (nil)))
(insn 294 293 295 15 (parallel [
            (set (reg:DI 0 ax [orig:197 D.6912 ] [197])
                (plus:DI (reg:DI 0 ax [orig:196 D.6912 ] [196])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:196 D.6912 ] [196])
        (nil)))
(insn 295 294 296 15 (parallel [
            (set (reg:DI 1 dx [orig:198 D.6912 ] [198])
                (ashift:DI (reg:DI 0 ax [orig:197 D.6912 ] [197])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:197 D.6912 ] [197])
        (nil)))
(insn 296 295 297 15 (set (reg/f:DI 0 ax [400])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:472 87 {*movdi_internal_rex64}
     (nil))
(insn 297 296 298 15 (parallel [
            (set (reg/f:DI 0 ax [orig:199 D.6913 ] [199])
                (plus:DI (reg/f:DI 0 ax [400])
                    (reg:DI 1 dx [orig:198 D.6912 ] [198])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [400])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:198 D.6912 ] [198])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -40 [0xffffffffffffffd8])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:198 D.6912 ] [198]))
                (nil)))))
(insn 298 297 577 15 (set (reg:SF 27 xmm6 [orig:200 D.6909 ] [200])
        (mem:SF (reg/f:DI 0 ax [orig:199 D.6913 ] [199]) [0 *_157+0 S4 A32])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:199 D.6913 ] [199])
        (nil)))
(insn 577 298 594 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 27 xmm6 [orig:200 D.6909 ] [200])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 27 xmm6 [orig:200 D.6909 ] [200])
        (nil)))
(note 594 577 299 15 NOTE_INSN_DELETED)
(insn 299 594 578 15 (set (reg:SI 0 ax [401])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 578 299 300 15 (set (reg:SI 1 dx [402])
        (reg:SI 0 ax [401])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (nil))
(insn 300 578 579 15 (parallel [
            (set (reg:SI 1 dx [402])
                (lshiftrt:SI (reg:SI 1 dx [402])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 545 {*lshrsi3_1}
     (nil))
(insn 579 300 301 15 (set (reg:SI 1 dx [402])
        (reg:SI 1 dx [402])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [402])
        (nil)))
(insn 301 579 302 15 (parallel [
            (set (reg:SI 0 ax [403])
                (plus:SI (reg:SI 0 ax [401])
                    (reg:SI 1 dx [402])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [402])
        (expr_list:REG_DEAD (reg:SI 0 ax [401])
            (nil))))
(insn 302 301 303 15 (parallel [
            (set (reg:SI 0 ax [404])
                (ashiftrt:SI (reg:SI 0 ax [403])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [403])
        (nil)))
(insn 303 302 304 15 (set (reg:SI 0 ax [orig:201 D.6910 ] [201])
        (reg:SI 0 ax [404])) sim2fitman_preproc.cpp:472 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [404])
        (nil)))
(insn 304 303 305 15 (set (reg:DF 22 xmm1 [orig:202 D.6914 ] [202])
        (float:DF (reg:SI 0 ax [orig:201 D.6910 ] [201]))) sim2fitman_preproc.cpp:472 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:201 D.6910 ] [201])
        (nil)))
(insn 305 304 306 15 (set (reg:DF 21 xmm0 [orig:203 D.6914 ] [203])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:472 159 {*extendsfdf2_sse}
     (nil))
(insn 306 305 307 15 (set (reg:DF 22 xmm1 [orig:204 D.6914 ] [204])
        (mult:DF (reg:DF 22 xmm1 [orig:202 D.6914 ] [202])
            (reg:DF 21 xmm0 [orig:203 D.6914 ] [203]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:203 D.6914 ] [203])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:202 D.6914 ] [202])
            (nil))))
(insn 307 306 308 15 (set (reg:DF 21 xmm0 [orig:205 D.6914 ] [205])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:472 159 {*extendsfdf2_sse}
     (nil))
(insn 308 307 309 15 (set (reg:DF 21 xmm0 [orig:206 D.6914 ] [206])
        (plus:DF (reg:DF 21 xmm0 [orig:205 D.6914 ] [205])
            (reg:DF 22 xmm1 [orig:204 D.6914 ] [204]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:205 D.6914 ] [205])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:204 D.6914 ] [204])
            (nil))))
(insn 309 308 310 15 (set (reg:V2DF 22 xmm1 [405])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:472 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 310 309 311 15 (parallel [
            (set (reg:DF 21 xmm0 [orig:207 D.6914 ] [207])
                (abs:DF (reg:DF 21 xmm0 [orig:206 D.6914 ] [206])))
            (use (reg:V2DF 22 xmm1 [405]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:472 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [405])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:206 D.6914 ] [206])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:206 D.6914 ] [206]))
                (nil)))))
(insn 311 310 312 15 (set (reg:DF 22 xmm1 [406])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:472 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 312 311 313 15 (set (reg:DF 22 xmm1 [orig:208 D.6914 ] [208])
        (mult:DF (reg:DF 22 xmm1 [406])
            (reg:DF 21 xmm0 [orig:207 D.6914 ] [207]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [406])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:207 D.6914 ] [207])
            (nil))))
(insn 313 312 314 15 (set (reg/f:DI 0 ax [407])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:472 87 {*movdi_internal_rex64}
     (nil))
(insn 314 313 315 15 (set (reg:SF 21 xmm0 [orig:209 D.6909 ] [209])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [407])
                (const_int 28 [0x1c])) [0 preprocess_11(D)->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [407])
        (nil)))
(insn 315 314 316 15 (set (reg:DF 21 xmm0 [orig:210 D.6914 ] [210])
        (float_extend:DF (reg:SF 21 xmm0 [orig:209 D.6909 ] [209]))) sim2fitman_preproc.cpp:472 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:209 D.6909 ] [209])
        (nil)))
(insn 316 315 317 15 (set (reg:DF 21 xmm0 [orig:211 D.6914 ] [211])
        (mult:DF (reg:DF 21 xmm0 [orig:210 D.6914 ] [210])
            (reg:DF 22 xmm1 [orig:208 D.6914 ] [208]))) sim2fitman_preproc.cpp:472 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:210 D.6914 ] [210])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:208 D.6914 ] [208])
            (nil))))
(insn 317 316 318 15 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:211 D.6914 ] [211])) sim2fitman_preproc.cpp:472 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:211 D.6914 ] [211])
        (nil)))
(call_insn 318 317 319 15 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:472 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 319 318 320 15 (set (reg:DF 21 xmm0 [orig:212 D.6914 ] [212])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:472 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 320 319 321 15 (set (reg:SF 21 xmm0 [orig:213 D.6909 ] [213])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:212 D.6914 ] [212]))) sim2fitman_preproc.cpp:472 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:212 D.6914 ] [212])
        (nil)))
(insn 321 320 322 15 (set (reg:SF 21 xmm0 [orig:214 D.6909 ] [214])
        (mult:SF (reg:SF 21 xmm0 [orig:213 D.6909 ] [213])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:472 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:213 D.6909 ] [213])
        (expr_list:REG_DEAD (reg:SF 200 [ D.6909 ])
            (nil))))
(insn 322 321 323 15 (set (mem:SF (reg/f:DI 3 bx [orig:195 D.6913 ] [195]) [0 *_153+0 S4 A32])
        (reg:SF 21 xmm0 [orig:214 D.6909 ] [214])) sim2fitman_preproc.cpp:472 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:214 D.6909 ] [214])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:195 D.6913 ] [195])
            (nil))))
;;  succ:       16 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;;              14
;;              13 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 323 322 324 16 87 "" [2 uses])
(note 324 323 325 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 325 324 326 16 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:466 273 {*addsi_1}
     (nil))
;;  succ:       17 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU,DFS_BACK)
;;              10 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 122 123 408
(code_label 326 325 327 17 85 "" [1 uses])
(note 327 326 328 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 328 327 329 17 (set (reg/f:DI 0 ax [408])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:466 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 17 (set (reg:SI 0 ax [orig:122 D.6910 ] [122])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [408])
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:466 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [408])
        (nil)))
(insn 330 329 332 17 (parallel [
            (set (reg:SI 0 ax [orig:123 D.6910 ] [123])
                (ashift:SI (reg:SI 0 ax [orig:122 D.6910 ] [122])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:466 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:122 D.6910 ] [122])
        (nil)))
(insn 332 330 333 17 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:123 D.6910 ] [123])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:466 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:123 D.6910 ] [123])
        (nil)))
(jump_insn 333 332 334 17 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 331)
            (pc))) sim2fitman_preproc.cpp:466 612 {*jcc_1}
     (nil)
 -> 331)
;;  succ:       11
;;              18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;;              9
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 215 216 409 410
(code_label 334 333 335 18 83 "" [1 uses])
(note 335 334 336 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 336 335 337 18 (set (reg/f:DI 0 ax [409])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 337 336 338 18 (parallel [
            (set (reg/f:DI 0 ax [orig:215 D.6915 ] [215])
                (plus:DI (reg/f:DI 0 ax [409])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:478 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [409])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 338 337 339 18 (set (reg:SF 21 xmm0 [orig:216 D.6909 ] [216])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:215 D.6915 ] [215])
                (const_int 28 [0x1c])) [0 _174->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:478 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:215 D.6915 ] [215])
        (nil)))
(insn 339 338 340 18 (set (reg:SF 22 xmm1 [410])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:478 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 340 339 341 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:216 D.6909 ] [216])
            (reg:SF 22 xmm1 [410]))) sim2fitman_preproc.cpp:478 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [410])
        (nil)))
(jump_insn 341 340 548 18 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 553)
            (pc))) sim2fitman_preproc.cpp:478 612 {*jcc_1}
     (nil)
 -> 553)
;;  succ:       20
;;              19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 216

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 216
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 216
;; lr  def 	 17 [flags] 411
(note 548 341 342 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 342 548 343 19 (set (reg:SF 22 xmm1 [411])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S4 A32])) sim2fitman_preproc.cpp:478 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 343 342 344 19 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:216 D.6909 ] [216])
            (reg:SF 22 xmm1 [411]))) sim2fitman_preproc.cpp:478 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [411])
        (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:216 D.6909 ] [216])
            (nil))))
(jump_insn 344 343 553 19 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 531)
            (pc))) sim2fitman_preproc.cpp:478 612 {*jcc_1}
     (nil)
 -> 531)
;;  succ:       20 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;;              18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 553 344 348 20 97 "" [1 uses])
(note 348 553 349 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 558 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:480 89 {*movsi_internal}
     (nil))
(jump_insn 558 349 559 20 (set (pc)
        (label_ref 523)) sim2fitman_preproc.cpp:480 650 {jump}
     (nil)
 -> 523)
;;  succ:       27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 559 558 528)
;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 219 412
(code_label 528 559 352 21 94 "" [1 uses])
(note 352 528 353 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 353 352 354 21 (set (reg/f:DI 0 ax [412])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:481 87 {*movdi_internal_rex64}
     (nil))
(insn 354 353 355 21 (set (reg:SI 0 ax [orig:219 D.6910 ] [219])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [412])
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:481 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [412])
        (nil)))
(insn 355 354 356 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:219 D.6910 ] [219])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:481 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:219 D.6910 ] [219])
        (nil)))
(jump_insn 356 355 357 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 439)
            (pc))) sim2fitman_preproc.cpp:481 612 {*jcc_1}
     (nil)
 -> 439)
;;  succ:       22 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 220 413
(note 357 356 358 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 358 357 359 22 (set (reg/f:DI 0 ax [413])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:481 87 {*movdi_internal_rex64}
     (nil))
(insn 359 358 360 22 (set (reg:SI 0 ax [orig:220 D.6910 ] [220])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [413])
                (const_int 44 [0x2c])) [0 preprocess_11(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:481 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [413])
        (nil)))
(insn 360 359 361 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:220 D.6910 ] [220])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:481 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:220 D.6910 ] [220])
        (nil)))
(jump_insn 361 360 362 22 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 439)
            (pc))) sim2fitman_preproc.cpp:481 612 {*jcc_1}
     (nil)
 -> 439)
;;  succ:       23 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435
(note 362 361 363 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 363 362 364 23 (set (reg:SI 0 ax [414])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 364 363 365 23 (set (reg:DI 0 ax [orig:221 D.6911 ] [221])
        (sign_extend:DI (reg:SI 0 ax [414]))) sim2fitman_preproc.cpp:482 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [414])
        (nil)))
(insn 365 364 366 23 (parallel [
            (set (reg:DI 1 dx [orig:222 D.6911 ] [222])
                (ashift:DI (reg:DI 0 ax [orig:221 D.6911 ] [221])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:221 D.6911 ] [221])
        (nil)))
(insn 366 365 367 23 (set (reg/f:DI 0 ax [415])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 367 366 368 23 (parallel [
            (set (reg/f:DI 3 bx [orig:223 D.6913 ] [223])
                (plus:DI (reg:DI 1 dx [orig:222 D.6911 ] [222])
                    (reg/f:DI 0 ax [415])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [415])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:222 D.6911 ] [222])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:222 D.6911 ] [222]))
                (nil)))))
(insn 368 367 369 23 (set (reg:SI 0 ax [416])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 369 368 370 23 (set (reg:DI 0 ax [orig:224 D.6911 ] [224])
        (sign_extend:DI (reg:SI 0 ax [416]))) sim2fitman_preproc.cpp:482 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [416])
        (nil)))
(insn 370 369 371 23 (parallel [
            (set (reg:DI 1 dx [orig:225 D.6911 ] [225])
                (ashift:DI (reg:DI 0 ax [orig:224 D.6911 ] [224])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:224 D.6911 ] [224])
        (nil)))
(insn 371 370 372 23 (set (reg/f:DI 0 ax [417])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 372 371 373 23 (parallel [
            (set (reg/f:DI 0 ax [orig:226 D.6913 ] [226])
                (plus:DI (reg/f:DI 0 ax [417])
                    (reg:DI 1 dx [orig:225 D.6911 ] [225])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [417])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:225 D.6911 ] [225])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:225 D.6911 ] [225]))
                (nil)))))
(insn 373 372 580 23 (set (reg:SF 28 xmm7 [orig:227 D.6909 ] [227])
        (mem:SF (reg/f:DI 0 ax [orig:226 D.6913 ] [226]) [0 *_186+0 S4 A32])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:226 D.6913 ] [226])
        (nil)))
(insn 580 373 597 23 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 28 xmm7 [orig:227 D.6909 ] [227])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 28 xmm7 [orig:227 D.6909 ] [227])
        (nil)))
(note 597 580 374 23 NOTE_INSN_DELETED)
(insn 374 597 581 23 (set (reg:SI 0 ax [418])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 581 374 375 23 (set (reg:SI 1 dx [419])
        (reg:SI 0 ax [418])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (nil))
(insn 375 581 582 23 (parallel [
            (set (reg:SI 1 dx [419])
                (lshiftrt:SI (reg:SI 1 dx [419])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 545 {*lshrsi3_1}
     (nil))
(insn 582 375 376 23 (set (reg:SI 1 dx [419])
        (reg:SI 1 dx [419])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [419])
        (nil)))
(insn 376 582 377 23 (parallel [
            (set (reg:SI 0 ax [420])
                (plus:SI (reg:SI 0 ax [418])
                    (reg:SI 1 dx [419])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [419])
        (expr_list:REG_DEAD (reg:SI 0 ax [418])
            (nil))))
(insn 377 376 378 23 (parallel [
            (set (reg:SI 0 ax [421])
                (ashiftrt:SI (reg:SI 0 ax [420])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [420])
        (nil)))
(insn 378 377 379 23 (set (reg:SI 0 ax [orig:228 D.6910 ] [228])
        (reg:SI 0 ax [421])) sim2fitman_preproc.cpp:482 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [421])
        (nil)))
(insn 379 378 380 23 (set (reg:DF 22 xmm1 [orig:229 D.6914 ] [229])
        (float:DF (reg:SI 0 ax [orig:228 D.6910 ] [228]))) sim2fitman_preproc.cpp:482 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:228 D.6910 ] [228])
        (nil)))
(insn 380 379 381 23 (set (reg:DF 21 xmm0 [orig:230 D.6914 ] [230])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:482 159 {*extendsfdf2_sse}
     (nil))
(insn 381 380 382 23 (set (reg:DF 22 xmm1 [orig:231 D.6914 ] [231])
        (mult:DF (reg:DF 22 xmm1 [orig:229 D.6914 ] [229])
            (reg:DF 21 xmm0 [orig:230 D.6914 ] [230]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:230 D.6914 ] [230])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:229 D.6914 ] [229])
            (nil))))
(insn 382 381 383 23 (set (reg:DF 21 xmm0 [orig:232 D.6914 ] [232])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:482 159 {*extendsfdf2_sse}
     (nil))
(insn 383 382 384 23 (set (reg:DF 21 xmm0 [orig:233 D.6914 ] [233])
        (plus:DF (reg:DF 21 xmm0 [orig:232 D.6914 ] [232])
            (reg:DF 22 xmm1 [orig:231 D.6914 ] [231]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:232 D.6914 ] [232])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:231 D.6914 ] [231])
            (nil))))
(insn 384 383 385 23 (set (reg:V2DF 22 xmm1 [422])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:482 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 385 384 386 23 (parallel [
            (set (reg:DF 21 xmm0 [orig:234 D.6914 ] [234])
                (abs:DF (reg:DF 21 xmm0 [orig:233 D.6914 ] [233])))
            (use (reg:V2DF 22 xmm1 [422]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [422])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:233 D.6914 ] [233])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:233 D.6914 ] [233]))
                (nil)))))
(insn 386 385 387 23 (set (reg:DF 22 xmm1 [423])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:482 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 387 386 388 23 (set (reg:DF 22 xmm1 [orig:235 D.6914 ] [235])
        (mult:DF (reg:DF 22 xmm1 [423])
            (reg:DF 21 xmm0 [orig:234 D.6914 ] [234]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [423])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:234 D.6914 ] [234])
            (nil))))
(insn 388 387 389 23 (set (reg/f:DI 0 ax [424])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 389 388 390 23 (parallel [
            (set (reg/f:DI 0 ax [orig:236 D.6915 ] [236])
                (plus:DI (reg/f:DI 0 ax [424])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [424])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 390 389 391 23 (set (reg:SF 21 xmm0 [orig:237 D.6909 ] [237])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:236 D.6915 ] [236])
                (const_int 28 [0x1c])) [0 _196->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:236 D.6915 ] [236])
        (nil)))
(insn 391 390 392 23 (set (reg:DF 21 xmm0 [orig:238 D.6914 ] [238])
        (float_extend:DF (reg:SF 21 xmm0 [orig:237 D.6909 ] [237]))) sim2fitman_preproc.cpp:482 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:237 D.6909 ] [237])
        (nil)))
(insn 392 391 393 23 (set (reg:DF 21 xmm0 [orig:239 D.6914 ] [239])
        (mult:DF (reg:DF 21 xmm0 [orig:238 D.6914 ] [238])
            (reg:DF 22 xmm1 [orig:235 D.6914 ] [235]))) sim2fitman_preproc.cpp:482 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:238 D.6914 ] [238])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:235 D.6914 ] [235])
            (nil))))
(insn 393 392 394 23 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:239 D.6914 ] [239])) sim2fitman_preproc.cpp:482 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:239 D.6914 ] [239])
        (nil)))
(call_insn 394 393 395 23 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:482 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 395 394 396 23 (set (reg:DF 21 xmm0 [orig:240 D.6914 ] [240])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:482 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 396 395 397 23 (set (reg:SF 21 xmm0 [orig:241 D.6909 ] [241])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:240 D.6914 ] [240]))) sim2fitman_preproc.cpp:482 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:240 D.6914 ] [240])
        (nil)))
(insn 397 396 398 23 (set (reg:SF 21 xmm0 [orig:242 D.6909 ] [242])
        (mult:SF (reg:SF 21 xmm0 [orig:241 D.6909 ] [241])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:482 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:241 D.6909 ] [241])
        (expr_list:REG_DEAD (reg:SF 227 [ D.6909 ])
            (nil))))
(insn 398 397 399 23 (set (mem:SF (reg/f:DI 3 bx [orig:223 D.6913 ] [223]) [0 *_183+0 S4 A32])
        (reg:SF 21 xmm0 [orig:242 D.6909 ] [242])) sim2fitman_preproc.cpp:482 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:242 D.6909 ] [242])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:223 D.6913 ] [223])
            (nil))))
(insn 399 398 400 23 (set (reg:SI 0 ax [425])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 400 399 401 23 (set (reg:DI 0 ax [orig:243 D.6912 ] [243])
        (sign_extend:DI (reg:SI 0 ax [425]))) sim2fitman_preproc.cpp:483 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [425])
        (nil)))
(insn 401 400 402 23 (parallel [
            (set (reg:DI 0 ax [orig:244 D.6912 ] [244])
                (plus:DI (reg:DI 0 ax [orig:243 D.6912 ] [243])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:243 D.6912 ] [243])
        (nil)))
(insn 402 401 403 23 (parallel [
            (set (reg:DI 1 dx [orig:245 D.6912 ] [245])
                (ashift:DI (reg:DI 0 ax [orig:244 D.6912 ] [244])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:244 D.6912 ] [244])
        (nil)))
(insn 403 402 404 23 (set (reg/f:DI 0 ax [426])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:483 87 {*movdi_internal_rex64}
     (nil))
(insn 404 403 405 23 (parallel [
            (set (reg/f:DI 3 bx [orig:246 D.6913 ] [246])
                (plus:DI (reg:DI 1 dx [orig:245 D.6912 ] [245])
                    (reg/f:DI 0 ax [426])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [426])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:245 D.6912 ] [245])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:245 D.6912 ] [245]))
                (nil)))))
(insn 405 404 406 23 (set (reg:SI 0 ax [427])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 406 405 407 23 (set (reg:DI 0 ax [orig:247 D.6912 ] [247])
        (sign_extend:DI (reg:SI 0 ax [427]))) sim2fitman_preproc.cpp:483 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [427])
        (nil)))
(insn 407 406 408 23 (parallel [
            (set (reg:DI 0 ax [orig:248 D.6912 ] [248])
                (plus:DI (reg:DI 0 ax [orig:247 D.6912 ] [247])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:247 D.6912 ] [247])
        (nil)))
(insn 408 407 409 23 (parallel [
            (set (reg:DI 1 dx [orig:249 D.6912 ] [249])
                (ashift:DI (reg:DI 0 ax [orig:248 D.6912 ] [248])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:248 D.6912 ] [248])
        (nil)))
(insn 409 408 410 23 (set (reg/f:DI 0 ax [428])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:483 87 {*movdi_internal_rex64}
     (nil))
(insn 410 409 411 23 (parallel [
            (set (reg/f:DI 0 ax [orig:250 D.6913 ] [250])
                (plus:DI (reg/f:DI 0 ax [428])
                    (reg:DI 1 dx [orig:249 D.6912 ] [249])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [428])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:249 D.6912 ] [249])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:249 D.6912 ] [249]))
                (nil)))))
(insn 411 410 583 23 (set (reg:SF 24 xmm3 [orig:251 D.6909 ] [251])
        (mem:SF (reg/f:DI 0 ax [orig:250 D.6913 ] [250]) [0 *_210+0 S4 A32])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:250 D.6913 ] [250])
        (nil)))
(insn 583 411 596 23 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 24 xmm3 [orig:251 D.6909 ] [251])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 24 xmm3 [orig:251 D.6909 ] [251])
        (nil)))
(note 596 583 412 23 NOTE_INSN_DELETED)
(insn 412 596 584 23 (set (reg:SI 0 ax [429])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 584 412 413 23 (set (reg:SI 1 dx [430])
        (reg:SI 0 ax [429])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (nil))
(insn 413 584 585 23 (parallel [
            (set (reg:SI 1 dx [430])
                (lshiftrt:SI (reg:SI 1 dx [430])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 545 {*lshrsi3_1}
     (nil))
(insn 585 413 414 23 (set (reg:SI 1 dx [430])
        (reg:SI 1 dx [430])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [430])
        (nil)))
(insn 414 585 415 23 (parallel [
            (set (reg:SI 0 ax [431])
                (plus:SI (reg:SI 0 ax [429])
                    (reg:SI 1 dx [430])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [430])
        (expr_list:REG_DEAD (reg:SI 0 ax [429])
            (nil))))
(insn 415 414 416 23 (parallel [
            (set (reg:SI 0 ax [432])
                (ashiftrt:SI (reg:SI 0 ax [431])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [431])
        (nil)))
(insn 416 415 417 23 (set (reg:SI 0 ax [orig:252 D.6910 ] [252])
        (reg:SI 0 ax [432])) sim2fitman_preproc.cpp:483 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [432])
        (nil)))
(insn 417 416 418 23 (set (reg:DF 22 xmm1 [orig:253 D.6914 ] [253])
        (float:DF (reg:SI 0 ax [orig:252 D.6910 ] [252]))) sim2fitman_preproc.cpp:483 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:252 D.6910 ] [252])
        (nil)))
(insn 418 417 419 23 (set (reg:DF 21 xmm0 [orig:254 D.6914 ] [254])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:483 159 {*extendsfdf2_sse}
     (nil))
(insn 419 418 420 23 (set (reg:DF 22 xmm1 [orig:255 D.6914 ] [255])
        (mult:DF (reg:DF 22 xmm1 [orig:253 D.6914 ] [253])
            (reg:DF 21 xmm0 [orig:254 D.6914 ] [254]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:254 D.6914 ] [254])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:253 D.6914 ] [253])
            (nil))))
(insn 420 419 421 23 (set (reg:DF 21 xmm0 [orig:256 D.6914 ] [256])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:483 159 {*extendsfdf2_sse}
     (nil))
(insn 421 420 422 23 (set (reg:DF 21 xmm0 [orig:257 D.6914 ] [257])
        (plus:DF (reg:DF 21 xmm0 [orig:256 D.6914 ] [256])
            (reg:DF 22 xmm1 [orig:255 D.6914 ] [255]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:256 D.6914 ] [256])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:255 D.6914 ] [255])
            (nil))))
(insn 422 421 423 23 (set (reg:V2DF 22 xmm1 [433])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:483 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 423 422 424 23 (parallel [
            (set (reg:DF 21 xmm0 [orig:258 D.6914 ] [258])
                (abs:DF (reg:DF 21 xmm0 [orig:257 D.6914 ] [257])))
            (use (reg:V2DF 22 xmm1 [433]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [433])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:257 D.6914 ] [257])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:257 D.6914 ] [257]))
                (nil)))))
(insn 424 423 425 23 (set (reg:DF 22 xmm1 [434])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:483 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 425 424 426 23 (set (reg:DF 22 xmm1 [orig:259 D.6914 ] [259])
        (mult:DF (reg:DF 22 xmm1 [434])
            (reg:DF 21 xmm0 [orig:258 D.6914 ] [258]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [434])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:258 D.6914 ] [258])
            (nil))))
(insn 426 425 427 23 (set (reg/f:DI 0 ax [435])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:483 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 23 (parallel [
            (set (reg/f:DI 0 ax [orig:260 D.6915 ] [260])
                (plus:DI (reg/f:DI 0 ax [435])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:483 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [435])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 428 427 429 23 (set (reg:SF 21 xmm0 [orig:261 D.6909 ] [261])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:260 D.6915 ] [260])
                (const_int 28 [0x1c])) [0 _220->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:260 D.6915 ] [260])
        (nil)))
(insn 429 428 430 23 (set (reg:DF 21 xmm0 [orig:262 D.6914 ] [262])
        (float_extend:DF (reg:SF 21 xmm0 [orig:261 D.6909 ] [261]))) sim2fitman_preproc.cpp:483 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:261 D.6909 ] [261])
        (nil)))
(insn 430 429 431 23 (set (reg:DF 21 xmm0 [orig:263 D.6914 ] [263])
        (mult:DF (reg:DF 21 xmm0 [orig:262 D.6914 ] [262])
            (reg:DF 22 xmm1 [orig:259 D.6914 ] [259]))) sim2fitman_preproc.cpp:483 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:262 D.6914 ] [262])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:259 D.6914 ] [259])
            (nil))))
(insn 431 430 432 23 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:263 D.6914 ] [263])) sim2fitman_preproc.cpp:483 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:263 D.6914 ] [263])
        (nil)))
(call_insn 432 431 433 23 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:483 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 433 432 434 23 (set (reg:DF 21 xmm0 [orig:264 D.6914 ] [264])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:483 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 434 433 435 23 (set (reg:SF 21 xmm0 [orig:265 D.6909 ] [265])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:264 D.6914 ] [264]))) sim2fitman_preproc.cpp:483 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:264 D.6914 ] [264])
        (nil)))
(insn 435 434 436 23 (set (reg:SF 21 xmm0 [orig:266 D.6909 ] [266])
        (mult:SF (reg:SF 21 xmm0 [orig:265 D.6909 ] [265])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:483 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:265 D.6909 ] [265])
        (expr_list:REG_DEAD (reg:SF 251 [ D.6909 ])
            (nil))))
(insn 436 435 560 23 (set (mem:SF (reg/f:DI 3 bx [orig:246 D.6913 ] [246]) [0 *_206+0 S4 A32])
        (reg:SF 21 xmm0 [orig:266 D.6909 ] [266])) sim2fitman_preproc.cpp:483 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:266 D.6909 ] [266])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:246 D.6913 ] [246])
            (nil))))
(jump_insn 560 436 561 23 (set (pc)
        (label_ref 520)) sim2fitman_preproc.cpp:483 650 {jump}
     (nil)
 -> 520)
;;  succ:       26 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 561 560 439)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;;              22
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 267 436
(code_label 439 561 440 24 92 "" [2 uses])
(note 440 439 441 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 441 440 442 24 (set (reg/f:DI 0 ax [436])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:484 87 {*movdi_internal_rex64}
     (nil))
(insn 442 441 443 24 (set (reg:SI 0 ax [orig:267 D.6910 ] [267])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [436])
                (const_int 40 [0x28])) [0 preprocess_11(D)->pre_quecc+0 S4 A32])) sim2fitman_preproc.cpp:484 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [436])
        (nil)))
(insn 443 442 444 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:267 D.6910 ] [267])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:484 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:267 D.6910 ] [267])
        (nil)))
(jump_insn 444 443 445 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 520)
            (pc))) sim2fitman_preproc.cpp:484 612 {*jcc_1}
     (nil)
 -> 520)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458
(note 445 444 446 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 446 445 447 25 (set (reg:SI 0 ax [437])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 447 446 448 25 (set (reg:DI 0 ax [orig:268 D.6911 ] [268])
        (sign_extend:DI (reg:SI 0 ax [437]))) sim2fitman_preproc.cpp:485 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [437])
        (nil)))
(insn 448 447 449 25 (parallel [
            (set (reg:DI 1 dx [orig:269 D.6911 ] [269])
                (ashift:DI (reg:DI 0 ax [orig:268 D.6911 ] [268])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:268 D.6911 ] [268])
        (nil)))
(insn 449 448 450 25 (set (reg/f:DI 0 ax [438])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:485 87 {*movdi_internal_rex64}
     (nil))
(insn 450 449 451 25 (parallel [
            (set (reg/f:DI 3 bx [orig:270 D.6913 ] [270])
                (plus:DI (reg:DI 1 dx [orig:269 D.6911 ] [269])
                    (reg/f:DI 0 ax [438])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [438])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:269 D.6911 ] [269])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:269 D.6911 ] [269]))
                (nil)))))
(insn 451 450 452 25 (set (reg:SI 0 ax [439])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 452 451 453 25 (set (reg:DI 0 ax [orig:271 D.6911 ] [271])
        (sign_extend:DI (reg:SI 0 ax [439]))) sim2fitman_preproc.cpp:485 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [439])
        (nil)))
(insn 453 452 454 25 (parallel [
            (set (reg:DI 1 dx [orig:272 D.6911 ] [272])
                (ashift:DI (reg:DI 0 ax [orig:271 D.6911 ] [271])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:271 D.6911 ] [271])
        (nil)))
(insn 454 453 455 25 (set (reg/f:DI 0 ax [440])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:485 87 {*movdi_internal_rex64}
     (nil))
(insn 455 454 456 25 (parallel [
            (set (reg/f:DI 0 ax [orig:273 D.6913 ] [273])
                (plus:DI (reg/f:DI 0 ax [440])
                    (reg:DI 1 dx [orig:272 D.6911 ] [272])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [440])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:272 D.6911 ] [272])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:272 D.6911 ] [272]))
                (nil)))))
(insn 456 455 586 25 (set (reg:SF 25 xmm4 [orig:274 D.6909 ] [274])
        (mem:SF (reg/f:DI 0 ax [orig:273 D.6913 ] [273]) [0 *_233+0 S4 A32])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:273 D.6913 ] [273])
        (nil)))
(insn 586 456 599 25 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 25 xmm4 [orig:274 D.6909 ] [274])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:274 D.6909 ] [274])
        (nil)))
(note 599 586 457 25 NOTE_INSN_DELETED)
(insn 457 599 587 25 (set (reg:SI 0 ax [441])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 587 457 458 25 (set (reg:SI 1 dx [442])
        (reg:SI 0 ax [441])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (nil))
(insn 458 587 588 25 (parallel [
            (set (reg:SI 1 dx [442])
                (lshiftrt:SI (reg:SI 1 dx [442])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 545 {*lshrsi3_1}
     (nil))
(insn 588 458 459 25 (set (reg:SI 1 dx [442])
        (reg:SI 1 dx [442])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [442])
        (nil)))
(insn 459 588 460 25 (parallel [
            (set (reg:SI 0 ax [443])
                (plus:SI (reg:SI 0 ax [441])
                    (reg:SI 1 dx [442])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [442])
        (expr_list:REG_DEAD (reg:SI 0 ax [441])
            (nil))))
(insn 460 459 461 25 (parallel [
            (set (reg:SI 0 ax [444])
                (ashiftrt:SI (reg:SI 0 ax [443])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [443])
        (nil)))
(insn 461 460 462 25 (set (reg:SI 0 ax [orig:275 D.6910 ] [275])
        (reg:SI 0 ax [444])) sim2fitman_preproc.cpp:485 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [444])
        (nil)))
(insn 462 461 463 25 (set (reg:DF 22 xmm1 [orig:276 D.6914 ] [276])
        (float:DF (reg:SI 0 ax [orig:275 D.6910 ] [275]))) sim2fitman_preproc.cpp:485 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:275 D.6910 ] [275])
        (nil)))
(insn 463 462 464 25 (set (reg:DF 21 xmm0 [orig:277 D.6914 ] [277])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:485 159 {*extendsfdf2_sse}
     (nil))
(insn 464 463 465 25 (set (reg:DF 22 xmm1 [orig:278 D.6914 ] [278])
        (mult:DF (reg:DF 22 xmm1 [orig:276 D.6914 ] [276])
            (reg:DF 21 xmm0 [orig:277 D.6914 ] [277]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:277 D.6914 ] [277])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:276 D.6914 ] [276])
            (nil))))
(insn 465 464 466 25 (set (reg:DF 21 xmm0 [orig:279 D.6914 ] [279])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:485 159 {*extendsfdf2_sse}
     (nil))
(insn 466 465 467 25 (set (reg:DF 21 xmm0 [orig:280 D.6914 ] [280])
        (plus:DF (reg:DF 21 xmm0 [orig:279 D.6914 ] [279])
            (reg:DF 22 xmm1 [orig:278 D.6914 ] [278]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:279 D.6914 ] [279])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:278 D.6914 ] [278])
            (nil))))
(insn 467 466 468 25 (set (reg:V2DF 22 xmm1 [445])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:485 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 468 467 469 25 (parallel [
            (set (reg:DF 21 xmm0 [orig:281 D.6914 ] [281])
                (abs:DF (reg:DF 21 xmm0 [orig:280 D.6914 ] [280])))
            (use (reg:V2DF 22 xmm1 [445]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [445])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:280 D.6914 ] [280])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:280 D.6914 ] [280]))
                (nil)))))
(insn 469 468 470 25 (set (reg:DF 22 xmm1 [446])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:485 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 470 469 471 25 (set (reg:DF 22 xmm1 [orig:282 D.6914 ] [282])
        (mult:DF (reg:DF 22 xmm1 [446])
            (reg:DF 21 xmm0 [orig:281 D.6914 ] [281]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [446])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:281 D.6914 ] [281])
            (nil))))
(insn 471 470 472 25 (set (reg/f:DI 0 ax [447])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:485 87 {*movdi_internal_rex64}
     (nil))
(insn 472 471 473 25 (parallel [
            (set (reg/f:DI 0 ax [orig:283 D.6915 ] [283])
                (plus:DI (reg/f:DI 0 ax [447])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:485 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [447])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 473 472 474 25 (set (reg:SF 21 xmm0 [orig:284 D.6909 ] [284])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:283 D.6915 ] [283])
                (const_int 28 [0x1c])) [0 _243->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:283 D.6915 ] [283])
        (nil)))
(insn 474 473 475 25 (set (reg:DF 21 xmm0 [orig:285 D.6914 ] [285])
        (float_extend:DF (reg:SF 21 xmm0 [orig:284 D.6909 ] [284]))) sim2fitman_preproc.cpp:485 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:284 D.6909 ] [284])
        (nil)))
(insn 475 474 476 25 (set (reg:DF 21 xmm0 [orig:286 D.6914 ] [286])
        (mult:DF (reg:DF 21 xmm0 [orig:285 D.6914 ] [285])
            (reg:DF 22 xmm1 [orig:282 D.6914 ] [282]))) sim2fitman_preproc.cpp:485 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:285 D.6914 ] [285])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:282 D.6914 ] [282])
            (nil))))
(insn 476 475 477 25 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:286 D.6914 ] [286])) sim2fitman_preproc.cpp:485 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:286 D.6914 ] [286])
        (nil)))
(call_insn 477 476 478 25 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:485 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 478 477 479 25 (set (reg:DF 21 xmm0 [orig:287 D.6914 ] [287])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:485 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 479 478 480 25 (set (reg:SF 21 xmm0 [orig:288 D.6909 ] [288])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:287 D.6914 ] [287]))) sim2fitman_preproc.cpp:485 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:287 D.6914 ] [287])
        (nil)))
(insn 480 479 481 25 (set (reg:SF 21 xmm0 [orig:289 D.6909 ] [289])
        (mult:SF (reg:SF 21 xmm0 [orig:288 D.6909 ] [288])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:485 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:288 D.6909 ] [288])
        (expr_list:REG_DEAD (reg:SF 274 [ D.6909 ])
            (nil))))
(insn 481 480 482 25 (set (mem:SF (reg/f:DI 3 bx [orig:270 D.6913 ] [270]) [0 *_230+0 S4 A32])
        (reg:SF 21 xmm0 [orig:289 D.6909 ] [289])) sim2fitman_preproc.cpp:485 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:289 D.6909 ] [289])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:270 D.6913 ] [270])
            (nil))))
(insn 482 481 483 25 (set (reg:SI 0 ax [448])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 483 482 484 25 (set (reg:DI 0 ax [orig:290 D.6912 ] [290])
        (sign_extend:DI (reg:SI 0 ax [448]))) sim2fitman_preproc.cpp:486 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [448])
        (nil)))
(insn 484 483 485 25 (parallel [
            (set (reg:DI 0 ax [orig:291 D.6912 ] [291])
                (plus:DI (reg:DI 0 ax [orig:290 D.6912 ] [290])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:290 D.6912 ] [290])
        (nil)))
(insn 485 484 486 25 (parallel [
            (set (reg:DI 1 dx [orig:292 D.6912 ] [292])
                (ashift:DI (reg:DI 0 ax [orig:291 D.6912 ] [291])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:291 D.6912 ] [291])
        (nil)))
(insn 486 485 487 25 (set (reg/f:DI 0 ax [449])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 487 486 488 25 (parallel [
            (set (reg/f:DI 3 bx [orig:293 D.6913 ] [293])
                (plus:DI (reg:DI 1 dx [orig:292 D.6912 ] [292])
                    (reg/f:DI 0 ax [449])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [449])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:292 D.6912 ] [292])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:292 D.6912 ] [292]))
                (nil)))))
(insn 488 487 489 25 (set (reg:SI 0 ax [450])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 489 488 490 25 (set (reg:DI 0 ax [orig:294 D.6912 ] [294])
        (sign_extend:DI (reg:SI 0 ax [450]))) sim2fitman_preproc.cpp:486 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [450])
        (nil)))
(insn 490 489 491 25 (parallel [
            (set (reg:DI 0 ax [orig:295 D.6912 ] [295])
                (plus:DI (reg:DI 0 ax [orig:294 D.6912 ] [294])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:294 D.6912 ] [294])
        (nil)))
(insn 491 490 492 25 (parallel [
            (set (reg:DI 1 dx [orig:296 D.6912 ] [296])
                (ashift:DI (reg:DI 0 ax [orig:295 D.6912 ] [295])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:295 D.6912 ] [295])
        (nil)))
(insn 492 491 493 25 (set (reg/f:DI 0 ax [451])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 493 492 494 25 (parallel [
            (set (reg/f:DI 0 ax [orig:297 D.6913 ] [297])
                (plus:DI (reg/f:DI 0 ax [451])
                    (reg:DI 1 dx [orig:296 D.6912 ] [296])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [451])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:296 D.6912 ] [296])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:296 D.6912 ] [296]))
                (nil)))))
(insn 494 493 589 25 (set (reg:SF 26 xmm5 [orig:298 D.6909 ] [298])
        (mem:SF (reg/f:DI 0 ax [orig:297 D.6913 ] [297]) [0 *_257+0 S4 A32])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:297 D.6913 ] [297])
        (nil)))
(insn 589 494 598 25 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32])
        (reg:SF 26 xmm5 [orig:298 D.6909 ] [298])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 26 xmm5 [orig:298 D.6909 ] [298])
        (nil)))
(note 598 589 495 25 NOTE_INSN_DELETED)
(insn 495 598 590 25 (set (reg:SI 0 ax [452])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 590 495 496 25 (set (reg:SI 1 dx [453])
        (reg:SI 0 ax [452])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (nil))
(insn 496 590 591 25 (parallel [
            (set (reg:SI 1 dx [453])
                (lshiftrt:SI (reg:SI 1 dx [453])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 545 {*lshrsi3_1}
     (nil))
(insn 591 496 497 25 (set (reg:SI 1 dx [453])
        (reg:SI 1 dx [453])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [453])
        (nil)))
(insn 497 591 498 25 (parallel [
            (set (reg:SI 0 ax [454])
                (plus:SI (reg:SI 0 ax [452])
                    (reg:SI 1 dx [453])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [453])
        (expr_list:REG_DEAD (reg:SI 0 ax [452])
            (nil))))
(insn 498 497 499 25 (parallel [
            (set (reg:SI 0 ax [455])
                (ashiftrt:SI (reg:SI 0 ax [454])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [454])
        (nil)))
(insn 499 498 500 25 (set (reg:SI 0 ax [orig:299 D.6910 ] [299])
        (reg:SI 0 ax [455])) sim2fitman_preproc.cpp:486 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [455])
        (nil)))
(insn 500 499 501 25 (set (reg:DF 22 xmm1 [orig:300 D.6914 ] [300])
        (float:DF (reg:SI 0 ax [orig:299 D.6910 ] [299]))) sim2fitman_preproc.cpp:486 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:299 D.6910 ] [299])
        (nil)))
(insn 501 500 502 25 (set (reg:DF 21 xmm0 [orig:301 D.6914 ] [301])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 dwell+0 S4 A32]))) sim2fitman_preproc.cpp:486 159 {*extendsfdf2_sse}
     (nil))
(insn 502 501 503 25 (set (reg:DF 22 xmm1 [orig:302 D.6914 ] [302])
        (mult:DF (reg:DF 22 xmm1 [orig:300 D.6914 ] [300])
            (reg:DF 21 xmm0 [orig:301 D.6914 ] [301]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:301 D.6914 ] [301])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:300 D.6914 ] [300])
            (nil))))
(insn 503 502 504 25 (set (reg:DF 21 xmm0 [orig:303 D.6914 ] [303])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 delay+0 S4 A32]))) sim2fitman_preproc.cpp:486 159 {*extendsfdf2_sse}
     (nil))
(insn 504 503 505 25 (set (reg:DF 21 xmm0 [orig:304 D.6914 ] [304])
        (plus:DF (reg:DF 21 xmm0 [orig:303 D.6914 ] [303])
            (reg:DF 22 xmm1 [orig:302 D.6914 ] [302]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:303 D.6914 ] [303])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:302 D.6914 ] [302])
            (nil))))
(insn 505 504 506 25 (set (reg:V2DF 22 xmm1 [456])
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0  S16 A128])) sim2fitman_preproc.cpp:486 1152 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 506 505 507 25 (parallel [
            (set (reg:DF 21 xmm0 [orig:305 D.6914 ] [305])
                (abs:DF (reg:DF 21 xmm0 [orig:304 D.6914 ] [304])))
            (use (reg:V2DF 22 xmm1 [456]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 471 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 22 xmm1 [456])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:304 D.6914 ] [304])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 21 xmm0 [orig:304 D.6914 ] [304]))
                (nil)))))
(insn 507 506 508 25 (set (reg:DF 22 xmm1 [457])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:486 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF -3.141592653589793115997963468544185161590576171875e+0 [-0x0.c90fdaa22168cp+2])
        (nil)))
(insn 508 507 509 25 (set (reg:DF 22 xmm1 [orig:306 D.6914 ] [306])
        (mult:DF (reg:DF 22 xmm1 [457])
            (reg:DF 21 xmm0 [orig:305 D.6914 ] [305]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [457])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:305 D.6914 ] [305])
            (nil))))
(insn 509 508 510 25 (set (reg/f:DI 0 ax [458])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 510 509 511 25 (parallel [
            (set (reg/f:DI 0 ax [orig:307 D.6915 ] [307])
                (plus:DI (reg/f:DI 0 ax [458])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [458])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -64 [0xffffffffffffffc0])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 511 510 512 25 (set (reg:SF 21 xmm0 [orig:308 D.6909 ] [308])
        (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:307 D.6915 ] [307])
                (const_int 28 [0x1c])) [0 _267->comp_filter+0 S4 A32])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:307 D.6915 ] [307])
        (nil)))
(insn 512 511 513 25 (set (reg:DF 21 xmm0 [orig:309 D.6914 ] [309])
        (float_extend:DF (reg:SF 21 xmm0 [orig:308 D.6909 ] [308]))) sim2fitman_preproc.cpp:486 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:308 D.6909 ] [308])
        (nil)))
(insn 513 512 514 25 (set (reg:DF 21 xmm0 [orig:310 D.6914 ] [310])
        (mult:DF (reg:DF 21 xmm0 [orig:309 D.6914 ] [309])
            (reg:DF 22 xmm1 [orig:306 D.6914 ] [306]))) sim2fitman_preproc.cpp:486 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:309 D.6914 ] [309])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:306 D.6914 ] [306])
            (nil))))
(insn 514 513 515 25 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:310 D.6914 ] [310])) sim2fitman_preproc.cpp:486 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:310 D.6914 ] [310])
        (nil)))
(call_insn 515 514 516 25 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f917db08f00 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:486 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 516 515 517 25 (set (reg:DF 21 xmm0 [orig:311 D.6914 ] [311])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:486 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 517 516 518 25 (set (reg:SF 21 xmm0 [orig:312 D.6909 ] [312])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:311 D.6914 ] [311]))) sim2fitman_preproc.cpp:486 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:311 D.6914 ] [311])
        (nil)))
(insn 518 517 519 25 (set (reg:SF 21 xmm0 [orig:313 D.6909 ] [313])
        (mult:SF (reg:SF 21 xmm0 [orig:312 D.6909 ] [312])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [0 %sfp+-84 S4 A32]))) sim2fitman_preproc.cpp:486 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:312 D.6909 ] [312])
        (expr_list:REG_DEAD (reg:SF 298 [ D.6909 ])
            (nil))))
(insn 519 518 520 25 (set (mem:SF (reg/f:DI 3 bx [orig:293 D.6913 ] [293]) [0 *_253+0 S4 A32])
        (reg:SF 21 xmm0 [orig:313 D.6909 ] [313])) sim2fitman_preproc.cpp:486 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:313 D.6909 ] [313])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:293 D.6913 ] [293])
            (nil))))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;;              24
;;              23 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 520 519 521 26 93 "" [2 uses])
(note 521 520 522 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 522 521 523 26 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:480 273 {*addsi_1}
     (nil))
;;  succ:       27 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU,DFS_BACK)
;;              20 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 217 218 459
(code_label 523 522 524 27 91 "" [1 uses])
(note 524 523 525 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 525 524 526 27 (set (reg/f:DI 0 ax [459])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:480 87 {*movdi_internal_rex64}
     (nil))
(insn 526 525 527 27 (set (reg:SI 0 ax [orig:217 D.6910 ] [217])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [459])
                (const_int 328 [0x148])) [0 procpar_info_6(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:480 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [459])
        (nil)))
(insn 527 526 529 27 (parallel [
            (set (reg:SI 0 ax [orig:218 D.6910 ] [218])
                (ashift:SI (reg:SI 0 ax [orig:217 D.6910 ] [217])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:480 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:217 D.6910 ] [217])
        (nil)))
(insn 529 527 530 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:218 D.6910 ] [218])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:480 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:218 D.6910 ] [218])
        (nil)))
(jump_insn 530 529 531 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 528)
            (pc))) sim2fitman_preproc.cpp:480 612 {*jcc_1}
     (nil)
 -> 528)
;;  succ:       21
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;;              19
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 314 315
(code_label 531 530 532 28 89 "" [1 uses])
(note 532 531 533 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 533 532 536 28 (set (reg:SI 0 ax [orig:314 D.6910 ] [314])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:492 89 {*movsi_internal}
     (nil))
(insn 536 533 540 28 (set (reg:SI 0 ax [orig:315 <retval> ] [315])
        (reg:SI 0 ax [orig:314 D.6910 ] [314])) sim2fitman_preproc.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:314 D.6910 ] [314])
        (nil)))
(insn 540 536 543 28 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:315 <retval> ] [315])) sim2fitman_preproc.cpp:494 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:315 <retval> ] [315])
        (nil)))
(insn 543 540 0 28 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:494 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int quecc(float*, float*, float*, Procpar_info*, Preprocess*) (_Z5queccPfS_S_P12Procpar_infoP10Preprocess, funcdef_no=10, decl_uid=5346, cgraph_uid=10)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=192, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=160, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 5:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 6:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 12:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 13:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 14:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 15:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 16:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 17:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 18:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 20:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 21:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 22:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 24:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 26:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 27:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 28:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 29:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 30:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 31:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 32:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 33:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 34:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 47:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 48:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 49
	 Choosing alt 0 in insn 49:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 50:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 56
	 Choosing alt 0 in insn 56:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 57:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 59:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 62:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 64:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 65
	 Choosing alt 0 in insn 65:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 66:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 70:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 71:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 72:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 73
	 Choosing alt 0 in insn 73:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 74:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 76
	 Choosing alt 0 in insn 76:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 77
	 Choosing alt 0 in insn 77:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=331, assigning class NO_REGS to secondary r331
   80: r331:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  422: r254:DF=r331:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 422:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 81:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 84:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 85:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 86
	 Choosing alt 0 in insn 86:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 87:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 91:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 92:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 93:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 94
	 Choosing alt 0 in insn 94:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 95:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=332, assigning class NO_REGS to secondary r332
  100: r332:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  423: r259:DF=r332:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 423:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 101:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 102:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 104:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 105:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 106
	 Choosing alt 0 in insn 106:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 107:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 108:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 110:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 111:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 112:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 113
	 Choosing alt 0 in insn 113:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 114:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 116:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 119:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 120:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 121:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 122
	 Choosing alt 0 in insn 122:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 123:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 124:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 127:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 128:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 129:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 130
	 Choosing alt 0 in insn 130:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 131:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 132:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 133
	 Choosing alt 0 in insn 133:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 134
	 Choosing alt 0 in insn 134:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=333, assigning class NO_REGS to secondary r333
  137: r333:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  424: r268:DF=r333:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 424:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 138:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 141:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 142:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 143
	 Choosing alt 0 in insn 143:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 144:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 145:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 148:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 149:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 150:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 151
	 Choosing alt 0 in insn 151:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 152:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 153:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=334, assigning class NO_REGS to secondary r334
  157: r334:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  425: r273:DF=r334:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 425:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 158:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 159:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 160:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 161:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 165:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 166:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 167:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 168
	 Choosing alt 0 in insn 168:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 169:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 173:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 174:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 175
	 Choosing alt 0 in insn 175:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 176:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 177:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
	 Choosing alt 0 in insn 178:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 181:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 182:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 183:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 184
	 Choosing alt 0 in insn 184:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 185:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 188:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 189:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 190:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 191:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 192
	 Choosing alt 0 in insn 192:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 193:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 194:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 195
	 Choosing alt 0 in insn 195:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 196
	 Choosing alt 0 in insn 196:  (0) =x  (1) %0  (2) xm {*fop_df_comm_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=335, assigning class NO_REGS to secondary r335
  199: r335:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  426: r283:DF=r335:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 426:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 200:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 201:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 203:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 204:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 205
	 Choosing alt 0 in insn 205:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 206:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 208:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 209:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 210:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 211:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 213
	 Choosing alt 0 in insn 213:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 214:  (0) x  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 215:  (0) =x  (1) xm {*extendsfdf2_sse}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 218:  (1) rzw {*call_value}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=620,losers=2,rld_nregs=1
          alt=4,overall=629,losers=3 -- reject
          alt=8,overall=13,losers=2,rld_nregs=1
          alt=9,overall=23,losers=3 -- reject
          alt=10,overall=9,losers=1,rld_nregs=0
      Creating newreg=336, assigning class NO_REGS to secondary r336
  219: r336:DF=xmm0:DF
      REG_DEAD xmm0:DF
    Inserting the sec. move after:
  427: r288:DF=r336:DF

          alt=0,overall=615,losers=2,rld_nregs=1
          alt=1,overall=616,losers=2 -- reject
          alt=3,overall=7,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 427:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 220:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 221:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 228:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 229:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 234:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 235:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 236:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 239:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 240:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 241:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 242:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 243:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 244:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 245:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 246:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 247:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=337 from oldreg=174, assigning class SSE_REGS to r337
  247: r337:SF=float_trunc([frame:DI-0x70])
    Inserting insn reload after:
  428: r174:SF=r337:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 428:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 248:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=338, assigning class NO_REGS to secondary r338
  249: r338:DF=r297:DF
      REG_DEAD r297:DF
    Inserting the sec. move after:
  429: xmm0:DF=r338:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 429:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 250:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 253
	 Choosing alt 0 in insn 253:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 254:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 257:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 258:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 259:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 260:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 261:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=339 from oldreg=182, assigning class SSE_REGS to r339
  261: r339:SF=float_trunc([frame:DI-0x70])
    Inserting insn reload after:
  430: r182:SF=r339:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 430:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 262:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=340, assigning class NO_REGS to secondary r340
  263: r340:DF=r300:DF
      REG_DEAD r300:DF
    Inserting the sec. move after:
  431: xmm0:DF=r340:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 431:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 267
	 Choosing alt 0 in insn 267:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 268:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 269:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 270:  (0) x  (1) xm {*cmpiudf_sse}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 276:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 277:  (0) ?m  (1) rC {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 282:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 283:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 284:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 287:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 289:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 290:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 291:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 292:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 293:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 294:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 295:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=341 from oldreg=189, assigning class SSE_REGS to r341
  295: r341:SF=float_trunc([frame:DI-0x68])
    Inserting insn reload after:
  432: r189:SF=r341:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 432:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 296:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=342, assigning class NO_REGS to secondary r342
  297: r342:DF=r309:DF
      REG_DEAD r309:DF
    Inserting the sec. move after:
  433: xmm0:DF=r342:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 433:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 300:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 301
	 Choosing alt 0 in insn 301:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 302:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 304:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 305:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 306:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 307:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 308:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 309:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=343 from oldreg=197, assigning class SSE_REGS to r343
  309: r343:SF=float_trunc([frame:DI-0x68])
    Inserting insn reload after:
  434: r197:SF=r343:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 434:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 310:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=344, assigning class NO_REGS to secondary r344
  311: r344:DF=r312:DF
      REG_DEAD r312:DF
    Inserting the sec. move after:
  435: xmm0:DF=r344:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 435:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 312:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 314:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 315
	 Choosing alt 0 in insn 315:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 316:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 321:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 322:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 323:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=619,losers=2 -- reject
          alt=4,overall=624,losers=2 -- reject
          alt=5,overall=619,losers=2 -- reject
          alt=6,overall=619,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 324:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 325:  (0) =x  (1) 0  (2) xm {*fop_df_1_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=5,overall=615,losers=1 -- reject
          alt=6,overall=615,losers=1 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=17,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 326:  (0) m  (1) x {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 327:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 328:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 329:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 330:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 331:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 332:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=345 from oldreg=204, assigning class SSE_REGS to r345
  332: r345:SF=float_trunc([frame:DI-0x60])
    Inserting insn reload after:
  436: r204:SF=r345:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 436:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 333:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=346, assigning class NO_REGS to secondary r346
  334: r346:DF=r319:DF
      REG_DEAD r319:DF
    Inserting the sec. move after:
  437: xmm0:DF=r346:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 437:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 335:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 337:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 338
	 Choosing alt 0 in insn 338:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 339:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 340:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 341:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 342:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 343:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 344:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 345:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 346:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=347 from oldreg=212, assigning class SSE_REGS to r347
  346: r347:SF=float_trunc([frame:DI-0x60])
    Inserting insn reload after:
  438: r212:SF=r347:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 438:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 347:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=348, assigning class NO_REGS to secondary r348
  348: r348:DF=r322:DF
      REG_DEAD r322:DF
    Inserting the sec. move after:
  439: xmm0:DF=r348:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 439:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 349:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 351:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 352
	 Choosing alt 0 in insn 352:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 353:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 354:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 355:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 356:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 357:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 358:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 359:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=349 from oldreg=219, assigning class SSE_REGS to r349
  359: r349:SF=float_trunc([frame:DI-0x58])
    Inserting insn reload after:
  440: r219:SF=r349:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 440:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 360:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=350, assigning class NO_REGS to secondary r350
  361: r350:DF=r325:DF
      REG_DEAD r325:DF
    Inserting the sec. move after:
  441: xmm0:DF=r350:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 441:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 362:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 364:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 365
	 Choosing alt 0 in insn 365:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 366:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 367:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 368:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 369:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 370:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 371:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 372:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=7,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 373:  (0) =x  (1) xm {*truncdfsf_fast_sse}
      Creating newreg=351 from oldreg=227, assigning class SSE_REGS to r351
  373: r351:SF=float_trunc([frame:DI-0x58])
    Inserting insn reload after:
  442: r227:SF=r351:SF

          alt=0,overall=1221,losers=3,rld_nregs=2
          alt=1,overall=614,losers=2,rld_nregs=1
          alt=3,overall=1225,losers=3 -- reject
          alt=4,overall=619,losers=2 -- reject
          alt=6,overall=8,losers=1,rld_nregs=1
          alt=7,overall=15,losers=2 -- reject
          alt=8,overall=2,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 442:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 374:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1229,losers=4,rld_nregs=2
          alt=1,overall=624,losers=3,rld_nregs=1
          alt=3,overall=621,losers=2,rld_nregs=1
          alt=4,overall=17,losers=1,rld_nregs=0
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=12,losers=2,rld_nregs=1
          alt=9,overall=8,losers=1,rld_nregs=0
          alt=10,overall=11,losers=1 -- reject
          alt=12,overall=615,losers=2 -- reject
      Creating newreg=352, assigning class NO_REGS to secondary r352
  375: r352:DF=r328:DF
      REG_DEAD r328:DF
    Inserting the sec. move after:
  443: xmm0:DF=r352:DF

          alt=0,overall=617,losers=2,rld_nregs=1
          alt=1,overall=618,losers=2 -- reject
          alt=3,overall=621,losers=2 -- reject
          alt=4,overall=623,losers=2 -- reject
          alt=5,overall=621,losers=2 -- reject
          alt=6,overall=621,losers=2 -- reject
          alt=8,overall=6,losers=1,rld_nregs=1
          alt=9,overall=1,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 443:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 376:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 378:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=0,overall=1,losers=0,rld_nregs=0
  Commutative operand exchange in insn 379
	 Choosing alt 0 in insn 379:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 380:  (0) m  (1) x {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 383:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 386:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 387:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 388:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 390:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 393:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=353 from oldreg=182, assigning class SSE_REGS to inheritance r353
    Original reg change 182->353 (bb7):
  430: r353:SF=r339:SF
    Add original<-inheritance after:
  444: r182:SF=r353:SF

    Inheritance reuse change 182->353 (bb7):
  267: r185:SF=r184:SF*r353:SF
      REG_DEAD r184:SF
      REG_DEAD r353:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=354 from oldreg=174, assigning class SSE_REGS to inheritance r354
    Original reg change 174->354 (bb7):
  428: r354:SF=r337:SF
    Add original<-inheritance after:
  445: r174:SF=r354:SF

    Inheritance reuse change 174->354 (bb7):
  253: r177:SF=r176:SF*r354:SF
      REG_DEAD r176:SF
      REG_DEAD r354:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   444: r182:SF=r353:SF
deleting insn with uid = 444.
	    Removing dead insn:
   445: r174:SF=r354:SF
deleting insn with uid = 445.
EBB 8
EBB 9
EBB 10
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=355 from oldreg=197, assigning class SSE_REGS to inheritance r355
    Original reg change 197->355 (bb10):
  434: r355:SF=r343:SF
    Add original<-inheritance after:
  446: r197:SF=r355:SF

    Inheritance reuse change 197->355 (bb10):
  315: r200:SF=r199:SF*r355:SF
      REG_DEAD r199:SF
      REG_DEAD r355:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=356 from oldreg=189, assigning class SSE_REGS to inheritance r356
    Original reg change 189->356 (bb10):
  432: r356:SF=r341:SF
    Add original<-inheritance after:
  447: r189:SF=r356:SF

    Inheritance reuse change 189->356 (bb10):
  301: r192:SF=r191:SF*r356:SF
      REG_DEAD r191:SF
      REG_DEAD r356:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   446: r197:SF=r355:SF
deleting insn with uid = 446.
	    Removing dead insn:
   447: r189:SF=r356:SF
deleting insn with uid = 447.
EBB 11
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=357 from oldreg=227, assigning class SSE_REGS to inheritance r357
    Original reg change 227->357 (bb11):
  442: r357:SF=r351:SF
    Add original<-inheritance after:
  448: r227:SF=r357:SF

    Inheritance reuse change 227->357 (bb11):
  379: r230:SF=r229:SF*r357:SF
      REG_DEAD r229:SF
      REG_DEAD r357:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=358 from oldreg=219, assigning class SSE_REGS to inheritance r358
    Original reg change 219->358 (bb11):
  440: r358:SF=r349:SF
    Add original<-inheritance after:
  449: r219:SF=r358:SF

    Inheritance reuse change 219->358 (bb11):
  365: r222:SF=r221:SF*r358:SF
      REG_DEAD r221:SF
      REG_DEAD r358:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=359 from oldreg=212, assigning class SSE_REGS to inheritance r359
    Original reg change 212->359 (bb11):
  438: r359:SF=r347:SF
    Add original<-inheritance after:
  450: r212:SF=r359:SF

    Inheritance reuse change 212->359 (bb11):
  352: r215:SF=r214:SF*r359:SF
      REG_DEAD r214:SF
      REG_DEAD r359:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=360 from oldreg=204, assigning class SSE_REGS to inheritance r360
    Original reg change 204->360 (bb11):
  436: r360:SF=r345:SF
    Add original<-inheritance after:
  451: r204:SF=r360:SF

    Inheritance reuse change 204->360 (bb11):
  338: r207:SF=r206:SF*r360:SF
      REG_DEAD r206:SF
      REG_DEAD r360:SF
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   448: r227:SF=r357:SF
deleting insn with uid = 448.
	    Removing dead insn:
   449: r219:SF=r358:SF
deleting insn with uid = 449.
	    Removing dead insn:
   450: r212:SF=r359:SF
deleting insn with uid = 450.
	    Removing dead insn:
   451: r204:SF=r360:SF
deleting insn with uid = 451.
EBB 12
EBB 13
EBB 14

********** Pseudo live ranges #1: **********

  BB 14
   Insn 403: point = 0
   Insn 400: point = 0
   Insn 396: point = 1
   Insn 393: point = 3
  BB 13
   Insn 391: point = 4
   Insn 390: point = 4
   Insn 388: point = 5
   Insn 387: point = 7
   Insn 386: point = 9
  BB 2
   Insn 412: point = 10
   Insn 41: point = 10
   Insn 40: point = 10
   Insn 39: point = 10
   Insn 38: point = 10
   Insn 37: point = 10
   Insn 36: point = 11
   Insn 35: point = 13
   Insn 34: point = 14
   Insn 33: point = 15
   Insn 32: point = 16
   Insn 31: point = 17
   Insn 30: point = 18
   Insn 29: point = 19
   Insn 28: point = 20
   Insn 27: point = 21
   Insn 26: point = 22
   Insn 25: point = 23
   Insn 24: point = 24
   Insn 23: point = 25
   Insn 22: point = 26
   Insn 21: point = 27
   Insn 20: point = 28
   Insn 19: point = 29
   Insn 18: point = 30
   Insn 17: point = 31
   Insn 16: point = 32
   Insn 15: point = 33
   Insn 14: point = 34
   Insn 13: point = 35
   Insn 12: point = 36
   Insn 11: point = 37
   Insn 10: point = 38
   Insn 6: point = 38
   Insn 5: point = 38
   Insn 4: point = 38
   Insn 3: point = 38
   Insn 2: point = 38
  BB 12
   Insn 383: point = 38
  BB 10
   Insn 420: point = 38
   Insn 316: point = 38
   Insn 315: point = 39
   Insn 314: point = 41
   Insn 313: point = 43
   Insn 312: point = 44
   Insn 435: point = 44
	Hard reg 21 is preferable by r344 with profit 1
   Insn 311: point = 45
	Hard reg 21 is preferable by r344 with profit 1
	Hard reg 0 is preferable by r344 with profit 1
   Insn 310: point = 47
   Insn 434: point = 48
	   Creating copy r343->r355@1
   Insn 309: point = 50
   Insn 308: point = 51
   Insn 307: point = 53
   Insn 306: point = 54
   Insn 305: point = 56
   Insn 304: point = 58
   Insn 303: point = 60
   Insn 302: point = 61
   Insn 301: point = 62
   Insn 300: point = 64
   Insn 299: point = 66
   Insn 298: point = 67
   Insn 433: point = 67
	Hard reg 21 is preferable by r342 with profit 1
   Insn 297: point = 68
	Hard reg 21 is preferable by r342 with profit 1
	Hard reg 0 is preferable by r342 with profit 1
   Insn 296: point = 70
   Insn 432: point = 71
	   Creating copy r341->r356@1
   Insn 295: point = 73
   Insn 294: point = 74
   Insn 293: point = 76
   Insn 292: point = 77
   Insn 291: point = 79
   Insn 290: point = 81
   Insn 289: point = 82
   Insn 288: point = 83
   Insn 287: point = 85
  BB 8
   Insn 418: point = 86
   Insn 277: point = 86
   Insn 276: point = 87
  BB 9
   Insn 284: point = 88
   Insn 283: point = 89
   Insn 282: point = 91
  BB 7
   Insn 271: point = 92
   Insn 270: point = 92
   Insn 269: point = 93
   Insn 268: point = 94
   Insn 267: point = 95
   Insn 266: point = 97
   Insn 265: point = 99
   Insn 264: point = 100
   Insn 431: point = 100
	Hard reg 21 is preferable by r340 with profit 1
   Insn 263: point = 101
	Hard reg 21 is preferable by r340 with profit 1
	Hard reg 0 is preferable by r340 with profit 1
   Insn 262: point = 103
   Insn 430: point = 104
	   Creating copy r339->r353@1
   Insn 261: point = 106
   Insn 260: point = 107
   Insn 259: point = 109
   Insn 258: point = 110
   Insn 257: point = 112
   Insn 256: point = 114
   Insn 255: point = 116
   Insn 254: point = 117
   Insn 253: point = 118
   Insn 252: point = 120
   Insn 251: point = 122
   Insn 250: point = 123
   Insn 429: point = 123
	Hard reg 21 is preferable by r338 with profit 1
   Insn 249: point = 124
	Hard reg 21 is preferable by r338 with profit 1
	Hard reg 0 is preferable by r338 with profit 1
   Insn 248: point = 126
   Insn 428: point = 127
	   Creating copy r337->r354@1
   Insn 247: point = 129
   Insn 246: point = 130
   Insn 245: point = 132
   Insn 244: point = 133
   Insn 243: point = 135
   Insn 242: point = 137
   Insn 241: point = 138
   Insn 240: point = 139
   Insn 239: point = 141
  BB 5
   Insn 415: point = 142
   Insn 229: point = 142
   Insn 228: point = 143
  BB 6
   Insn 236: point = 144
   Insn 235: point = 145
   Insn 234: point = 147
  BB 4
   Insn 223: point = 148
   Insn 222: point = 148
   Insn 221: point = 149
   Insn 220: point = 150
   Insn 427: point = 151
	Hard reg 0 is preferable by r336 with profit 1
   Insn 219: point = 153
	Hard reg 0 is preferable by r336 with profit 1
	Hard reg 21 is preferable by r336 with profit 1
   Insn 218: point = 154
   Insn 217: point = 154
   Insn 216: point = 155
   Insn 215: point = 156
   Insn 214: point = 158
   Insn 213: point = 160
   Insn 212: point = 162
   Insn 211: point = 163
   Insn 210: point = 165
   Insn 209: point = 167
   Insn 208: point = 169
   Insn 207: point = 170
   Insn 206: point = 172
   Insn 205: point = 174
   Insn 204: point = 176
   Insn 203: point = 177
   Insn 202: point = 179
   Insn 201: point = 181
   Insn 200: point = 182
   Insn 426: point = 183
	Hard reg 0 is preferable by r335 with profit 1
   Insn 199: point = 185
	Hard reg 0 is preferable by r335 with profit 1
	Hard reg 21 is preferable by r335 with profit 1
   Insn 198: point = 186
   Insn 197: point = 186
   Insn 196: point = 187
   Insn 195: point = 189
   Insn 194: point = 191
   Insn 193: point = 193
   Insn 192: point = 195
   Insn 191: point = 197
   Insn 190: point = 198
   Insn 189: point = 200
   Insn 188: point = 202
   Insn 187: point = 204
   Insn 186: point = 205
   Insn 185: point = 207
   Insn 184: point = 209
   Insn 183: point = 211
   Insn 182: point = 212
   Insn 181: point = 214
   Insn 180: point = 216
   Insn 179: point = 218
   Insn 178: point = 219
   Insn 177: point = 221
   Insn 176: point = 223
   Insn 175: point = 225
   Insn 174: point = 227
   Insn 173: point = 228
   Insn 172: point = 230
   Insn 171: point = 232
   Insn 170: point = 233
   Insn 169: point = 235
   Insn 168: point = 237
   Insn 167: point = 239
   Insn 166: point = 240
   Insn 165: point = 242
   Insn 164: point = 244
  BB 11
   Insn 380: point = 245
   Insn 379: point = 246
   Insn 378: point = 248
   Insn 377: point = 250
   Insn 376: point = 251
   Insn 443: point = 251
	Hard reg 21 is preferable by r352 with profit 1
   Insn 375: point = 252
	Hard reg 21 is preferable by r352 with profit 1
	Hard reg 0 is preferable by r352 with profit 1
   Insn 374: point = 254
   Insn 442: point = 255
	   Creating copy r351->r357@1
   Insn 373: point = 257
   Insn 372: point = 258
   Insn 371: point = 260
   Insn 370: point = 261
   Insn 369: point = 263
   Insn 368: point = 265
   Insn 367: point = 267
   Insn 366: point = 268
   Insn 365: point = 269
   Insn 364: point = 271
   Insn 363: point = 273
   Insn 362: point = 274
   Insn 441: point = 274
	Hard reg 21 is preferable by r350 with profit 1
   Insn 361: point = 275
	Hard reg 21 is preferable by r350 with profit 1
	Hard reg 0 is preferable by r350 with profit 1
   Insn 360: point = 277
   Insn 440: point = 278
	   Creating copy r349->r358@1
   Insn 359: point = 280
   Insn 358: point = 281
   Insn 357: point = 283
   Insn 356: point = 284
   Insn 355: point = 286
   Insn 354: point = 288
   Insn 353: point = 289
   Insn 352: point = 290
   Insn 351: point = 292
   Insn 350: point = 294
   Insn 349: point = 295
   Insn 439: point = 295
	Hard reg 21 is preferable by r348 with profit 1
   Insn 348: point = 296
	Hard reg 21 is preferable by r348 with profit 1
	Hard reg 0 is preferable by r348 with profit 1
   Insn 347: point = 298
   Insn 438: point = 299
	   Creating copy r347->r359@1
   Insn 346: point = 301
   Insn 345: point = 302
   Insn 344: point = 304
   Insn 343: point = 305
   Insn 342: point = 307
   Insn 341: point = 309
   Insn 340: point = 311
   Insn 339: point = 312
   Insn 338: point = 313
   Insn 337: point = 315
   Insn 336: point = 317
   Insn 335: point = 318
   Insn 437: point = 318
	Hard reg 21 is preferable by r346 with profit 1
   Insn 334: point = 319
	Hard reg 21 is preferable by r346 with profit 1
	Hard reg 0 is preferable by r346 with profit 1
   Insn 333: point = 321
   Insn 436: point = 322
	   Creating copy r345->r360@1
   Insn 332: point = 324
   Insn 331: point = 325
   Insn 330: point = 327
   Insn 329: point = 328
   Insn 328: point = 330
   Insn 327: point = 332
   Insn 326: point = 333
   Insn 325: point = 334
   Insn 324: point = 336
   Insn 323: point = 337
   Insn 322: point = 338
   Insn 321: point = 340
  BB 3
   Insn 162: point = 341
   Insn 161: point = 341
   Insn 160: point = 342
   Insn 159: point = 344
   Insn 158: point = 345
   Insn 425: point = 346
	Hard reg 0 is preferable by r334 with profit 1
   Insn 157: point = 348
	Hard reg 0 is preferable by r334 with profit 1
	Hard reg 21 is preferable by r334 with profit 1
   Insn 156: point = 349
   Insn 155: point = 349
   Insn 154: point = 350
   Insn 153: point = 351
   Insn 152: point = 353
   Insn 151: point = 355
   Insn 150: point = 357
   Insn 149: point = 358
   Insn 148: point = 360
   Insn 147: point = 362
   Insn 146: point = 364
   Insn 145: point = 365
   Insn 144: point = 367
   Insn 143: point = 369
   Insn 142: point = 371
   Insn 141: point = 372
   Insn 140: point = 374
   Insn 139: point = 376
   Insn 138: point = 377
   Insn 424: point = 378
	Hard reg 0 is preferable by r333 with profit 1
   Insn 137: point = 380
	Hard reg 0 is preferable by r333 with profit 1
	Hard reg 21 is preferable by r333 with profit 1
   Insn 136: point = 381
   Insn 135: point = 381
   Insn 134: point = 382
   Insn 133: point = 384
   Insn 132: point = 386
   Insn 131: point = 388
   Insn 130: point = 390
   Insn 129: point = 392
   Insn 128: point = 393
   Insn 127: point = 395
   Insn 126: point = 397
   Insn 125: point = 399
   Insn 124: point = 400
   Insn 123: point = 402
   Insn 122: point = 404
   Insn 121: point = 406
   Insn 120: point = 407
   Insn 119: point = 409
   Insn 118: point = 411
   Insn 117: point = 413
   Insn 116: point = 414
   Insn 115: point = 416
   Insn 114: point = 418
   Insn 113: point = 420
   Insn 112: point = 422
   Insn 111: point = 423
   Insn 110: point = 425
   Insn 109: point = 427
   Insn 108: point = 428
   Insn 107: point = 430
   Insn 106: point = 432
   Insn 105: point = 434
   Insn 104: point = 435
   Insn 103: point = 437
   Insn 102: point = 439
   Insn 101: point = 440
   Insn 423: point = 441
	Hard reg 0 is preferable by r332 with profit 1
   Insn 100: point = 443
	Hard reg 0 is preferable by r332 with profit 1
	Hard reg 21 is preferable by r332 with profit 1
   Insn 99: point = 444
   Insn 98: point = 444
   Insn 97: point = 445
   Insn 96: point = 446
   Insn 95: point = 448
   Insn 94: point = 450
   Insn 93: point = 452
   Insn 92: point = 453
   Insn 91: point = 455
   Insn 90: point = 457
   Insn 89: point = 459
   Insn 88: point = 460
   Insn 87: point = 462
   Insn 86: point = 464
   Insn 85: point = 466
   Insn 84: point = 467
   Insn 83: point = 469
   Insn 82: point = 471
   Insn 81: point = 472
   Insn 422: point = 473
	Hard reg 0 is preferable by r331 with profit 1
   Insn 80: point = 475
	Hard reg 0 is preferable by r331 with profit 1
	Hard reg 21 is preferable by r331 with profit 1
   Insn 79: point = 476
   Insn 78: point = 476
   Insn 77: point = 477
   Insn 76: point = 479
   Insn 75: point = 481
   Insn 74: point = 483
   Insn 73: point = 485
   Insn 72: point = 487
   Insn 71: point = 488
   Insn 70: point = 490
   Insn 69: point = 492
   Insn 68: point = 494
   Insn 67: point = 495
   Insn 66: point = 497
   Insn 65: point = 499
   Insn 64: point = 501
   Insn 63: point = 502
   Insn 62: point = 504
   Insn 61: point = 506
   Insn 60: point = 508
   Insn 59: point = 509
   Insn 58: point = 511
   Insn 57: point = 513
   Insn 56: point = 515
   Insn 55: point = 517
   Insn 54: point = 518
   Insn 53: point = 520
   Insn 52: point = 522
   Insn 51: point = 523
   Insn 50: point = 525
   Insn 49: point = 527
   Insn 48: point = 529
   Insn 47: point = 530
   Insn 46: point = 532
   Insn 45: point = 534
 r59: [10..11]
 r60: [6..7]
 r61: [4..5]
 r62: [531..532]
 r63: [528..530]
 r64: [526..527]
 r65: [524..525]
 r66: [510..523]
 r67: [519..520]
 r68: [516..518]
 r69: [514..515]
 r70: [512..513]
 r71: [510..511]
 r72: [478..509]
 r73: [505..506]
 r74: [503..504]
 r75: [500..502]
 r76: [498..499]
 r77: [496..497]
 r78: [480..495]
 r79: [491..492]
 r80: [489..490]
 r81: [486..488]
 r82: [484..485]
 r83: [482..483]
 r84: [480..481]
 r85: [478..479]
 r86: [476..477]
 r87: [468..469]
 r88: [465..467]
 r89: [463..464]
 r90: [461..462]
 r91: [445..460]
 r92: [456..457]
 r93: [454..455]
 r94: [451..453]
 r95: [449..450]
 r96: [447..448]
 r97: [444..446]
 r98: [436..437]
 r99: [433..435]
 r100: [431..432]
 r101: [429..430]
 r102: [415..428]
 r103: [424..425]
 r104: [421..423]
 r105: [419..420]
 r106: [417..418]
 r107: [415..416]
 r108: [383..414]
 r109: [410..411]
 r110: [408..409]
 r111: [405..407]
 r112: [403..404]
 r113: [401..402]
 r114: [385..400]
 r115: [396..397]
 r116: [394..395]
 r117: [391..393]
 r118: [389..390]
 r119: [387..388]
 r120: [385..386]
 r121: [383..384]
 r122: [381..382]
 r123: [373..374]
 r124: [370..372]
 r125: [368..369]
 r126: [366..367]
 r127: [350..365]
 r128: [361..362]
 r129: [359..360]
 r130: [356..358]
 r131: [354..355]
 r132: [352..353]
 r133: [349..351]
 r134: [341..342]
 r135: [241..242]
 r136: [238..240]
 r137: [236..237]
 r138: [234..235]
 r139: [220..233]
 r140: [229..230]
 r141: [226..228]
 r142: [224..225]
 r143: [222..223]
 r144: [220..221]
 r145: [188..219]
 r146: [215..216]
 r147: [213..214]
 r148: [210..212]
 r149: [208..209]
 r150: [206..207]
 r151: [190..205]
 r152: [201..202]
 r153: [199..200]
 r154: [196..198]
 r155: [194..195]
 r156: [192..193]
 r157: [190..191]
 r158: [188..189]
 r159: [186..187]
 r160: [178..179]
 r161: [175..177]
 r162: [173..174]
 r163: [171..172]
 r164: [155..170]
 r165: [166..167]
 r166: [164..165]
 r167: [161..163]
 r168: [159..160]
 r169: [157..158]
 r170: [154..156]
 r171: [134..135]
 r172: [131..133]
 r173: [117..130]
 r175: [121..122]
 r176: [119..120]
 r177: [117..118]
 r178: [113..114]
 r179: [111..112]
 r180: [108..110]
 r181: [94..107]
 r183: [98..99]
 r184: [96..97]
 r185: [94..95]
 r186: [78..79]
 r187: [75..77]
 r188: [61..74]
 r190: [65..66]
 r191: [63..64]
 r192: [61..62]
 r193: [57..58]
 r194: [55..56]
 r195: [52..54]
 r196: [38..51]
 r198: [42..43]
 r199: [40..41]
 r200: [38..39]
 r201: [329..330]
 r202: [326..328]
 r203: [312..325]
 r205: [316..317]
 r206: [314..315]
 r207: [312..313]
 r208: [308..309]
 r209: [306..307]
 r210: [303..305]
 r211: [289..302]
 r213: [293..294]
 r214: [291..292]
 r215: [289..290]
 r216: [285..286]
 r217: [282..284]
 r218: [268..281]
 r220: [272..273]
 r221: [270..271]
 r222: [268..269]
 r223: [264..265]
 r224: [262..263]
 r225: [259..261]
 r226: [245..258]
 r228: [249..250]
 r229: [247..248]
 r230: [245..246]
 r231: [2..3]
 r232: [0..1]
 r233: [36..37]
 r234: [34..35]
 r235: [32..33]
 r236: [30..31]
 r237: [28..29]
 r238: [26..27]
 r239: [24..25]
 r240: [22..23]
 r241: [20..21]
 r242: [18..19]
 r243: [16..17]
 r244: [14..15]
 r245: [12..13]
 r246: [533..534]
 r247: [528..529]
 r248: [521..522]
 r249: [516..517]
 r250: [507..508]
 r251: [500..501]
 r252: [493..494]
 r253: [486..487]
 r254: [472..473]
 r255: [470..471]
 r256: [465..466]
 r257: [458..459]
 r258: [451..452]
 r259: [440..441]
 r260: [438..439]
 r261: [433..434]
 r262: [426..427]
 r263: [421..422]
 r264: [412..413]
 r265: [405..406]
 r266: [398..399]
 r267: [391..392]
 r268: [377..378]
 r269: [375..376]
 r270: [370..371]
 r271: [363..364]
 r272: [356..357]
 r273: [345..346]
 r274: [343..344]
 r275: [243..244]
 r276: [238..239]
 r277: [231..232]
 r278: [226..227]
 r279: [217..218]
 r280: [210..211]
 r281: [203..204]
 r282: [196..197]
 r283: [182..183]
 r284: [180..181]
 r285: [175..176]
 r286: [168..169]
 r287: [161..162]
 r288: [150..151]
 r289: [148..149]
 r290: [142..143]
 r291: [144..145]
 r292: [146..147]
 r293: [138..139]
 r294: [140..141]
 r295: [136..137]
 r296: [131..132]
 r297: [125..126]
 r298: [115..116]
 r299: [108..109]
 r300: [102..103]
 r301: [92..93]
 r302: [86..87]
 r303: [88..89]
 r304: [90..91]
 r305: [82..83]
 r306: [84..85]
 r307: [80..81]
 r308: [75..76]
 r309: [69..70]
 r310: [59..60]
 r311: [52..53]
 r312: [46..47]
 r313: [337..338]
 r314: [339..340]
 r315: [333..334]
 r316: [335..336]
 r317: [331..332]
 r318: [326..327]
 r319: [320..321]
 r320: [310..311]
 r321: [303..304]
 r322: [297..298]
 r323: [287..288]
 r324: [282..283]
 r325: [276..277]
 r326: [266..267]
 r327: [259..260]
 r328: [253..254]
 r329: [8..9]
 r331: [474..475]
 r332: [442..443]
 r333: [379..380]
 r334: [347..348]
 r335: [184..185]
 r336: [152..153]
 r337: [128..129]
 r338: [123..124]
 r339: [105..106]
 r340: [100..101]
 r341: [72..73]
 r342: [67..68]
 r343: [49..50]
 r344: [44..45]
 r345: [323..324]
 r346: [318..319]
 r347: [300..301]
 r348: [295..296]
 r349: [279..280]
 r350: [274..275]
 r351: [256..257]
 r352: [251..252]
 r353: [96..104]
 r354: [119..127]
 r355: [40..48]
 r356: [63..71]
 r357: [247..255]
 r358: [270..278]
 r359: [291..299]
 r360: [314..322]
Compressing live ranges: from 535 to 478 - 89%
Ranges after the compression:
 r59: [10..11]
 r60: [6..7]
 r61: [4..5]
 r62: [474..475]
 r63: [472..473]
 r64: [470..471]
 r65: [468..469]
 r66: [456..467]
 r67: [464..465]
 r68: [462..463]
 r69: [460..461]
 r70: [458..459]
 r71: [456..457]
 r72: [428..455]
 r73: [452..453]
 r74: [450..451]
 r75: [448..449]
 r76: [446..447]
 r77: [444..445]
 r78: [430..443]
 r79: [440..441]
 r80: [438..439]
 r81: [436..437]
 r82: [434..435]
 r83: [432..433]
 r84: [430..431]
 r85: [428..429]
 r86: [426..427]
 r87: [418..419]
 r88: [416..417]
 r89: [414..415]
 r90: [412..413]
 r91: [398..411]
 r92: [408..409]
 r93: [406..407]
 r94: [404..405]
 r95: [402..403]
 r96: [400..401]
 r97: [398..399]
 r98: [390..391]
 r99: [388..389]
 r100: [386..387]
 r101: [384..385]
 r102: [372..383]
 r103: [380..381]
 r104: [378..379]
 r105: [376..377]
 r106: [374..375]
 r107: [372..373]
 r108: [344..371]
 r109: [368..369]
 r110: [366..367]
 r111: [364..365]
 r112: [362..363]
 r113: [360..361]
 r114: [346..359]
 r115: [356..357]
 r116: [354..355]
 r117: [352..353]
 r118: [350..351]
 r119: [348..349]
 r120: [346..347]
 r121: [344..345]
 r122: [342..343]
 r123: [334..335]
 r124: [332..333]
 r125: [330..331]
 r126: [328..329]
 r127: [314..327]
 r128: [324..325]
 r129: [322..323]
 r130: [320..321]
 r131: [318..319]
 r132: [316..317]
 r133: [314..315]
 r134: [306..307]
 r135: [218..219]
 r136: [216..217]
 r137: [214..215]
 r138: [212..213]
 r139: [200..211]
 r140: [208..209]
 r141: [206..207]
 r142: [204..205]
 r143: [202..203]
 r144: [200..201]
 r145: [172..199]
 r146: [196..197]
 r147: [194..195]
 r148: [192..193]
 r149: [190..191]
 r150: [188..189]
 r151: [174..187]
 r152: [184..185]
 r153: [182..183]
 r154: [180..181]
 r155: [178..179]
 r156: [176..177]
 r157: [174..175]
 r158: [172..173]
 r159: [170..171]
 r160: [162..163]
 r161: [160..161]
 r162: [158..159]
 r163: [156..157]
 r164: [142..155]
 r165: [152..153]
 r166: [150..151]
 r167: [148..149]
 r168: [146..147]
 r169: [144..145]
 r170: [142..143]
 r171: [122..123]
 r172: [120..121]
 r173: [108..119]
 r175: [112..113]
 r176: [110..111]
 r177: [108..109]
 r178: [104..105]
 r179: [102..103]
 r180: [100..101]
 r181: [88..99]
 r183: [92..93]
 r184: [90..91]
 r185: [88..89]
 r186: [72..73]
 r187: [70..71]
 r188: [58..69]
 r190: [62..63]
 r191: [60..61]
 r192: [58..59]
 r193: [54..55]
 r194: [52..53]
 r195: [50..51]
 r196: [38..49]
 r198: [42..43]
 r199: [40..41]
 r200: [38..39]
 r201: [294..295]
 r202: [292..293]
 r203: [280..291]
 r205: [284..285]
 r206: [282..283]
 r207: [280..281]
 r208: [276..277]
 r209: [274..275]
 r210: [272..273]
 r211: [260..271]
 r213: [264..265]
 r214: [262..263]
 r215: [260..261]
 r216: [256..257]
 r217: [254..255]
 r218: [242..253]
 r220: [246..247]
 r221: [244..245]
 r222: [242..243]
 r223: [238..239]
 r224: [236..237]
 r225: [234..235]
 r226: [222..233]
 r228: [226..227]
 r229: [224..225]
 r230: [222..223]
 r231: [2..3]
 r232: [0..1]
 r233: [36..37]
 r234: [34..35]
 r235: [32..33]
 r236: [30..31]
 r237: [28..29]
 r238: [26..27]
 r239: [24..25]
 r240: [22..23]
 r241: [20..21]
 r242: [18..19]
 r243: [16..17]
 r244: [14..15]
 r245: [12..13]
 r246: [476..477]
 r247: [472..473]
 r248: [466..467]
 r249: [462..463]
 r250: [454..455]
 r251: [448..449]
 r252: [442..443]
 r253: [436..437]
 r254: [422..423]
 r255: [420..421]
 r256: [416..417]
 r257: [410..411]
 r258: [404..405]
 r259: [394..395]
 r260: [392..393]
 r261: [388..389]
 r262: [382..383]
 r263: [378..379]
 r264: [370..371]
 r265: [364..365]
 r266: [358..359]
 r267: [352..353]
 r268: [338..339]
 r269: [336..337]
 r270: [332..333]
 r271: [326..327]
 r272: [320..321]
 r273: [310..311]
 r274: [308..309]
 r275: [220..221]
 r276: [216..217]
 r277: [210..211]
 r278: [206..207]
 r279: [198..199]
 r280: [192..193]
 r281: [186..187]
 r282: [180..181]
 r283: [166..167]
 r284: [164..165]
 r285: [160..161]
 r286: [154..155]
 r287: [148..149]
 r288: [138..139]
 r289: [136..137]
 r290: [130..131]
 r291: [132..133]
 r292: [134..135]
 r293: [126..127]
 r294: [128..129]
 r295: [124..125]
 r296: [120..121]
 r297: [116..117]
 r298: [106..107]
 r299: [100..101]
 r300: [96..97]
 r301: [86..87]
 r302: [80..81]
 r303: [82..83]
 r304: [84..85]
 r305: [76..77]
 r306: [78..79]
 r307: [74..75]
 r308: [70..71]
 r309: [66..67]
 r310: [56..57]
 r311: [50..51]
 r312: [46..47]
 r313: [302..303]
 r314: [304..305]
 r315: [298..299]
 r316: [300..301]
 r317: [296..297]
 r318: [292..293]
 r319: [288..289]
 r320: [278..279]
 r321: [272..273]
 r322: [268..269]
 r323: [258..259]
 r324: [254..255]
 r325: [250..251]
 r326: [240..241]
 r327: [234..235]
 r328: [230..231]
 r329: [8..9]
 r331: [424..425]
 r332: [396..397]
 r333: [340..341]
 r334: [312..313]
 r335: [168..169]
 r336: [140..141]
 r337: [118..119]
 r338: [114..115]
 r339: [98..99]
 r340: [94..95]
 r341: [68..69]
 r342: [64..65]
 r343: [48..49]
 r344: [44..45]
 r345: [290..291]
 r346: [286..287]
 r347: [270..271]
 r348: [266..267]
 r349: [252..253]
 r350: [248..249]
 r351: [232..233]
 r352: [228..229]
 r353: [90..97]
 r354: [110..117]
 r355: [40..47]
 r356: [60..67]
 r357: [224..231]
 r358: [244..251]
 r359: [262..269]
 r360: [282..289]
	 Assigning to 337 (cl=SSE_REGS, orig=174, freq=2, tfirst=337, tfreq=2)...
	   Assign 24 to reload r337 (freq=2)
	Hard reg 24 is preferable by r354 with profit 1
	 Assigning to 354 (cl=SSE_REGS, orig=174, freq=2, tfirst=337, tfreq=2)...
	 Assigning to 339 (cl=SSE_REGS, orig=182, freq=2, tfirst=339, tfreq=2)...
	   Assign 25 to reload r339 (freq=2)
	Hard reg 25 is preferable by r353 with profit 1
	 Assigning to 353 (cl=SSE_REGS, orig=182, freq=2, tfirst=339, tfreq=2)...
	 Assigning to 341 (cl=SSE_REGS, orig=189, freq=2, tfirst=341, tfreq=2)...
	   Assign 26 to reload r341 (freq=2)
	Hard reg 26 is preferable by r356 with profit 1
	 Assigning to 356 (cl=SSE_REGS, orig=189, freq=2, tfirst=341, tfreq=2)...
	 Assigning to 343 (cl=SSE_REGS, orig=197, freq=2, tfirst=343, tfreq=2)...
	   Assign 27 to reload r343 (freq=2)
	Hard reg 27 is preferable by r355 with profit 1
	 Assigning to 355 (cl=SSE_REGS, orig=197, freq=2, tfirst=343, tfreq=2)...
	 Assigning to 345 (cl=SSE_REGS, orig=204, freq=2, tfirst=345, tfreq=2)...
	   Assign 28 to reload r345 (freq=2)
	Hard reg 28 is preferable by r360 with profit 1
	 Assigning to 360 (cl=SSE_REGS, orig=204, freq=2, tfirst=345, tfreq=2)...
	 Assigning to 347 (cl=SSE_REGS, orig=212, freq=2, tfirst=347, tfreq=2)...
	   Assign 24 to reload r347 (freq=2)
	Hard reg 24 is preferable by r359 with profit 1
	 Assigning to 359 (cl=SSE_REGS, orig=212, freq=2, tfirst=347, tfreq=2)...
	 Assigning to 349 (cl=SSE_REGS, orig=219, freq=2, tfirst=349, tfreq=2)...
	   Assign 25 to reload r349 (freq=2)
	Hard reg 25 is preferable by r358 with profit 1
	 Assigning to 358 (cl=SSE_REGS, orig=219, freq=2, tfirst=349, tfreq=2)...
	 Assigning to 351 (cl=SSE_REGS, orig=227, freq=2, tfirst=351, tfreq=2)...
	   Assign 26 to reload r351 (freq=2)
	Hard reg 26 is preferable by r357 with profit 1
	 Assigning to 357 (cl=SSE_REGS, orig=227, freq=2, tfirst=351, tfreq=2)...
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********

Inherit 0 out of 8 (0.00%)
   Insn after restoring regs:
  267: r185:SF=r184:SF*r182:SF
      REG_DEAD r184:SF
      REG_DEAD r182:SF
   Insn after restoring regs:
  430: r182:SF=r339:SF
      REG_DEAD r339:SF
   Insn after restoring regs:
  253: r177:SF=r176:SF*r174:SF
      REG_DEAD r176:SF
      REG_DEAD r174:SF
   Insn after restoring regs:
  428: r174:SF=r337:SF
      REG_DEAD r337:SF
   Insn after restoring regs:
  315: r200:SF=r199:SF*r197:SF
      REG_DEAD r199:SF
      REG_DEAD r197:SF
   Insn after restoring regs:
  434: r197:SF=r343:SF
      REG_DEAD r343:SF
   Insn after restoring regs:
  301: r192:SF=r191:SF*r189:SF
      REG_DEAD r191:SF
      REG_DEAD r189:SF
   Insn after restoring regs:
  432: r189:SF=r341:SF
      REG_DEAD r341:SF
   Insn after restoring regs:
  379: r230:SF=r229:SF*r227:SF
      REG_DEAD r229:SF
      REG_DEAD r227:SF
   Insn after restoring regs:
  442: r227:SF=r351:SF
      REG_DEAD r351:SF
   Insn after restoring regs:
  365: r222:SF=r221:SF*r219:SF
      REG_DEAD r221:SF
      REG_DEAD r219:SF
   Insn after restoring regs:
  440: r219:SF=r349:SF
      REG_DEAD r349:SF
   Insn after restoring regs:
  352: r215:SF=r214:SF*r212:SF
      REG_DEAD r214:SF
      REG_DEAD r212:SF
   Insn after restoring regs:
  438: r212:SF=r347:SF
      REG_DEAD r347:SF
   Insn after restoring regs:
  338: r207:SF=r206:SF*r204:SF
      REG_DEAD r206:SF
      REG_DEAD r204:SF
   Insn after restoring regs:
  436: r204:SF=r345:SF
      REG_DEAD r345:SF

********** Local #2: **********


********** Pseudo live ranges #2: **********

  BB 14
   Insn 403: point = 0
   Insn 400: point = 0
   Insn 396: point = 1
   Insn 393: point = 3
  BB 13
   Insn 391: point = 4
   Insn 390: point = 4
   Insn 388: point = 5
   Insn 387: point = 7
   Insn 386: point = 9
  BB 2
   Insn 412: point = 10
   Insn 41: point = 10
   Insn 40: point = 10
   Insn 39: point = 10
   Insn 38: point = 10
   Insn 37: point = 10
   Insn 36: point = 11
   Insn 35: point = 13
   Insn 34: point = 14
   Insn 33: point = 15
   Insn 32: point = 16
   Insn 31: point = 17
   Insn 30: point = 18
   Insn 29: point = 19
   Insn 28: point = 20
   Insn 27: point = 21
   Insn 26: point = 22
   Insn 25: point = 23
   Insn 24: point = 24
   Insn 23: point = 25
   Insn 22: point = 26
   Insn 21: point = 27
   Insn 20: point = 28
   Insn 19: point = 29
   Insn 18: point = 30
   Insn 17: point = 31
   Insn 16: point = 32
   Insn 15: point = 33
   Insn 14: point = 34
   Insn 13: point = 35
   Insn 12: point = 36
   Insn 11: point = 37
   Insn 10: point = 38
   Insn 6: point = 38
   Insn 5: point = 38
   Insn 4: point = 38
   Insn 3: point = 38
   Insn 2: point = 38
  BB 12
   Insn 383: point = 38
  BB 10
   Insn 420: point = 38
   Insn 316: point = 38
   Insn 315: point = 39
   Insn 314: point = 41
   Insn 313: point = 43
   Insn 312: point = 44
   Insn 435: point = 44
   Insn 311: point = 45
   Insn 310: point = 47
   Insn 434: point = 48
   Insn 309: point = 50
   Insn 308: point = 51
   Insn 307: point = 53
   Insn 306: point = 54
   Insn 305: point = 56
   Insn 304: point = 58
   Insn 303: point = 60
   Insn 302: point = 61
   Insn 301: point = 62
   Insn 300: point = 64
   Insn 299: point = 66
   Insn 298: point = 67
   Insn 433: point = 67
   Insn 297: point = 68
   Insn 296: point = 70
   Insn 432: point = 71
   Insn 295: point = 73
   Insn 294: point = 74
   Insn 293: point = 76
   Insn 292: point = 77
   Insn 291: point = 79
   Insn 290: point = 81
   Insn 289: point = 82
   Insn 288: point = 83
   Insn 287: point = 85
  BB 8
   Insn 418: point = 86
   Insn 277: point = 86
   Insn 276: point = 87
  BB 9
   Insn 284: point = 88
   Insn 283: point = 89
   Insn 282: point = 91
  BB 7
   Insn 271: point = 92
   Insn 270: point = 92
   Insn 269: point = 93
   Insn 268: point = 94
   Insn 267: point = 95
   Insn 266: point = 97
   Insn 265: point = 99
   Insn 264: point = 100
   Insn 431: point = 100
   Insn 263: point = 101
   Insn 262: point = 103
   Insn 430: point = 104
   Insn 261: point = 106
   Insn 260: point = 107
   Insn 259: point = 109
   Insn 258: point = 110
   Insn 257: point = 112
   Insn 256: point = 114
   Insn 255: point = 116
   Insn 254: point = 117
   Insn 253: point = 118
   Insn 252: point = 120
   Insn 251: point = 122
   Insn 250: point = 123
   Insn 429: point = 123
   Insn 249: point = 124
   Insn 248: point = 126
   Insn 428: point = 127
   Insn 247: point = 129
   Insn 246: point = 130
   Insn 245: point = 132
   Insn 244: point = 133
   Insn 243: point = 135
   Insn 242: point = 137
   Insn 241: point = 138
   Insn 240: point = 139
   Insn 239: point = 141
  BB 5
   Insn 415: point = 142
   Insn 229: point = 142
   Insn 228: point = 143
  BB 6
   Insn 236: point = 144
   Insn 235: point = 145
   Insn 234: point = 147
  BB 4
   Insn 223: point = 148
   Insn 222: point = 148
   Insn 221: point = 149
   Insn 220: point = 150
   Insn 427: point = 151
   Insn 219: point = 153
   Insn 218: point = 154
   Insn 217: point = 154
   Insn 216: point = 155
   Insn 215: point = 156
   Insn 214: point = 158
   Insn 213: point = 160
   Insn 212: point = 162
   Insn 211: point = 163
   Insn 210: point = 165
   Insn 209: point = 167
   Insn 208: point = 169
   Insn 207: point = 170
   Insn 206: point = 172
   Insn 205: point = 174
   Insn 204: point = 176
   Insn 203: point = 177
   Insn 202: point = 179
   Insn 201: point = 181
   Insn 200: point = 182
   Insn 426: point = 183
   Insn 199: point = 185
   Insn 198: point = 186
   Insn 197: point = 186
   Insn 196: point = 187
   Insn 195: point = 189
   Insn 194: point = 191
   Insn 193: point = 193
   Insn 192: point = 195
   Insn 191: point = 197
   Insn 190: point = 198
   Insn 189: point = 200
   Insn 188: point = 202
   Insn 187: point = 204
   Insn 186: point = 205
   Insn 185: point = 207
   Insn 184: point = 209
   Insn 183: point = 211
   Insn 182: point = 212
   Insn 181: point = 214
   Insn 180: point = 216
   Insn 179: point = 218
   Insn 178: point = 219
   Insn 177: point = 221
   Insn 176: point = 223
   Insn 175: point = 225
   Insn 174: point = 227
   Insn 173: point = 228
   Insn 172: point = 230
   Insn 171: point = 232
   Insn 170: point = 233
   Insn 169: point = 235
   Insn 168: point = 237
   Insn 167: point = 239
   Insn 166: point = 240
   Insn 165: point = 242
   Insn 164: point = 244
  BB 11
   Insn 380: point = 245
   Insn 379: point = 246
   Insn 378: point = 248
   Insn 377: point = 250
   Insn 376: point = 251
   Insn 443: point = 251
   Insn 375: point = 252
   Insn 374: point = 254
   Insn 442: point = 255
   Insn 373: point = 257
   Insn 372: point = 258
   Insn 371: point = 260
   Insn 370: point = 261
   Insn 369: point = 263
   Insn 368: point = 265
   Insn 367: point = 267
   Insn 366: point = 268
   Insn 365: point = 269
   Insn 364: point = 271
   Insn 363: point = 273
   Insn 362: point = 274
   Insn 441: point = 274
   Insn 361: point = 275
   Insn 360: point = 277
   Insn 440: point = 278
   Insn 359: point = 280
   Insn 358: point = 281
   Insn 357: point = 283
   Insn 356: point = 284
   Insn 355: point = 286
   Insn 354: point = 288
   Insn 353: point = 289
   Insn 352: point = 290
   Insn 351: point = 292
   Insn 350: point = 294
   Insn 349: point = 295
   Insn 439: point = 295
   Insn 348: point = 296
   Insn 347: point = 298
   Insn 438: point = 299
   Insn 346: point = 301
   Insn 345: point = 302
   Insn 344: point = 304
   Insn 343: point = 305
   Insn 342: point = 307
   Insn 341: point = 309
   Insn 340: point = 311
   Insn 339: point = 312
   Insn 338: point = 313
   Insn 337: point = 315
   Insn 336: point = 317
   Insn 335: point = 318
   Insn 437: point = 318
   Insn 334: point = 319
   Insn 333: point = 321
   Insn 436: point = 322
   Insn 332: point = 324
   Insn 331: point = 325
   Insn 330: point = 327
   Insn 329: point = 328
   Insn 328: point = 330
   Insn 327: point = 332
   Insn 326: point = 333
   Insn 325: point = 334
   Insn 324: point = 336
   Insn 323: point = 337
   Insn 322: point = 338
   Insn 321: point = 340
  BB 3
   Insn 162: point = 341
   Insn 161: point = 341
   Insn 160: point = 342
   Insn 159: point = 344
   Insn 158: point = 345
   Insn 425: point = 346
   Insn 157: point = 348
   Insn 156: point = 349
   Insn 155: point = 349
   Insn 154: point = 350
   Insn 153: point = 351
   Insn 152: point = 353
   Insn 151: point = 355
   Insn 150: point = 357
   Insn 149: point = 358
   Insn 148: point = 360
   Insn 147: point = 362
   Insn 146: point = 364
   Insn 145: point = 365
   Insn 144: point = 367
   Insn 143: point = 369
   Insn 142: point = 371
   Insn 141: point = 372
   Insn 140: point = 374
   Insn 139: point = 376
   Insn 138: point = 377
   Insn 424: point = 378
   Insn 137: point = 380
   Insn 136: point = 381
   Insn 135: point = 381
   Insn 134: point = 382
   Insn 133: point = 384
   Insn 132: point = 386
   Insn 131: point = 388
   Insn 130: point = 390
   Insn 129: point = 392
   Insn 128: point = 393
   Insn 127: point = 395
   Insn 126: point = 397
   Insn 125: point = 399
   Insn 124: point = 400
   Insn 123: point = 402
   Insn 122: point = 404
   Insn 121: point = 406
   Insn 120: point = 407
   Insn 119: point = 409
   Insn 118: point = 411
   Insn 117: point = 413
   Insn 116: point = 414
   Insn 115: point = 416
   Insn 114: point = 418
   Insn 113: point = 420
   Insn 112: point = 422
   Insn 111: point = 423
   Insn 110: point = 425
   Insn 109: point = 427
   Insn 108: point = 428
   Insn 107: point = 430
   Insn 106: point = 432
   Insn 105: point = 434
   Insn 104: point = 435
   Insn 103: point = 437
   Insn 102: point = 439
   Insn 101: point = 440
   Insn 423: point = 441
   Insn 100: point = 443
   Insn 99: point = 444
   Insn 98: point = 444
   Insn 97: point = 445
   Insn 96: point = 446
   Insn 95: point = 448
   Insn 94: point = 450
   Insn 93: point = 452
   Insn 92: point = 453
   Insn 91: point = 455
   Insn 90: point = 457
   Insn 89: point = 459
   Insn 88: point = 460
   Insn 87: point = 462
   Insn 86: point = 464
   Insn 85: point = 466
   Insn 84: point = 467
   Insn 83: point = 469
   Insn 82: point = 471
   Insn 81: point = 472
   Insn 422: point = 473
   Insn 80: point = 475
   Insn 79: point = 476
   Insn 78: point = 476
   Insn 77: point = 477
   Insn 76: point = 479
   Insn 75: point = 481
   Insn 74: point = 483
   Insn 73: point = 485
   Insn 72: point = 487
   Insn 71: point = 488
   Insn 70: point = 490
   Insn 69: point = 492
   Insn 68: point = 494
   Insn 67: point = 495
   Insn 66: point = 497
   Insn 65: point = 499
   Insn 64: point = 501
   Insn 63: point = 502
   Insn 62: point = 504
   Insn 61: point = 506
   Insn 60: point = 508
   Insn 59: point = 509
   Insn 58: point = 511
   Insn 57: point = 513
   Insn 56: point = 515
   Insn 55: point = 517
   Insn 54: point = 518
   Insn 53: point = 520
   Insn 52: point = 522
   Insn 51: point = 523
   Insn 50: point = 525
   Insn 49: point = 527
   Insn 48: point = 529
   Insn 47: point = 530
   Insn 46: point = 532
   Insn 45: point = 534
 r174: [119..127]
 r182: [96..104]
 r189: [63..71]
 r197: [40..48]
 r204: [314..322]
 r212: [291..299]
 r219: [270..278]
 r227: [247..255]
 r331: [474..475]
 r332: [442..443]
 r333: [379..380]
 r334: [347..348]
 r335: [184..185]
 r336: [152..153]
 r338: [123..124]
 r340: [100..101]
 r342: [67..68]
 r344: [44..45]
 r346: [318..319]
 r348: [295..296]
 r350: [274..275]
 r352: [251..252]
Compressing live ranges: from 535 to 28 - 5%
Ranges after the compression:
 r174: [6..7]
 r182: [4..5]
 r189: [2..3]
 r197: [0..1]
 r204: [18..19]
 r212: [16..17]
 r219: [14..15]
 r227: [12..13]
 r331: [26..27]
 r332: [24..25]
 r333: [22..23]
 r334: [20..21]
 r335: [10..11]
 r336: [8..9]
 r338: [6..7]
 r340: [4..5]
 r342: [2..3]
 r344: [0..1]
 r346: [18..19]
 r348: [16..17]
 r350: [14..15]
 r352: [12..13]
  Slot 0 regnos (width = 8):	 174	 336	 335	 334	 333	 332	 331	 227	 219	 212	 204	 197	 189	 182
  Slot 1 regnos (width = 8):	 338	 352	 350	 348	 346	 344	 342	 340
Changing spilled pseudos to memory in insn #80
Changing spilled pseudos to memory in insn #422
Changing spilled pseudos to memory in insn #100
Changing spilled pseudos to memory in insn #423
Changing spilled pseudos to memory in insn #137
Changing spilled pseudos to memory in insn #424
Changing spilled pseudos to memory in insn #157
Changing spilled pseudos to memory in insn #425
Changing spilled pseudos to memory in insn #199
Changing spilled pseudos to memory in insn #426
Changing spilled pseudos to memory in insn #219
Changing spilled pseudos to memory in insn #427
Changing spilled pseudos to memory in insn #428
Changing spilled pseudos to memory in insn #249
Changing spilled pseudos to memory in insn #429
Changing spilled pseudos to memory in insn #253
Changing spilled pseudos to memory in insn #430
Changing spilled pseudos to memory in insn #263
Changing spilled pseudos to memory in insn #431
Changing spilled pseudos to memory in insn #267
Changing spilled pseudos to memory in insn #432
Changing spilled pseudos to memory in insn #297
Changing spilled pseudos to memory in insn #433
Changing spilled pseudos to memory in insn #301
Changing spilled pseudos to memory in insn #434
Changing spilled pseudos to memory in insn #311
Changing spilled pseudos to memory in insn #435
Changing spilled pseudos to memory in insn #315
Changing spilled pseudos to memory in insn #436
Changing spilled pseudos to memory in insn #334
Changing spilled pseudos to memory in insn #437
Changing spilled pseudos to memory in insn #338
Changing spilled pseudos to memory in insn #438
Changing spilled pseudos to memory in insn #348
Changing spilled pseudos to memory in insn #439
Changing spilled pseudos to memory in insn #352
Changing spilled pseudos to memory in insn #440
Changing spilled pseudos to memory in insn #361
Changing spilled pseudos to memory in insn #441
Changing spilled pseudos to memory in insn #365
Changing spilled pseudos to memory in insn #442
Changing spilled pseudos to memory in insn #375
Changing spilled pseudos to memory in insn #443
Changing spilled pseudos to memory in insn #379

********** Local #3: **********

Reusing alternative 0 for insn #379
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 379:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #443
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 443:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 375:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #442
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 442:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #365
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 365:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #441
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 441:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 361:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #440
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 440:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #352
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 352:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #439
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 439:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 348:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #438
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 438:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #338
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 338:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #437
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 437:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 334:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #436
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 436:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #315
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 315:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #435
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 435:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 311:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #434
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 434:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #301
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 301:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #433
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 433:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 297:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #432
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 432:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #267
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #431
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 431:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 263:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #430
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 430:  (0) m  (1) x {*movsf_internal}
Reusing alternative 0 for insn #253
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 253:  (0) =x  (1) %0  (2) xm {*fop_sf_comm_sse}
Reusing alternative 9 for insn #429
          alt=9,overall=0,losers=0,rld_nregs=0
	 Choosing alt 9 in insn 429:  (0) x  (1) m {*movdf_internal_rex64}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 249:  (0) ?m  (1) rC {*movdf_internal_rex64}
Reusing alternative 8 for insn #428
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 428:  (0) m  (1) x {*movsf_internal}
Reusing alternative 3 for insn #427
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 427:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 219:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #426
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 426:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 199:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #425
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 425:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 157:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #424
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 424:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 137:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #423
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 423:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 100:  (0) m  (1) x {*movdf_internal_rex64}
Reusing alternative 3 for insn #422
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 422:  (0) ?r  (1) rm {*movdf_internal_rex64}
          alt=0,overall=1225,losers=3,rld_nregs=2
          alt=1,overall=615,losers=2,rld_nregs=1
          alt=3,overall=1229,losers=3 -- reject
          alt=4,overall=620,losers=2 -- reject
          alt=8,overall=9,losers=1,rld_nregs=1
          alt=9,overall=19,losers=2 -- reject
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 80:  (0) m  (1) x {*movdf_internal_rex64}
New elimination table:
Can't eliminate 16 to 7 (offset=208, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=176, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 36
changing reg in insn 37
changing reg in insn 387
changing reg in insn 388
changing reg in insn 388
changing reg in insn 390
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 49
changing reg in insn 49
changing reg in insn 50
changing reg in insn 50
changing reg in insn 51
changing reg in insn 51
changing reg in insn 59
changing reg in insn 53
changing reg in insn 54
changing reg in insn 54
changing reg in insn 56
changing reg in insn 56
changing reg in insn 57
changing reg in insn 57
changing reg in insn 58
changing reg in insn 58
changing reg in insn 59
changing reg in insn 59
changing reg in insn 61
changing reg in insn 62
changing reg in insn 62
changing reg in insn 63
changing reg in insn 63
changing reg in insn 65
changing reg in insn 65
changing reg in insn 66
changing reg in insn 66
changing reg in insn 67
changing reg in insn 67
changing reg in insn 69
changing reg in insn 70
changing reg in insn 70
changing reg in insn 71
changing reg in insn 71
changing reg in insn 73
changing reg in insn 73
changing reg in insn 74
changing reg in insn 74
changing reg in insn 75
changing reg in insn 75
changing reg in insn 76
changing reg in insn 77
changing reg in insn 78
changing reg in insn 83
changing reg in insn 84
changing reg in insn 84
changing reg in insn 86
changing reg in insn 86
changing reg in insn 87
changing reg in insn 87
changing reg in insn 88
changing reg in insn 88
changing reg in insn 97
changing reg in insn 90
changing reg in insn 91
changing reg in insn 91
changing reg in insn 92
changing reg in insn 92
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 95
changing reg in insn 96
changing reg in insn 96
changing reg in insn 98
changing reg in insn 103
changing reg in insn 104
changing reg in insn 104
changing reg in insn 106
changing reg in insn 106
changing reg in insn 107
changing reg in insn 107
changing reg in insn 108
changing reg in insn 108
changing reg in insn 116
changing reg in insn 110
changing reg in insn 111
changing reg in insn 111
changing reg in insn 113
changing reg in insn 113
changing reg in insn 114
changing reg in insn 114
changing reg in insn 115
changing reg in insn 115
changing reg in insn 116
changing reg in insn 116
changing reg in insn 118
changing reg in insn 119
changing reg in insn 119
changing reg in insn 120
changing reg in insn 120
changing reg in insn 122
changing reg in insn 122
changing reg in insn 123
changing reg in insn 123
changing reg in insn 124
changing reg in insn 124
changing reg in insn 126
changing reg in insn 127
changing reg in insn 127
changing reg in insn 128
changing reg in insn 128
changing reg in insn 130
changing reg in insn 130
changing reg in insn 131
changing reg in insn 131
changing reg in insn 132
changing reg in insn 132
changing reg in insn 133
changing reg in insn 134
changing reg in insn 135
changing reg in insn 140
changing reg in insn 141
changing reg in insn 141
changing reg in insn 143
changing reg in insn 143
changing reg in insn 144
changing reg in insn 144
changing reg in insn 145
changing reg in insn 145
changing reg in insn 154
changing reg in insn 147
changing reg in insn 148
changing reg in insn 148
changing reg in insn 149
changing reg in insn 149
changing reg in insn 151
changing reg in insn 151
changing reg in insn 152
changing reg in insn 152
changing reg in insn 153
changing reg in insn 153
changing reg in insn 155
changing reg in insn 160
changing reg in insn 161
changing reg in insn 165
changing reg in insn 166
changing reg in insn 166
changing reg in insn 168
changing reg in insn 168
changing reg in insn 169
changing reg in insn 169
changing reg in insn 170
changing reg in insn 170
changing reg in insn 178
changing reg in insn 172
changing reg in insn 173
changing reg in insn 173
changing reg in insn 175
changing reg in insn 175
changing reg in insn 176
changing reg in insn 176
changing reg in insn 177
changing reg in insn 177
changing reg in insn 178
changing reg in insn 178
changing reg in insn 180
changing reg in insn 181
changing reg in insn 181
changing reg in insn 182
changing reg in insn 182
changing reg in insn 184
changing reg in insn 184
changing reg in insn 185
changing reg in insn 185
changing reg in insn 186
changing reg in insn 186
changing reg in insn 188
changing reg in insn 189
changing reg in insn 189
changing reg in insn 190
changing reg in insn 190
changing reg in insn 192
changing reg in insn 192
changing reg in insn 193
changing reg in insn 193
changing reg in insn 194
changing reg in insn 194
changing reg in insn 195
changing reg in insn 196
changing reg in insn 197
changing reg in insn 202
changing reg in insn 203
changing reg in insn 203
changing reg in insn 205
changing reg in insn 205
changing reg in insn 206
changing reg in insn 206
changing reg in insn 207
changing reg in insn 207
changing reg in insn 216
changing reg in insn 209
changing reg in insn 210
changing reg in insn 210
changing reg in insn 211
changing reg in insn 211
changing reg in insn 213
changing reg in insn 213
changing reg in insn 214
changing reg in insn 214
changing reg in insn 215
changing reg in insn 215
changing reg in insn 217
changing reg in insn 243
changing reg in insn 244
changing reg in insn 244
changing reg in insn 246
changing reg in insn 246
changing reg in insn 246
changing reg in insn 254
changing reg in insn 251
changing reg in insn 252
changing reg in insn 252
changing reg in insn 253
changing reg in insn 254
changing reg in insn 256
changing reg in insn 257
changing reg in insn 257
changing reg in insn 258
changing reg in insn 258
changing reg in insn 260
changing reg in insn 260
changing reg in insn 260
changing reg in insn 268
changing reg in insn 265
changing reg in insn 266
changing reg in insn 266
changing reg in insn 267
changing reg in insn 268
changing reg in insn 291
changing reg in insn 292
changing reg in insn 292
changing reg in insn 294
changing reg in insn 294
changing reg in insn 294
changing reg in insn 302
changing reg in insn 299
changing reg in insn 300
changing reg in insn 300
changing reg in insn 301
changing reg in insn 302
changing reg in insn 304
changing reg in insn 305
changing reg in insn 305
changing reg in insn 306
changing reg in insn 306
changing reg in insn 308
changing reg in insn 308
changing reg in insn 308
changing reg in insn 316
changing reg in insn 313
changing reg in insn 314
changing reg in insn 314
changing reg in insn 315
changing reg in insn 316
changing reg in insn 328
changing reg in insn 329
changing reg in insn 329
changing reg in insn 331
changing reg in insn 331
changing reg in insn 331
changing reg in insn 339
changing reg in insn 336
changing reg in insn 337
changing reg in insn 337
changing reg in insn 338
changing reg in insn 339
changing reg in insn 341
changing reg in insn 342
changing reg in insn 342
changing reg in insn 343
changing reg in insn 343
changing reg in insn 345
changing reg in insn 345
changing reg in insn 345
changing reg in insn 353
changing reg in insn 350
changing reg in insn 351
changing reg in insn 351
changing reg in insn 352
changing reg in insn 353
changing reg in insn 355
changing reg in insn 356
changing reg in insn 356
changing reg in insn 358
changing reg in insn 358
changing reg in insn 358
changing reg in insn 366
changing reg in insn 363
changing reg in insn 364
changing reg in insn 364
changing reg in insn 365
changing reg in insn 366
changing reg in insn 368
changing reg in insn 369
changing reg in insn 369
changing reg in insn 370
changing reg in insn 370
changing reg in insn 372
changing reg in insn 372
changing reg in insn 372
changing reg in insn 380
changing reg in insn 377
changing reg in insn 378
changing reg in insn 378
changing reg in insn 379
changing reg in insn 380
changing reg in insn 393
changing reg in insn 396
changing reg in insn 396
changing reg in insn 400
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 15
changing reg in insn 16
changing reg in insn 17
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 29
changing reg in insn 30
changing reg in insn 31
changing reg in insn 32
changing reg in insn 33
changing reg in insn 34
changing reg in insn 35
changing reg in insn 36
changing reg in insn 45
changing reg in insn 46
changing reg in insn 48
changing reg in insn 52
changing reg in insn 53
changing reg in insn 55
changing reg in insn 60
changing reg in insn 61
changing reg in insn 64
changing reg in insn 68
changing reg in insn 69
changing reg in insn 72
changing reg in insn 81
changing reg in insn 82
changing reg in insn 83
changing reg in insn 85
changing reg in insn 89
changing reg in insn 90
changing reg in insn 93
changing reg in insn 101
changing reg in insn 102
changing reg in insn 103
changing reg in insn 105
changing reg in insn 109
changing reg in insn 110
changing reg in insn 112
changing reg in insn 117
changing reg in insn 118
changing reg in insn 121
changing reg in insn 125
changing reg in insn 126
changing reg in insn 129
changing reg in insn 138
changing reg in insn 139
changing reg in insn 140
changing reg in insn 142
changing reg in insn 146
changing reg in insn 147
changing reg in insn 150
changing reg in insn 158
changing reg in insn 159
changing reg in insn 160
changing reg in insn 164
changing reg in insn 165
changing reg in insn 167
changing reg in insn 171
changing reg in insn 172
changing reg in insn 174
changing reg in insn 179
changing reg in insn 180
changing reg in insn 183
changing reg in insn 187
changing reg in insn 188
changing reg in insn 191
changing reg in insn 200
changing reg in insn 201
changing reg in insn 202
changing reg in insn 204
changing reg in insn 208
changing reg in insn 209
changing reg in insn 212
changing reg in insn 220
changing reg in insn 221
changing reg in insn 222
changing reg in insn 228
changing reg in insn 229
changing reg in insn 235
changing reg in insn 236
changing reg in insn 234
changing reg in insn 235
changing reg in insn 240
changing reg in insn 241
changing reg in insn 239
changing reg in insn 240
changing reg in insn 242
changing reg in insn 243
changing reg in insn 245
changing reg in insn 246
changing reg in insn 248
changing reg in insn 249
changing reg in insn 255
changing reg in insn 256
changing reg in insn 259
changing reg in insn 260
changing reg in insn 262
changing reg in insn 263
changing reg in insn 269
changing reg in insn 270
changing reg in insn 276
changing reg in insn 277
changing reg in insn 283
changing reg in insn 284
changing reg in insn 282
changing reg in insn 283
changing reg in insn 288
changing reg in insn 289
changing reg in insn 287
changing reg in insn 288
changing reg in insn 290
changing reg in insn 291
changing reg in insn 293
changing reg in insn 294
changing reg in insn 296
changing reg in insn 297
changing reg in insn 303
changing reg in insn 304
changing reg in insn 307
changing reg in insn 308
changing reg in insn 310
changing reg in insn 311
changing reg in insn 322
changing reg in insn 323
changing reg in insn 321
changing reg in insn 322
changing reg in insn 325
changing reg in insn 326
changing reg in insn 324
changing reg in insn 325
changing reg in insn 327
changing reg in insn 328
changing reg in insn 330
changing reg in insn 331
changing reg in insn 333
changing reg in insn 334
changing reg in insn 340
changing reg in insn 341
changing reg in insn 344
changing reg in insn 345
changing reg in insn 347
changing reg in insn 348
changing reg in insn 354
changing reg in insn 355
changing reg in insn 357
changing reg in insn 358
changing reg in insn 360
changing reg in insn 361
changing reg in insn 367
changing reg in insn 368
changing reg in insn 371
changing reg in insn 372
changing reg in insn 374
changing reg in insn 375
changing reg in insn 386
changing reg in insn 387
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 79.
verify found no changes in insn with uid = 99.
verify found no changes in insn with uid = 136.
verify found no changes in insn with uid = 156.
verify found no changes in insn with uid = 198.
verify found no changes in insn with uid = 218.
verify found no changes in insn with uid = 250.
verify found no changes in insn with uid = 264.
verify found no changes in insn with uid = 298.
verify found no changes in insn with uid = 312.
verify found no changes in insn with uid = 335.
verify found no changes in insn with uid = 349.
verify found no changes in insn with uid = 362.
verify found no changes in insn with uid = 376.


int quecc(float*, float*, float*, Procpar_info*, Preprocess*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 27[xmm6] 28[xmm7] 37[r8]
;;  ref usage 	r0={164d,149u} r1={42d,27u,26e} r2={16d,1u} r3={8d,8u} r4={17d,2u} r5={17d,2u} r6={1d,180u} r7={1d,29u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r17={86d,4u} r18={15d} r19={15d} r20={1d,1u,26e} r21={101d,99u} r22={28d,12u} r23={19d,3u} r24={18d,2u} r25={18d,2u} r26={18d,2u} r27={17d,1u} r28={17d,1u} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={16d,1u} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} 
;;    total ref usage 1619{1041d,526u,52e} in 384{369 regular + 15 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 233 234 235 236 237 238 239 240 241 242 243 244 245
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])
        (reg:DI 5 di [ sup_data ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ sup_data ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])
        (reg:DI 4 si [ unsup_data ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ unsup_data ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])
        (reg:DI 1 dx [ scratch ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ scratch ])
        (nil)))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 procpar_info+0 S8 A64])
        (reg:DI 2 cx [ procpar_info ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ procpar_info ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 preprocess+0 S8 A64])
        (reg:DI 37 r8 [ preprocess ])) sim2fitman_preproc.cpp:497 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ preprocess ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:499 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DF 0 ax [233])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64])
        (reg:DF 0 ax [233])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [233])
        (nil)))
(insn 13 12 14 2 (set (reg:DF 0 ax [234])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 0 ax [234])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [234])
        (nil)))
(insn 15 14 16 2 (set (reg:DF 0 ax [235])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 0 ax [235])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [235])
        (nil)))
(insn 17 16 18 2 (set (reg:DF 0 ax [236])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 0 ax [236])) sim2fitman_preproc.cpp:500 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [236])
        (nil)))
(insn 19 18 20 2 (set (reg:DF 0 ax [237])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 phase_sup+0 S8 A64])
        (reg:DF 0 ax [237])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [237])
        (nil)))
(insn 21 20 22 2 (set (reg:DF 0 ax [238])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 0 ax [238])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [238])
        (nil)))
(insn 23 22 24 2 (set (reg:DF 0 ax [239])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 0 ax [239])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [239])
        (nil)))
(insn 25 24 26 2 (set (reg:DF 0 ax [240])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (nil))
(insn 26 25 27 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 0 ax [240])) sim2fitman_preproc.cpp:501 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [240])
        (nil)))
(insn 27 26 28 2 (set (reg:DF 0 ax [241])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 0 ax [241])) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [241])
        (nil)))
(insn 29 28 30 2 (set (reg:DF 0 ax [242])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (nil))
(insn 30 29 31 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 0 ax [242])) sim2fitman_preproc.cpp:502 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [242])
        (nil)))
(insn 31 30 32 2 (set (reg:DF 0 ax [243])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (nil))
(insn 32 31 33 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 0 ax [243])) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [243])
        (nil)))
(insn 33 32 34 2 (set (reg:DF 0 ax [244])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (nil))
(insn 34 33 35 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 0 ax [244])) sim2fitman_preproc.cpp:503 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [244])
        (nil)))
(insn 35 34 36 2 (set (reg/f:DI 0 ax [245])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:506 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 2 (set (reg:SI 0 ax [orig:59 D.6916 ] [59])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [245])
                (const_int 44 [0x2c])) [0 preprocess_17(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [245])
        (nil)))
(insn 37 36 38 2 (set (reg:SI 4 si)
        (reg:SI 0 ax [orig:59 D.6916 ] [59])) sim2fitman_preproc.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6916 ] [59])
        (nil)))
(insn 38 37 39 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f917d72c260 *.LC17>)) sim2fitman_preproc.cpp:506 87 {*movdi_internal_rex64}
     (nil))
(insn 39 38 40 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_preproc.cpp:506 91 {*movqi_internal}
     (nil))
(call_insn 40 39 41 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f917db7cc00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:506 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_BR_PRED (use (reg:SI 4 si))
                (nil)))))
(insn 41 40 412 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_preproc.cpp:508 89 {*movsi_internal}
     (nil))
(jump_insn 412 41 413 2 (set (pc)
        (label_ref 384)) sim2fitman_preproc.cpp:508 650 {jump}
     (nil)
 -> 384)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 413 412 389)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274
(code_label 389 413 44 3 108 "" [1 uses])
(note 44 389 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 3 (set (reg:SI 0 ax [246])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:511 89 {*movsi_internal}
     (nil))
(insn 46 45 47 3 (set (reg:DI 0 ax [orig:62 D.6917 ] [62])
        (sign_extend:DI (reg:SI 0 ax [246]))) sim2fitman_preproc.cpp:511 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [246])
        (nil)))
(insn 47 46 48 3 (parallel [
            (set (reg:DI 1 dx [orig:63 D.6917 ] [63])
                (ashift:DI (reg:DI 0 ax [orig:62 D.6917 ] [62])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:62 D.6917 ] [62])
        (nil)))
(insn 48 47 49 3 (set (reg/f:DI 0 ax [247])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:511 87 {*movdi_internal_rex64}
     (nil))
(insn 49 48 50 3 (parallel [
            (set (reg/f:DI 0 ax [orig:64 D.6918 ] [64])
                (plus:DI (reg/f:DI 0 ax [247])
                    (reg:DI 1 dx [orig:63 D.6917 ] [63])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [247])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:63 D.6917 ] [63])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:63 D.6917 ] [63]))
                (nil)))))
(insn 50 49 51 3 (set (reg:SF 21 xmm0 [orig:65 D.6919 ] [65])
        (mem:SF (reg/f:DI 0 ax [orig:64 D.6918 ] [64]) [0 *_26+0 S4 A32])) sim2fitman_preproc.cpp:511 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.6918 ] [64])
        (nil)))
(insn 51 50 52 3 (set (reg:DF 22 xmm1 [orig:66 D.6920 ] [66])
        (float_extend:DF (reg:SF 21 xmm0 [orig:65 D.6919 ] [65]))) sim2fitman_preproc.cpp:511 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:65 D.6919 ] [65])
        (nil)))
(insn 52 51 53 3 (set (reg:SI 0 ax [248])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:511 89 {*movsi_internal}
     (nil))
(insn 53 52 54 3 (set (reg:DI 0 ax [orig:67 D.6917 ] [67])
        (sign_extend:DI (reg:SI 0 ax [248]))) sim2fitman_preproc.cpp:511 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [248])
        (nil)))
(insn 54 53 55 3 (parallel [
            (set (reg:DI 1 dx [orig:68 D.6917 ] [68])
                (ashift:DI (reg:DI 0 ax [orig:67 D.6917 ] [67])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:67 D.6917 ] [67])
        (nil)))
(insn 55 54 56 3 (set (reg/f:DI 0 ax [249])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:511 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 3 (parallel [
            (set (reg/f:DI 0 ax [orig:69 D.6918 ] [69])
                (plus:DI (reg/f:DI 0 ax [249])
                    (reg:DI 1 dx [orig:68 D.6917 ] [68])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:511 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [249])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.6917 ] [68])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:68 D.6917 ] [68]))
                (nil)))))
(insn 57 56 58 3 (set (reg:SF 21 xmm0 [orig:70 D.6919 ] [70])
        (mem:SF (reg/f:DI 0 ax [orig:69 D.6918 ] [69]) [0 *_31+0 S4 A32])) sim2fitman_preproc.cpp:511 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:69 D.6918 ] [69])
        (nil)))
(insn 58 57 59 3 (set (reg:DF 21 xmm0 [orig:71 D.6920 ] [71])
        (float_extend:DF (reg:SF 21 xmm0 [orig:70 D.6919 ] [70]))) sim2fitman_preproc.cpp:511 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:70 D.6919 ] [70])
        (nil)))
(insn 59 58 60 3 (set (reg:DF 22 xmm1 [orig:72 D.6920 ] [72])
        (mult:DF (reg:DF 22 xmm1 [orig:66 D.6920 ] [66])
            (reg:DF 21 xmm0 [orig:71 D.6920 ] [71]))) sim2fitman_preproc.cpp:511 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:71 D.6920 ] [71])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:66 D.6920 ] [66])
            (nil))))
(insn 60 59 61 3 (set (reg:SI 0 ax [250])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:512 89 {*movsi_internal}
     (nil))
(insn 61 60 62 3 (set (reg:DI 0 ax [orig:73 D.6921 ] [73])
        (sign_extend:DI (reg:SI 0 ax [250]))) sim2fitman_preproc.cpp:512 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [250])
        (nil)))
(insn 62 61 63 3 (parallel [
            (set (reg:DI 0 ax [orig:74 D.6921 ] [74])
                (plus:DI (reg:DI 0 ax [orig:73 D.6921 ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:73 D.6921 ] [73])
        (nil)))
(insn 63 62 64 3 (parallel [
            (set (reg:DI 1 dx [orig:75 D.6921 ] [75])
                (ashift:DI (reg:DI 0 ax [orig:74 D.6921 ] [74])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:74 D.6921 ] [74])
        (nil)))
(insn 64 63 65 3 (set (reg/f:DI 0 ax [251])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:512 87 {*movdi_internal_rex64}
     (nil))
(insn 65 64 66 3 (parallel [
            (set (reg/f:DI 0 ax [orig:76 D.6918 ] [76])
                (plus:DI (reg/f:DI 0 ax [251])
                    (reg:DI 1 dx [orig:75 D.6921 ] [75])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [251])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:75 D.6921 ] [75])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:75 D.6921 ] [75]))
                (nil)))))
(insn 66 65 67 3 (set (reg:SF 21 xmm0 [orig:77 D.6919 ] [77])
        (mem:SF (reg/f:DI 0 ax [orig:76 D.6918 ] [76]) [0 *_38+0 S4 A32])) sim2fitman_preproc.cpp:512 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:76 D.6918 ] [76])
        (nil)))
(insn 67 66 68 3 (set (reg:DF 23 xmm2 [orig:78 D.6920 ] [78])
        (float_extend:DF (reg:SF 21 xmm0 [orig:77 D.6919 ] [77]))) sim2fitman_preproc.cpp:512 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:77 D.6919 ] [77])
        (nil)))
(insn 68 67 69 3 (set (reg:SI 0 ax [252])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:512 89 {*movsi_internal}
     (nil))
(insn 69 68 70 3 (set (reg:DI 0 ax [orig:79 D.6921 ] [79])
        (sign_extend:DI (reg:SI 0 ax [252]))) sim2fitman_preproc.cpp:512 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [252])
        (nil)))
(insn 70 69 71 3 (parallel [
            (set (reg:DI 0 ax [orig:80 D.6921 ] [80])
                (plus:DI (reg:DI 0 ax [orig:79 D.6921 ] [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:79 D.6921 ] [79])
        (nil)))
(insn 71 70 72 3 (parallel [
            (set (reg:DI 1 dx [orig:81 D.6921 ] [81])
                (ashift:DI (reg:DI 0 ax [orig:80 D.6921 ] [80])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:80 D.6921 ] [80])
        (nil)))
(insn 72 71 73 3 (set (reg/f:DI 0 ax [253])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:512 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 74 3 (parallel [
            (set (reg/f:DI 0 ax [orig:82 D.6918 ] [82])
                (plus:DI (reg/f:DI 0 ax [253])
                    (reg:DI 1 dx [orig:81 D.6921 ] [81])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:512 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [253])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:81 D.6921 ] [81])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:81 D.6921 ] [81]))
                (nil)))))
(insn 74 73 75 3 (set (reg:SF 21 xmm0 [orig:83 D.6919 ] [83])
        (mem:SF (reg/f:DI 0 ax [orig:82 D.6918 ] [82]) [0 *_44+0 S4 A32])) sim2fitman_preproc.cpp:512 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:82 D.6918 ] [82])
        (nil)))
(insn 75 74 76 3 (set (reg:DF 21 xmm0 [orig:84 D.6920 ] [84])
        (float_extend:DF (reg:SF 21 xmm0 [orig:83 D.6919 ] [83]))) sim2fitman_preproc.cpp:512 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:83 D.6919 ] [83])
        (nil)))
(insn 76 75 77 3 (set (reg:DF 21 xmm0 [orig:85 D.6920 ] [85])
        (mult:DF (reg:DF 21 xmm0 [orig:84 D.6920 ] [84])
            (reg:DF 23 xmm2 [orig:78 D.6920 ] [78]))) sim2fitman_preproc.cpp:512 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:84 D.6920 ] [84])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:78 D.6920 ] [78])
            (nil))))
(insn 77 76 78 3 (set (reg:DF 21 xmm0 [orig:86 D.6920 ] [86])
        (plus:DF (reg:DF 21 xmm0 [orig:85 D.6920 ] [85])
            (reg:DF 22 xmm1 [orig:72 D.6920 ] [72]))) sim2fitman_preproc.cpp:512 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:85 D.6920 ] [85])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:72 D.6920 ] [72])
            (nil))))
(insn 78 77 79 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:86 D.6920 ] [86])) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:86 D.6920 ] [86])
        (nil)))
(call_insn 79 78 80 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:512 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 80 79 422 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 422 80 81 3 (set (reg:DF 0 ax [254])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 331)
        (nil)))
(insn 81 422 82 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64])
        (reg:DF 0 ax [254])) sim2fitman_preproc.cpp:512 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [254])
        (nil)))
(insn 82 81 83 3 (set (reg:SI 0 ax [255])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:514 89 {*movsi_internal}
     (nil))
(insn 83 82 84 3 (set (reg:DI 0 ax [orig:87 D.6917 ] [87])
        (sign_extend:DI (reg:SI 0 ax [255]))) sim2fitman_preproc.cpp:514 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [255])
        (nil)))
(insn 84 83 85 3 (parallel [
            (set (reg:DI 1 dx [orig:88 D.6917 ] [88])
                (ashift:DI (reg:DI 0 ax [orig:87 D.6917 ] [87])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:87 D.6917 ] [87])
        (nil)))
(insn 85 84 86 3 (set (reg/f:DI 0 ax [256])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:514 87 {*movdi_internal_rex64}
     (nil))
(insn 86 85 87 3 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6918 ] [89])
                (plus:DI (reg/f:DI 0 ax [256])
                    (reg:DI 1 dx [orig:88 D.6917 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [256])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:88 D.6917 ] [88])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:88 D.6917 ] [88]))
                (nil)))))
(insn 87 86 88 3 (set (reg:SF 21 xmm0 [orig:90 D.6919 ] [90])
        (mem:SF (reg/f:DI 0 ax [orig:89 D.6918 ] [89]) [0 *_52+0 S4 A32])) sim2fitman_preproc.cpp:514 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:89 D.6918 ] [89])
        (nil)))
(insn 88 87 89 3 (set (reg:DF 22 xmm1 [orig:91 D.6920 ] [91])
        (float_extend:DF (reg:SF 21 xmm0 [orig:90 D.6919 ] [90]))) sim2fitman_preproc.cpp:514 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:90 D.6919 ] [90])
        (nil)))
(insn 89 88 90 3 (set (reg:SI 0 ax [257])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:514 89 {*movsi_internal}
     (nil))
(insn 90 89 91 3 (set (reg:DI 0 ax [orig:92 D.6921 ] [92])
        (sign_extend:DI (reg:SI 0 ax [257]))) sim2fitman_preproc.cpp:514 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [257])
        (nil)))
(insn 91 90 92 3 (parallel [
            (set (reg:DI 0 ax [orig:93 D.6921 ] [93])
                (plus:DI (reg:DI 0 ax [orig:92 D.6921 ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:92 D.6921 ] [92])
        (nil)))
(insn 92 91 93 3 (parallel [
            (set (reg:DI 1 dx [orig:94 D.6921 ] [94])
                (ashift:DI (reg:DI 0 ax [orig:93 D.6921 ] [93])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:93 D.6921 ] [93])
        (nil)))
(insn 93 92 94 3 (set (reg/f:DI 0 ax [258])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:514 87 {*movdi_internal_rex64}
     (nil))
(insn 94 93 95 3 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.6918 ] [95])
                (plus:DI (reg/f:DI 0 ax [258])
                    (reg:DI 1 dx [orig:94 D.6921 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:514 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [258])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:94 D.6921 ] [94])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:94 D.6921 ] [94]))
                (nil)))))
(insn 95 94 96 3 (set (reg:SF 21 xmm0 [orig:96 D.6919 ] [96])
        (mem:SF (reg/f:DI 0 ax [orig:95 D.6918 ] [95]) [0 *_58+0 S4 A32])) sim2fitman_preproc.cpp:514 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:95 D.6918 ] [95])
        (nil)))
(insn 96 95 97 3 (set (reg:DF 21 xmm0 [orig:97 D.6920 ] [97])
        (float_extend:DF (reg:SF 21 xmm0 [orig:96 D.6919 ] [96]))) sim2fitman_preproc.cpp:514 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:96 D.6919 ] [96])
        (nil)))
(insn 97 96 98 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:91 D.6920 ] [91])) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:91 D.6920 ] [91])
        (nil)))
(insn 98 97 99 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:97 D.6920 ] [97])) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:97 D.6920 ] [97])
        (nil)))
(call_insn 99 98 100 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:514 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 100 99 423 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 423 100 101 3 (set (reg:DF 0 ax [259])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 332)
        (nil)))
(insn 101 423 102 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 phase_sup+0 S8 A64])
        (reg:DF 0 ax [259])) sim2fitman_preproc.cpp:514 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [259])
        (nil)))
(insn 102 101 103 3 (set (reg:SI 0 ax [260])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:516 89 {*movsi_internal}
     (nil))
(insn 103 102 104 3 (set (reg:DI 0 ax [orig:98 D.6917 ] [98])
        (sign_extend:DI (reg:SI 0 ax [260]))) sim2fitman_preproc.cpp:516 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [260])
        (nil)))
(insn 104 103 105 3 (parallel [
            (set (reg:DI 1 dx [orig:99 D.6917 ] [99])
                (ashift:DI (reg:DI 0 ax [orig:98 D.6917 ] [98])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:98 D.6917 ] [98])
        (nil)))
(insn 105 104 106 3 (set (reg/f:DI 0 ax [261])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:516 87 {*movdi_internal_rex64}
     (nil))
(insn 106 105 107 3 (parallel [
            (set (reg/f:DI 0 ax [orig:100 D.6918 ] [100])
                (plus:DI (reg/f:DI 0 ax [261])
                    (reg:DI 1 dx [orig:99 D.6917 ] [99])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [261])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:99 D.6917 ] [99])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:99 D.6917 ] [99]))
                (nil)))))
(insn 107 106 108 3 (set (reg:SF 21 xmm0 [orig:101 D.6919 ] [101])
        (mem:SF (reg/f:DI 0 ax [orig:100 D.6918 ] [100]) [0 *_65+0 S4 A32])) sim2fitman_preproc.cpp:516 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:100 D.6918 ] [100])
        (nil)))
(insn 108 107 109 3 (set (reg:DF 22 xmm1 [orig:102 D.6920 ] [102])
        (float_extend:DF (reg:SF 21 xmm0 [orig:101 D.6919 ] [101]))) sim2fitman_preproc.cpp:516 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:101 D.6919 ] [101])
        (nil)))
(insn 109 108 110 3 (set (reg:SI 0 ax [262])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:516 89 {*movsi_internal}
     (nil))
(insn 110 109 111 3 (set (reg:DI 0 ax [orig:103 D.6917 ] [103])
        (sign_extend:DI (reg:SI 0 ax [262]))) sim2fitman_preproc.cpp:516 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [262])
        (nil)))
(insn 111 110 112 3 (parallel [
            (set (reg:DI 1 dx [orig:104 D.6917 ] [104])
                (ashift:DI (reg:DI 0 ax [orig:103 D.6917 ] [103])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:103 D.6917 ] [103])
        (nil)))
(insn 112 111 113 3 (set (reg/f:DI 0 ax [263])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:516 87 {*movdi_internal_rex64}
     (nil))
(insn 113 112 114 3 (parallel [
            (set (reg/f:DI 0 ax [orig:105 D.6918 ] [105])
                (plus:DI (reg/f:DI 0 ax [263])
                    (reg:DI 1 dx [orig:104 D.6917 ] [104])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:516 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [263])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:104 D.6917 ] [104])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:104 D.6917 ] [104]))
                (nil)))))
(insn 114 113 115 3 (set (reg:SF 21 xmm0 [orig:106 D.6919 ] [106])
        (mem:SF (reg/f:DI 0 ax [orig:105 D.6918 ] [105]) [0 *_70+0 S4 A32])) sim2fitman_preproc.cpp:516 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:105 D.6918 ] [105])
        (nil)))
(insn 115 114 116 3 (set (reg:DF 21 xmm0 [orig:107 D.6920 ] [107])
        (float_extend:DF (reg:SF 21 xmm0 [orig:106 D.6919 ] [106]))) sim2fitman_preproc.cpp:516 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:106 D.6919 ] [106])
        (nil)))
(insn 116 115 117 3 (set (reg:DF 22 xmm1 [orig:108 D.6920 ] [108])
        (mult:DF (reg:DF 22 xmm1 [orig:102 D.6920 ] [102])
            (reg:DF 21 xmm0 [orig:107 D.6920 ] [107]))) sim2fitman_preproc.cpp:516 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:107 D.6920 ] [107])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:102 D.6920 ] [102])
            (nil))))
(insn 117 116 118 3 (set (reg:SI 0 ax [264])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:517 89 {*movsi_internal}
     (nil))
(insn 118 117 119 3 (set (reg:DI 0 ax [orig:109 D.6921 ] [109])
        (sign_extend:DI (reg:SI 0 ax [264]))) sim2fitman_preproc.cpp:517 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [264])
        (nil)))
(insn 119 118 120 3 (parallel [
            (set (reg:DI 0 ax [orig:110 D.6921 ] [110])
                (plus:DI (reg:DI 0 ax [orig:109 D.6921 ] [109])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:109 D.6921 ] [109])
        (nil)))
(insn 120 119 121 3 (parallel [
            (set (reg:DI 1 dx [orig:111 D.6921 ] [111])
                (ashift:DI (reg:DI 0 ax [orig:110 D.6921 ] [110])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:110 D.6921 ] [110])
        (nil)))
(insn 121 120 122 3 (set (reg/f:DI 0 ax [265])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:517 87 {*movdi_internal_rex64}
     (nil))
(insn 122 121 123 3 (parallel [
            (set (reg/f:DI 0 ax [orig:112 D.6918 ] [112])
                (plus:DI (reg/f:DI 0 ax [265])
                    (reg:DI 1 dx [orig:111 D.6921 ] [111])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [265])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:111 D.6921 ] [111])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:111 D.6921 ] [111]))
                (nil)))))
(insn 123 122 124 3 (set (reg:SF 21 xmm0 [orig:113 D.6919 ] [113])
        (mem:SF (reg/f:DI 0 ax [orig:112 D.6918 ] [112]) [0 *_77+0 S4 A32])) sim2fitman_preproc.cpp:517 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:112 D.6918 ] [112])
        (nil)))
(insn 124 123 125 3 (set (reg:DF 23 xmm2 [orig:114 D.6920 ] [114])
        (float_extend:DF (reg:SF 21 xmm0 [orig:113 D.6919 ] [113]))) sim2fitman_preproc.cpp:517 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:113 D.6919 ] [113])
        (nil)))
(insn 125 124 126 3 (set (reg:SI 0 ax [266])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:517 89 {*movsi_internal}
     (nil))
(insn 126 125 127 3 (set (reg:DI 0 ax [orig:115 D.6921 ] [115])
        (sign_extend:DI (reg:SI 0 ax [266]))) sim2fitman_preproc.cpp:517 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [266])
        (nil)))
(insn 127 126 128 3 (parallel [
            (set (reg:DI 0 ax [orig:116 D.6921 ] [116])
                (plus:DI (reg:DI 0 ax [orig:115 D.6921 ] [115])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:115 D.6921 ] [115])
        (nil)))
(insn 128 127 129 3 (parallel [
            (set (reg:DI 1 dx [orig:117 D.6921 ] [117])
                (ashift:DI (reg:DI 0 ax [orig:116 D.6921 ] [116])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:116 D.6921 ] [116])
        (nil)))
(insn 129 128 130 3 (set (reg/f:DI 0 ax [267])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:517 87 {*movdi_internal_rex64}
     (nil))
(insn 130 129 131 3 (parallel [
            (set (reg/f:DI 0 ax [orig:118 D.6918 ] [118])
                (plus:DI (reg/f:DI 0 ax [267])
                    (reg:DI 1 dx [orig:117 D.6921 ] [117])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:517 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [267])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:117 D.6921 ] [117])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:117 D.6921 ] [117]))
                (nil)))))
(insn 131 130 132 3 (set (reg:SF 21 xmm0 [orig:119 D.6919 ] [119])
        (mem:SF (reg/f:DI 0 ax [orig:118 D.6918 ] [118]) [0 *_83+0 S4 A32])) sim2fitman_preproc.cpp:517 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:118 D.6918 ] [118])
        (nil)))
(insn 132 131 133 3 (set (reg:DF 21 xmm0 [orig:120 D.6920 ] [120])
        (float_extend:DF (reg:SF 21 xmm0 [orig:119 D.6919 ] [119]))) sim2fitman_preproc.cpp:517 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:119 D.6919 ] [119])
        (nil)))
(insn 133 132 134 3 (set (reg:DF 21 xmm0 [orig:121 D.6920 ] [121])
        (mult:DF (reg:DF 21 xmm0 [orig:120 D.6920 ] [120])
            (reg:DF 23 xmm2 [orig:114 D.6920 ] [114]))) sim2fitman_preproc.cpp:517 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:120 D.6920 ] [120])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:114 D.6920 ] [114])
            (nil))))
(insn 134 133 135 3 (set (reg:DF 21 xmm0 [orig:122 D.6920 ] [122])
        (plus:DF (reg:DF 21 xmm0 [orig:121 D.6920 ] [121])
            (reg:DF 22 xmm1 [orig:108 D.6920 ] [108]))) sim2fitman_preproc.cpp:517 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:121 D.6920 ] [121])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:108 D.6920 ] [108])
            (nil))))
(insn 135 134 136 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:122 D.6920 ] [122])) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:122 D.6920 ] [122])
        (nil)))
(call_insn 136 135 137 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:517 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 137 136 424 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 424 137 138 3 (set (reg:DF 0 ax [268])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 333)
        (nil)))
(insn 138 424 139 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64])
        (reg:DF 0 ax [268])) sim2fitman_preproc.cpp:517 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [268])
        (nil)))
(insn 139 138 140 3 (set (reg:SI 0 ax [269])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:519 89 {*movsi_internal}
     (nil))
(insn 140 139 141 3 (set (reg:DI 0 ax [orig:123 D.6917 ] [123])
        (sign_extend:DI (reg:SI 0 ax [269]))) sim2fitman_preproc.cpp:519 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [269])
        (nil)))
(insn 141 140 142 3 (parallel [
            (set (reg:DI 1 dx [orig:124 D.6917 ] [124])
                (ashift:DI (reg:DI 0 ax [orig:123 D.6917 ] [123])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:123 D.6917 ] [123])
        (nil)))
(insn 142 141 143 3 (set (reg/f:DI 0 ax [270])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:519 87 {*movdi_internal_rex64}
     (nil))
(insn 143 142 144 3 (parallel [
            (set (reg/f:DI 0 ax [orig:125 D.6918 ] [125])
                (plus:DI (reg/f:DI 0 ax [270])
                    (reg:DI 1 dx [orig:124 D.6917 ] [124])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [270])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:124 D.6917 ] [124])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:124 D.6917 ] [124]))
                (nil)))))
(insn 144 143 145 3 (set (reg:SF 21 xmm0 [orig:126 D.6919 ] [126])
        (mem:SF (reg/f:DI 0 ax [orig:125 D.6918 ] [125]) [0 *_91+0 S4 A32])) sim2fitman_preproc.cpp:519 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:125 D.6918 ] [125])
        (nil)))
(insn 145 144 146 3 (set (reg:DF 22 xmm1 [orig:127 D.6920 ] [127])
        (float_extend:DF (reg:SF 21 xmm0 [orig:126 D.6919 ] [126]))) sim2fitman_preproc.cpp:519 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:126 D.6919 ] [126])
        (nil)))
(insn 146 145 147 3 (set (reg:SI 0 ax [271])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:519 89 {*movsi_internal}
     (nil))
(insn 147 146 148 3 (set (reg:DI 0 ax [orig:128 D.6921 ] [128])
        (sign_extend:DI (reg:SI 0 ax [271]))) sim2fitman_preproc.cpp:519 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [271])
        (nil)))
(insn 148 147 149 3 (parallel [
            (set (reg:DI 0 ax [orig:129 D.6921 ] [129])
                (plus:DI (reg:DI 0 ax [orig:128 D.6921 ] [128])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:128 D.6921 ] [128])
        (nil)))
(insn 149 148 150 3 (parallel [
            (set (reg:DI 1 dx [orig:130 D.6921 ] [130])
                (ashift:DI (reg:DI 0 ax [orig:129 D.6921 ] [129])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:129 D.6921 ] [129])
        (nil)))
(insn 150 149 151 3 (set (reg/f:DI 0 ax [272])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:519 87 {*movdi_internal_rex64}
     (nil))
(insn 151 150 152 3 (parallel [
            (set (reg/f:DI 0 ax [orig:131 D.6918 ] [131])
                (plus:DI (reg/f:DI 0 ax [272])
                    (reg:DI 1 dx [orig:130 D.6921 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:519 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [272])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:130 D.6921 ] [130])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:130 D.6921 ] [130]))
                (nil)))))
(insn 152 151 153 3 (set (reg:SF 21 xmm0 [orig:132 D.6919 ] [132])
        (mem:SF (reg/f:DI 0 ax [orig:131 D.6918 ] [131]) [0 *_97+0 S4 A32])) sim2fitman_preproc.cpp:519 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:131 D.6918 ] [131])
        (nil)))
(insn 153 152 154 3 (set (reg:DF 21 xmm0 [orig:133 D.6920 ] [133])
        (float_extend:DF (reg:SF 21 xmm0 [orig:132 D.6919 ] [132]))) sim2fitman_preproc.cpp:519 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:132 D.6919 ] [132])
        (nil)))
(insn 154 153 155 3 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:127 D.6920 ] [127])) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:127 D.6920 ] [127])
        (nil)))
(insn 155 154 156 3 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:133 D.6920 ] [133])) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:133 D.6920 ] [133])
        (nil)))
(call_insn 156 155 157 3 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:519 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 157 156 425 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 425 157 158 3 (set (reg:DF 0 ax [273])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 334)
        (nil)))
(insn 158 425 159 3 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 phase_unsup+0 S8 A64])
        (reg:DF 0 ax [273])) sim2fitman_preproc.cpp:519 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [273])
        (nil)))
(insn 159 158 160 3 (set (reg/f:DI 0 ax [274])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 preprocess+0 S8 A64])) sim2fitman_preproc.cpp:521 87 {*movdi_internal_rex64}
     (nil))
(insn 160 159 161 3 (set (reg:SI 0 ax [orig:134 D.6916 ] [134])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [274])
                (const_int 44 [0x2c])) [0 preprocess_17(D)->pre_quecc_points+0 S4 A32])) sim2fitman_preproc.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [274])
        (nil)))
(insn 161 160 162 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:134 D.6916 ] [134])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:521 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:134 D.6916 ] [134])
        (nil)))
(jump_insn 162 161 163 3 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) sim2fitman_preproc.cpp:521 612 {*jcc_1}
     (nil)
 -> 319)
;;  succ:       4 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289
(note 163 162 164 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 4 (set (reg:SI 0 ax [275])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:523 89 {*movsi_internal}
     (nil))
(insn 165 164 166 4 (set (reg:DI 0 ax [orig:135 D.6917 ] [135])
        (sign_extend:DI (reg:SI 0 ax [275]))) sim2fitman_preproc.cpp:523 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [275])
        (nil)))
(insn 166 165 167 4 (parallel [
            (set (reg:DI 1 dx [orig:136 D.6917 ] [136])
                (ashift:DI (reg:DI 0 ax [orig:135 D.6917 ] [135])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:135 D.6917 ] [135])
        (nil)))
(insn 167 166 168 4 (set (reg/f:DI 0 ax [276])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:523 87 {*movdi_internal_rex64}
     (nil))
(insn 168 167 169 4 (parallel [
            (set (reg/f:DI 0 ax [orig:137 D.6918 ] [137])
                (plus:DI (reg/f:DI 0 ax [276])
                    (reg:DI 1 dx [orig:136 D.6917 ] [136])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [276])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:136 D.6917 ] [136])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:136 D.6917 ] [136]))
                (nil)))))
(insn 169 168 170 4 (set (reg:SF 21 xmm0 [orig:138 D.6919 ] [138])
        (mem:SF (reg/f:DI 0 ax [orig:137 D.6918 ] [137]) [0 *_105+0 S4 A32])) sim2fitman_preproc.cpp:523 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:137 D.6918 ] [137])
        (nil)))
(insn 170 169 171 4 (set (reg:DF 22 xmm1 [orig:139 D.6920 ] [139])
        (float_extend:DF (reg:SF 21 xmm0 [orig:138 D.6919 ] [138]))) sim2fitman_preproc.cpp:523 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:138 D.6919 ] [138])
        (nil)))
(insn 171 170 172 4 (set (reg:SI 0 ax [277])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:523 89 {*movsi_internal}
     (nil))
(insn 172 171 173 4 (set (reg:DI 0 ax [orig:140 D.6917 ] [140])
        (sign_extend:DI (reg:SI 0 ax [277]))) sim2fitman_preproc.cpp:523 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [277])
        (nil)))
(insn 173 172 174 4 (parallel [
            (set (reg:DI 1 dx [orig:141 D.6917 ] [141])
                (ashift:DI (reg:DI 0 ax [orig:140 D.6917 ] [140])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:140 D.6917 ] [140])
        (nil)))
(insn 174 173 175 4 (set (reg/f:DI 0 ax [278])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:523 87 {*movdi_internal_rex64}
     (nil))
(insn 175 174 176 4 (parallel [
            (set (reg/f:DI 0 ax [orig:142 D.6918 ] [142])
                (plus:DI (reg/f:DI 0 ax [278])
                    (reg:DI 1 dx [orig:141 D.6917 ] [141])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:523 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [278])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:141 D.6917 ] [141])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:141 D.6917 ] [141]))
                (nil)))))
(insn 176 175 177 4 (set (reg:SF 21 xmm0 [orig:143 D.6919 ] [143])
        (mem:SF (reg/f:DI 0 ax [orig:142 D.6918 ] [142]) [0 *_110+0 S4 A32])) sim2fitman_preproc.cpp:523 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:142 D.6918 ] [142])
        (nil)))
(insn 177 176 178 4 (set (reg:DF 21 xmm0 [orig:144 D.6920 ] [144])
        (float_extend:DF (reg:SF 21 xmm0 [orig:143 D.6919 ] [143]))) sim2fitman_preproc.cpp:523 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:143 D.6919 ] [143])
        (nil)))
(insn 178 177 179 4 (set (reg:DF 22 xmm1 [orig:145 D.6920 ] [145])
        (mult:DF (reg:DF 22 xmm1 [orig:139 D.6920 ] [139])
            (reg:DF 21 xmm0 [orig:144 D.6920 ] [144]))) sim2fitman_preproc.cpp:523 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:144 D.6920 ] [144])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:139 D.6920 ] [139])
            (nil))))
(insn 179 178 180 4 (set (reg:SI 0 ax [279])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:524 89 {*movsi_internal}
     (nil))
(insn 180 179 181 4 (set (reg:DI 0 ax [orig:146 D.6921 ] [146])
        (sign_extend:DI (reg:SI 0 ax [279]))) sim2fitman_preproc.cpp:524 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [279])
        (nil)))
(insn 181 180 182 4 (parallel [
            (set (reg:DI 0 ax [orig:147 D.6921 ] [147])
                (plus:DI (reg:DI 0 ax [orig:146 D.6921 ] [146])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:146 D.6921 ] [146])
        (nil)))
(insn 182 181 183 4 (parallel [
            (set (reg:DI 1 dx [orig:148 D.6921 ] [148])
                (ashift:DI (reg:DI 0 ax [orig:147 D.6921 ] [147])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:147 D.6921 ] [147])
        (nil)))
(insn 183 182 184 4 (set (reg/f:DI 0 ax [280])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:524 87 {*movdi_internal_rex64}
     (nil))
(insn 184 183 185 4 (parallel [
            (set (reg/f:DI 0 ax [orig:149 D.6918 ] [149])
                (plus:DI (reg/f:DI 0 ax [280])
                    (reg:DI 1 dx [orig:148 D.6921 ] [148])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [280])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:148 D.6921 ] [148])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:148 D.6921 ] [148]))
                (nil)))))
(insn 185 184 186 4 (set (reg:SF 21 xmm0 [orig:150 D.6919 ] [150])
        (mem:SF (reg/f:DI 0 ax [orig:149 D.6918 ] [149]) [0 *_117+0 S4 A32])) sim2fitman_preproc.cpp:524 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:149 D.6918 ] [149])
        (nil)))
(insn 186 185 187 4 (set (reg:DF 23 xmm2 [orig:151 D.6920 ] [151])
        (float_extend:DF (reg:SF 21 xmm0 [orig:150 D.6919 ] [150]))) sim2fitman_preproc.cpp:524 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:150 D.6919 ] [150])
        (nil)))
(insn 187 186 188 4 (set (reg:SI 0 ax [281])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:524 89 {*movsi_internal}
     (nil))
(insn 188 187 189 4 (set (reg:DI 0 ax [orig:152 D.6921 ] [152])
        (sign_extend:DI (reg:SI 0 ax [281]))) sim2fitman_preproc.cpp:524 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [281])
        (nil)))
(insn 189 188 190 4 (parallel [
            (set (reg:DI 0 ax [orig:153 D.6921 ] [153])
                (plus:DI (reg:DI 0 ax [orig:152 D.6921 ] [152])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:152 D.6921 ] [152])
        (nil)))
(insn 190 189 191 4 (parallel [
            (set (reg:DI 1 dx [orig:154 D.6921 ] [154])
                (ashift:DI (reg:DI 0 ax [orig:153 D.6921 ] [153])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:153 D.6921 ] [153])
        (nil)))
(insn 191 190 192 4 (set (reg/f:DI 0 ax [282])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:524 87 {*movdi_internal_rex64}
     (nil))
(insn 192 191 193 4 (parallel [
            (set (reg/f:DI 0 ax [orig:155 D.6918 ] [155])
                (plus:DI (reg/f:DI 0 ax [282])
                    (reg:DI 1 dx [orig:154 D.6921 ] [154])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:524 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [282])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:154 D.6921 ] [154])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:154 D.6921 ] [154]))
                (nil)))))
(insn 193 192 194 4 (set (reg:SF 21 xmm0 [orig:156 D.6919 ] [156])
        (mem:SF (reg/f:DI 0 ax [orig:155 D.6918 ] [155]) [0 *_123+0 S4 A32])) sim2fitman_preproc.cpp:524 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:155 D.6918 ] [155])
        (nil)))
(insn 194 193 195 4 (set (reg:DF 21 xmm0 [orig:157 D.6920 ] [157])
        (float_extend:DF (reg:SF 21 xmm0 [orig:156 D.6919 ] [156]))) sim2fitman_preproc.cpp:524 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:156 D.6919 ] [156])
        (nil)))
(insn 195 194 196 4 (set (reg:DF 21 xmm0 [orig:158 D.6920 ] [158])
        (mult:DF (reg:DF 21 xmm0 [orig:157 D.6920 ] [157])
            (reg:DF 23 xmm2 [orig:151 D.6920 ] [151]))) sim2fitman_preproc.cpp:524 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:157 D.6920 ] [157])
        (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:151 D.6920 ] [151])
            (nil))))
(insn 196 195 197 4 (set (reg:DF 21 xmm0 [orig:159 D.6920 ] [159])
        (plus:DF (reg:DF 21 xmm0 [orig:158 D.6920 ] [158])
            (reg:DF 22 xmm1 [orig:145 D.6920 ] [145]))) sim2fitman_preproc.cpp:524 780 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:158 D.6920 ] [158])
        (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:145 D.6920 ] [145])
            (nil))))
(insn 197 196 198 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:159 D.6920 ] [159])) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:159 D.6920 ] [159])
        (nil)))
(call_insn 198 197 199 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f917db45700 sqrt>) [0 __builtin_sqrt S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:524 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 199 198 426 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 426 199 200 4 (set (reg:DF 0 ax [283])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 335)
        (nil)))
(insn 200 426 201 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 mag_scratch+0 S8 A64])
        (reg:DF 0 ax [283])) sim2fitman_preproc.cpp:524 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [283])
        (nil)))
(insn 201 200 202 4 (set (reg:SI 0 ax [284])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:526 89 {*movsi_internal}
     (nil))
(insn 202 201 203 4 (set (reg:DI 0 ax [orig:160 D.6917 ] [160])
        (sign_extend:DI (reg:SI 0 ax [284]))) sim2fitman_preproc.cpp:526 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [284])
        (nil)))
(insn 203 202 204 4 (parallel [
            (set (reg:DI 1 dx [orig:161 D.6917 ] [161])
                (ashift:DI (reg:DI 0 ax [orig:160 D.6917 ] [160])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:160 D.6917 ] [160])
        (nil)))
(insn 204 203 205 4 (set (reg/f:DI 0 ax [285])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:526 87 {*movdi_internal_rex64}
     (nil))
(insn 205 204 206 4 (parallel [
            (set (reg/f:DI 0 ax [orig:162 D.6918 ] [162])
                (plus:DI (reg/f:DI 0 ax [285])
                    (reg:DI 1 dx [orig:161 D.6917 ] [161])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [285])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:161 D.6917 ] [161])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:161 D.6917 ] [161]))
                (nil)))))
(insn 206 205 207 4 (set (reg:SF 21 xmm0 [orig:163 D.6919 ] [163])
        (mem:SF (reg/f:DI 0 ax [orig:162 D.6918 ] [162]) [0 *_131+0 S4 A32])) sim2fitman_preproc.cpp:526 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:162 D.6918 ] [162])
        (nil)))
(insn 207 206 208 4 (set (reg:DF 22 xmm1 [orig:164 D.6920 ] [164])
        (float_extend:DF (reg:SF 21 xmm0 [orig:163 D.6919 ] [163]))) sim2fitman_preproc.cpp:526 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:163 D.6919 ] [163])
        (nil)))
(insn 208 207 209 4 (set (reg:SI 0 ax [286])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:526 89 {*movsi_internal}
     (nil))
(insn 209 208 210 4 (set (reg:DI 0 ax [orig:165 D.6921 ] [165])
        (sign_extend:DI (reg:SI 0 ax [286]))) sim2fitman_preproc.cpp:526 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [286])
        (nil)))
(insn 210 209 211 4 (parallel [
            (set (reg:DI 0 ax [orig:166 D.6921 ] [166])
                (plus:DI (reg:DI 0 ax [orig:165 D.6921 ] [165])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:165 D.6921 ] [165])
        (nil)))
(insn 211 210 212 4 (parallel [
            (set (reg:DI 1 dx [orig:167 D.6921 ] [167])
                (ashift:DI (reg:DI 0 ax [orig:166 D.6921 ] [166])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:166 D.6921 ] [166])
        (nil)))
(insn 212 211 213 4 (set (reg/f:DI 0 ax [287])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 scratch+0 S8 A64])) sim2fitman_preproc.cpp:526 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 4 (parallel [
            (set (reg/f:DI 0 ax [orig:168 D.6918 ] [168])
                (plus:DI (reg/f:DI 0 ax [287])
                    (reg:DI 1 dx [orig:167 D.6921 ] [167])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:526 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [287])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:167 D.6921 ] [167])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -136 [0xffffffffffffff78])) [0 scratch+0 S8 A64])
                    (reg:DI 1 dx [orig:167 D.6921 ] [167]))
                (nil)))))
(insn 214 213 215 4 (set (reg:SF 21 xmm0 [orig:169 D.6919 ] [169])
        (mem:SF (reg/f:DI 0 ax [orig:168 D.6918 ] [168]) [0 *_137+0 S4 A32])) sim2fitman_preproc.cpp:526 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:168 D.6918 ] [168])
        (nil)))
(insn 215 214 216 4 (set (reg:DF 21 xmm0 [orig:170 D.6920 ] [170])
        (float_extend:DF (reg:SF 21 xmm0 [orig:169 D.6919 ] [169]))) sim2fitman_preproc.cpp:526 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:169 D.6919 ] [169])
        (nil)))
(insn 216 215 217 4 (set (reg:DF 22 xmm1)
        (reg:DF 22 xmm1 [orig:164 D.6920 ] [164])) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:164 D.6920 ] [164])
        (nil)))
(insn 217 216 218 4 (set (reg:DF 21 xmm0)
        (reg:DF 21 xmm0 [orig:170 D.6920 ] [170])) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:170 D.6920 ] [170])
        (nil)))
(call_insn 218 217 219 4 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2") [flags 0x41]  <function_decl 0x7f917dafbf00 atan2>) [0 __builtin_atan2 S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:526 663 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 219 218 427 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 427 219 220 4 (set (reg:DF 0 ax [288])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S8 A64])) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 336)
        (nil)))
(insn 220 427 221 4 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 phase_scratch+0 S8 A64])
        (reg:DF 0 ax [288])) sim2fitman_preproc.cpp:526 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [288])
        (nil)))
(insn 221 220 222 4 (set (reg:DF 21 xmm0 [289])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:532 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 9.9999999999999995474811182588625868561393872369080782e-7 [0x0.8637bd05af6c68p-19])
        (nil)))
(insn 222 221 223 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [289])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:532 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [289])
        (nil)))
(jump_insn 223 222 227 4 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 414)
            (pc))) sim2fitman_preproc.cpp:532 612 {*jcc_1}
     (nil)
 -> 414)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 290
(note 227 223 228 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 229 5 (set (reg:DF 0 ax [290])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:533 133 {*movdf_internal_rex64}
     (nil))
(insn 229 228 415 5 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 0 ax [290])) sim2fitman_preproc.cpp:533 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [290])
        (nil)))
(jump_insn 415 229 416 5 (set (pc)
        (label_ref 237)) 650 {jump}
     (nil)
 -> 237)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 416 415 414)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 291 292
(code_label 414 416 233 6 112 "" [1 uses])
(note 233 414 234 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 6 (set (reg:DF 21 xmm0 [292])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64])) sim2fitman_preproc.cpp:535 133 {*movdf_internal_rex64}
     (nil))
(insn 235 234 236 6 (set (reg:DF 21 xmm0 [291])
        (div:DF (reg:DF 21 xmm0 [292])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:535 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [292])
        (nil)))
(insn 236 235 237 6 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 div_sup_mag+0 S8 A64])
        (reg:DF 21 xmm0 [291])) sim2fitman_preproc.cpp:535 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [291])
        (nil)))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 293 294 295 296 297 298 299 300 301
(code_label 237 236 238 7 103 "" [1 uses])
(note 238 237 239 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 239 238 240 7 (set (reg:DF 21 xmm0 [294])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:538 133 {*movdf_internal_rex64}
     (nil))
(insn 240 239 241 7 (set (reg:DF 21 xmm0 [293])
        (minus:DF (reg:DF 21 xmm0 [294])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:538 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [294])
        (nil)))
(insn 241 240 242 7 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 div_sup_phase+0 S8 A64])
        (reg:DF 21 xmm0 [293])) sim2fitman_preproc.cpp:538 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [293])
        (nil)))
(insn 242 241 243 7 (set (reg:SI 0 ax [295])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:540 89 {*movsi_internal}
     (nil))
(insn 243 242 244 7 (set (reg:DI 0 ax [orig:171 D.6917 ] [171])
        (sign_extend:DI (reg:SI 0 ax [295]))) sim2fitman_preproc.cpp:540 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [295])
        (nil)))
(insn 244 243 245 7 (parallel [
            (set (reg:DI 1 dx [orig:172 D.6917 ] [172])
                (ashift:DI (reg:DI 0 ax [orig:171 D.6917 ] [171])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:540 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:171 D.6917 ] [171])
        (nil)))
(insn 245 244 246 7 (set (reg/f:DI 0 ax [296])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:540 87 {*movdi_internal_rex64}
     (nil))
(insn 246 245 247 7 (parallel [
            (set (reg/f:DI 3 bx [orig:173 D.6918 ] [173])
                (plus:DI (reg:DI 1 dx [orig:172 D.6917 ] [172])
                    (reg/f:DI 0 ax [296])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:540 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [296])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:172 D.6917 ] [172])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:172 D.6917 ] [172]))
                (nil)))))
(insn 247 246 428 7 (set (reg:SF 24 xmm3 [orig:174 D.6919 ] [174])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -112 [0xffffffffffffff90])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:540 164 {*truncdfsf_fast_sse}
     (nil))
(insn 428 247 445 7 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 24 xmm3 [orig:174 D.6919 ] [174])) sim2fitman_preproc.cpp:540 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 24 xmm3 [orig:174 D.6919 ] [174])
        (nil)))
(note 445 428 248 7 NOTE_INSN_DELETED)
(insn 248 445 249 7 (set (reg:DF 0 ax [297])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (nil))
(insn 249 248 429 7 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [297])) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [297])
        (nil)))
(insn 429 249 250 7 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 338)
        (nil)))
(call_insn/u 250 429 251 7 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:540 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 251 250 252 7 (set (reg:DF 21 xmm0 [orig:175 D.6920 ] [175])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:540 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 252 251 253 7 (set (reg:SF 21 xmm0 [orig:176 D.6919 ] [176])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:175 D.6920 ] [175]))) sim2fitman_preproc.cpp:540 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:175 D.6920 ] [175])
        (nil)))
(insn 253 252 254 7 (set (reg:SF 21 xmm0 [orig:177 D.6919 ] [177])
        (mult:SF (reg:SF 21 xmm0 [orig:176 D.6919 ] [176])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:540 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:176 D.6919 ] [176])
        (expr_list:REG_DEAD (reg:SF 174 [ D.6919 ])
            (nil))))
(insn 254 253 255 7 (set (mem:SF (reg/f:DI 3 bx [orig:173 D.6918 ] [173]) [0 *_146+0 S4 A32])
        (reg:SF 21 xmm0 [orig:177 D.6919 ] [177])) sim2fitman_preproc.cpp:540 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:177 D.6919 ] [177])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:173 D.6918 ] [173])
            (nil))))
(insn 255 254 256 7 (set (reg:SI 0 ax [298])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:541 89 {*movsi_internal}
     (nil))
(insn 256 255 257 7 (set (reg:DI 0 ax [orig:178 D.6921 ] [178])
        (sign_extend:DI (reg:SI 0 ax [298]))) sim2fitman_preproc.cpp:541 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [298])
        (nil)))
(insn 257 256 258 7 (parallel [
            (set (reg:DI 0 ax [orig:179 D.6921 ] [179])
                (plus:DI (reg:DI 0 ax [orig:178 D.6921 ] [178])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:541 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:178 D.6921 ] [178])
        (nil)))
(insn 258 257 259 7 (parallel [
            (set (reg:DI 1 dx [orig:180 D.6921 ] [180])
                (ashift:DI (reg:DI 0 ax [orig:179 D.6921 ] [179])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:541 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:179 D.6921 ] [179])
        (nil)))
(insn 259 258 260 7 (set (reg/f:DI 0 ax [299])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:541 87 {*movdi_internal_rex64}
     (nil))
(insn 260 259 261 7 (parallel [
            (set (reg/f:DI 3 bx [orig:181 D.6918 ] [181])
                (plus:DI (reg:DI 1 dx [orig:180 D.6921 ] [180])
                    (reg/f:DI 0 ax [299])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:541 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [299])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:180 D.6921 ] [180])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:180 D.6921 ] [180]))
                (nil)))))
(insn 261 260 430 7 (set (reg:SF 25 xmm4 [orig:182 D.6919 ] [182])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -112 [0xffffffffffffff90])) [0 div_sup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:541 164 {*truncdfsf_fast_sse}
     (nil))
(insn 430 261 444 7 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 25 xmm4 [orig:182 D.6919 ] [182])) sim2fitman_preproc.cpp:541 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:182 D.6919 ] [182])
        (nil)))
(note 444 430 262 7 NOTE_INSN_DELETED)
(insn 262 444 263 7 (set (reg:DF 0 ax [300])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 div_sup_phase+0 S8 A64])) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (nil))
(insn 263 262 431 7 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [300])) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [300])
        (nil)))
(insn 431 263 264 7 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 340)
        (nil)))
(call_insn/u 264 431 265 7 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:541 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 265 264 266 7 (set (reg:DF 21 xmm0 [orig:183 D.6920 ] [183])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:541 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 266 265 267 7 (set (reg:SF 21 xmm0 [orig:184 D.6919 ] [184])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:183 D.6920 ] [183]))) sim2fitman_preproc.cpp:541 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:183 D.6920 ] [183])
        (nil)))
(insn 267 266 268 7 (set (reg:SF 21 xmm0 [orig:185 D.6919 ] [185])
        (mult:SF (reg:SF 21 xmm0 [orig:184 D.6919 ] [184])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:541 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:184 D.6919 ] [184])
        (expr_list:REG_DEAD (reg:SF 182 [ D.6919 ])
            (nil))))
(insn 268 267 269 7 (set (mem:SF (reg/f:DI 3 bx [orig:181 D.6918 ] [181]) [0 *_154+0 S4 A32])
        (reg:SF 21 xmm0 [orig:185 D.6919 ] [185])) sim2fitman_preproc.cpp:541 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:185 D.6919 ] [185])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:181 D.6918 ] [181])
            (nil))))
(insn 269 268 270 7 (set (reg:DF 21 xmm0 [301])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:546 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 9.9999999999999995474811182588625868561393872369080782e-7 [0x0.8637bd05af6c68p-19])
        (nil)))
(insn 270 269 271 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [301])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:546 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [301])
        (nil)))
(jump_insn 271 270 275 7 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 417)
            (pc))) sim2fitman_preproc.cpp:546 612 {*jcc_1}
     (nil)
 -> 417)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 302
(note 275 271 276 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 276 275 277 8 (set (reg:DF 0 ax [302])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0  S8 A64])) sim2fitman_preproc.cpp:547 133 {*movdf_internal_rex64}
     (nil))
(insn 277 276 418 8 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 0 ax [302])) sim2fitman_preproc.cpp:547 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [302])
        (nil)))
(jump_insn 418 277 419 8 (set (pc)
        (label_ref 285)) 650 {jump}
     (nil)
 -> 285)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 419 418 417)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 303 304
(code_label 417 419 281 9 113 "" [1 uses])
(note 281 417 282 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 282 281 283 9 (set (reg:DF 21 xmm0 [304])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64])) sim2fitman_preproc.cpp:549 133 {*movdf_internal_rex64}
     (nil))
(insn 283 282 284 9 (set (reg:DF 21 xmm0 [303])
        (div:DF (reg:DF 21 xmm0 [304])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [0 mag_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:549 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [304])
        (nil)))
(insn 284 283 285 9 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 div_unsup_mag+0 S8 A64])
        (reg:DF 21 xmm0 [303])) sim2fitman_preproc.cpp:549 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [303])
        (nil)))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 305 306 307 308 309 310 311 312
(code_label 285 284 286 10 106 "" [1 uses])
(note 286 285 287 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 10 (set (reg:DF 21 xmm0 [306])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:552 133 {*movdf_internal_rex64}
     (nil))
(insn 288 287 289 10 (set (reg:DF 21 xmm0 [305])
        (minus:DF (reg:DF 21 xmm0 [306])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [0 phase_scratch+0 S8 A64]))) sim2fitman_preproc.cpp:552 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [306])
        (nil)))
(insn 289 288 290 10 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_phase+0 S8 A64])
        (reg:DF 21 xmm0 [305])) sim2fitman_preproc.cpp:552 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [305])
        (nil)))
(insn 290 289 291 10 (set (reg:SI 0 ax [307])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:554 89 {*movsi_internal}
     (nil))
(insn 291 290 292 10 (set (reg:DI 0 ax [orig:186 D.6917 ] [186])
        (sign_extend:DI (reg:SI 0 ax [307]))) sim2fitman_preproc.cpp:554 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [307])
        (nil)))
(insn 292 291 293 10 (parallel [
            (set (reg:DI 1 dx [orig:187 D.6917 ] [187])
                (ashift:DI (reg:DI 0 ax [orig:186 D.6917 ] [186])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:554 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:186 D.6917 ] [186])
        (nil)))
(insn 293 292 294 10 (set (reg/f:DI 0 ax [308])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:554 87 {*movdi_internal_rex64}
     (nil))
(insn 294 293 295 10 (parallel [
            (set (reg/f:DI 3 bx [orig:188 D.6918 ] [188])
                (plus:DI (reg:DI 1 dx [orig:187 D.6917 ] [187])
                    (reg/f:DI 0 ax [308])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:554 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [308])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:187 D.6917 ] [187])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:187 D.6917 ] [187]))
                (nil)))))
(insn 295 294 432 10 (set (reg:SF 26 xmm5 [orig:189 D.6919 ] [189])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:554 164 {*truncdfsf_fast_sse}
     (nil))
(insn 432 295 447 10 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 26 xmm5 [orig:189 D.6919 ] [189])) sim2fitman_preproc.cpp:554 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 26 xmm5 [orig:189 D.6919 ] [189])
        (nil)))
(note 447 432 296 10 NOTE_INSN_DELETED)
(insn 296 447 297 10 (set (reg:DF 0 ax [309])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (nil))
(insn 297 296 433 10 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [309])) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [309])
        (nil)))
(insn 433 297 298 10 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 342)
        (nil)))
(call_insn/u 298 433 299 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:554 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 299 298 300 10 (set (reg:DF 21 xmm0 [orig:190 D.6920 ] [190])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:554 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 300 299 301 10 (set (reg:SF 21 xmm0 [orig:191 D.6919 ] [191])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:190 D.6920 ] [190]))) sim2fitman_preproc.cpp:554 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:190 D.6920 ] [190])
        (nil)))
(insn 301 300 302 10 (set (reg:SF 21 xmm0 [orig:192 D.6919 ] [192])
        (mult:SF (reg:SF 21 xmm0 [orig:191 D.6919 ] [191])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:554 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:191 D.6919 ] [191])
        (expr_list:REG_DEAD (reg:SF 189 [ D.6919 ])
            (nil))))
(insn 302 301 303 10 (set (mem:SF (reg/f:DI 3 bx [orig:188 D.6918 ] [188]) [0 *_164+0 S4 A32])
        (reg:SF 21 xmm0 [orig:192 D.6919 ] [192])) sim2fitman_preproc.cpp:554 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:192 D.6919 ] [192])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:188 D.6918 ] [188])
            (nil))))
(insn 303 302 304 10 (set (reg:SI 0 ax [310])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:555 89 {*movsi_internal}
     (nil))
(insn 304 303 305 10 (set (reg:DI 0 ax [orig:193 D.6921 ] [193])
        (sign_extend:DI (reg:SI 0 ax [310]))) sim2fitman_preproc.cpp:555 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [310])
        (nil)))
(insn 305 304 306 10 (parallel [
            (set (reg:DI 0 ax [orig:194 D.6921 ] [194])
                (plus:DI (reg:DI 0 ax [orig:193 D.6921 ] [193])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:555 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:193 D.6921 ] [193])
        (nil)))
(insn 306 305 307 10 (parallel [
            (set (reg:DI 1 dx [orig:195 D.6921 ] [195])
                (ashift:DI (reg:DI 0 ax [orig:194 D.6921 ] [194])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:555 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:194 D.6921 ] [194])
        (nil)))
(insn 307 306 308 10 (set (reg/f:DI 0 ax [311])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:555 87 {*movdi_internal_rex64}
     (nil))
(insn 308 307 309 10 (parallel [
            (set (reg/f:DI 3 bx [orig:196 D.6918 ] [196])
                (plus:DI (reg:DI 1 dx [orig:195 D.6921 ] [195])
                    (reg/f:DI 0 ax [311])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:555 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [311])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:195 D.6921 ] [195])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:195 D.6921 ] [195]))
                (nil)))))
(insn 309 308 434 10 (set (reg:SF 27 xmm6 [orig:197 D.6919 ] [197])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 div_unsup_mag+0 S8 A64]))) sim2fitman_preproc.cpp:555 164 {*truncdfsf_fast_sse}
     (nil))
(insn 434 309 446 10 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 27 xmm6 [orig:197 D.6919 ] [197])) sim2fitman_preproc.cpp:555 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 27 xmm6 [orig:197 D.6919 ] [197])
        (nil)))
(note 446 434 310 10 NOTE_INSN_DELETED)
(insn 310 446 311 10 (set (reg:DF 0 ax [312])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 div_unsup_phase+0 S8 A64])) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (nil))
(insn 311 310 435 10 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [312])) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [312])
        (nil)))
(insn 435 311 312 10 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 344)
        (nil)))
(call_insn/u 312 435 313 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:555 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 313 312 314 10 (set (reg:DF 21 xmm0 [orig:198 D.6920 ] [198])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:555 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 314 313 315 10 (set (reg:SF 21 xmm0 [orig:199 D.6919 ] [199])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:198 D.6920 ] [198]))) sim2fitman_preproc.cpp:555 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:198 D.6920 ] [198])
        (nil)))
(insn 315 314 316 10 (set (reg:SF 21 xmm0 [orig:200 D.6919 ] [200])
        (mult:SF (reg:SF 21 xmm0 [orig:199 D.6919 ] [199])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:555 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:199 D.6919 ] [199])
        (expr_list:REG_DEAD (reg:SF 197 [ D.6919 ])
            (nil))))
(insn 316 315 420 10 (set (mem:SF (reg/f:DI 3 bx [orig:196 D.6918 ] [196]) [0 *_172+0 S4 A32])
        (reg:SF 21 xmm0 [orig:200 D.6919 ] [200])) sim2fitman_preproc.cpp:555 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:200 D.6919 ] [200])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:196 D.6918 ] [196])
            (nil))))
(jump_insn 420 316 421 10 (set (pc)
        (label_ref 381)) 650 {jump}
     (nil)
 -> 381)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 421 420 319)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328
(code_label 319 421 320 11 100 "" [1 uses])
(note 320 319 321 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 321 320 322 11 (set (reg:DF 21 xmm0 [314])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 phase_sup+0 S8 A64])) sim2fitman_preproc.cpp:558 133 {*movdf_internal_rex64}
     (nil))
(insn 322 321 323 11 (set (reg:DF 21 xmm0 [313])
        (minus:DF (reg:DF 21 xmm0 [314])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:558 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [314])
        (nil)))
(insn 323 322 324 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])
        (reg:DF 21 xmm0 [313])) sim2fitman_preproc.cpp:558 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [313])
        (nil)))
(insn 324 323 325 11 (set (reg:DF 21 xmm0 [316])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 phase_unsup+0 S8 A64])) sim2fitman_preproc.cpp:559 133 {*movdf_internal_rex64}
     (nil))
(insn 325 324 326 11 (set (reg:DF 21 xmm0 [315])
        (minus:DF (reg:DF 21 xmm0 [316])
            (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 phase_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:559 787 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [316])
        (nil)))
(insn 326 325 327 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])
        (reg:DF 21 xmm0 [315])) sim2fitman_preproc.cpp:559 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [315])
        (nil)))
(insn 327 326 328 11 (set (reg:SI 0 ax [317])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:561 89 {*movsi_internal}
     (nil))
(insn 328 327 329 11 (set (reg:DI 0 ax [orig:201 D.6917 ] [201])
        (sign_extend:DI (reg:SI 0 ax [317]))) sim2fitman_preproc.cpp:561 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [317])
        (nil)))
(insn 329 328 330 11 (parallel [
            (set (reg:DI 1 dx [orig:202 D.6917 ] [202])
                (ashift:DI (reg:DI 0 ax [orig:201 D.6917 ] [201])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:561 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:201 D.6917 ] [201])
        (nil)))
(insn 330 329 331 11 (set (reg/f:DI 0 ax [318])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:561 87 {*movdi_internal_rex64}
     (nil))
(insn 331 330 332 11 (parallel [
            (set (reg/f:DI 3 bx [orig:203 D.6918 ] [203])
                (plus:DI (reg:DI 1 dx [orig:202 D.6917 ] [202])
                    (reg/f:DI 0 ax [318])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:561 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [318])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:202 D.6917 ] [202])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:202 D.6917 ] [202]))
                (nil)))))
(insn 332 331 436 11 (set (reg:SF 28 xmm7 [orig:204 D.6919 ] [204])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:561 164 {*truncdfsf_fast_sse}
     (nil))
(insn 436 332 451 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 28 xmm7 [orig:204 D.6919 ] [204])) sim2fitman_preproc.cpp:561 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 28 xmm7 [orig:204 D.6919 ] [204])
        (nil)))
(note 451 436 333 11 NOTE_INSN_DELETED)
(insn 333 451 334 11 (set (reg:DF 0 ax [319])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (nil))
(insn 334 333 437 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [319])) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [319])
        (nil)))
(insn 437 334 335 11 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 346)
        (nil)))
(call_insn/u 335 437 336 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:561 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 336 335 337 11 (set (reg:DF 21 xmm0 [orig:205 D.6920 ] [205])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:561 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 337 336 338 11 (set (reg:SF 21 xmm0 [orig:206 D.6919 ] [206])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:205 D.6920 ] [205]))) sim2fitman_preproc.cpp:561 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:205 D.6920 ] [205])
        (nil)))
(insn 338 337 339 11 (set (reg:SF 21 xmm0 [orig:207 D.6919 ] [207])
        (mult:SF (reg:SF 21 xmm0 [orig:206 D.6919 ] [206])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:561 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:206 D.6919 ] [206])
        (expr_list:REG_DEAD (reg:SF 204 [ D.6919 ])
            (nil))))
(insn 339 338 340 11 (set (mem:SF (reg/f:DI 3 bx [orig:203 D.6918 ] [203]) [0 *_181+0 S4 A32])
        (reg:SF 21 xmm0 [orig:207 D.6919 ] [207])) sim2fitman_preproc.cpp:561 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:207 D.6919 ] [207])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:203 D.6918 ] [203])
            (nil))))
(insn 340 339 341 11 (set (reg:SI 0 ax [320])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:562 89 {*movsi_internal}
     (nil))
(insn 341 340 342 11 (set (reg:DI 0 ax [orig:208 D.6921 ] [208])
        (sign_extend:DI (reg:SI 0 ax [320]))) sim2fitman_preproc.cpp:562 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [320])
        (nil)))
(insn 342 341 343 11 (parallel [
            (set (reg:DI 0 ax [orig:209 D.6921 ] [209])
                (plus:DI (reg:DI 0 ax [orig:208 D.6921 ] [208])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:562 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:208 D.6921 ] [208])
        (nil)))
(insn 343 342 344 11 (parallel [
            (set (reg:DI 1 dx [orig:210 D.6921 ] [210])
                (ashift:DI (reg:DI 0 ax [orig:209 D.6921 ] [209])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:562 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:209 D.6921 ] [209])
        (nil)))
(insn 344 343 345 11 (set (reg/f:DI 0 ax [321])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 sup_data+0 S8 A64])) sim2fitman_preproc.cpp:562 87 {*movdi_internal_rex64}
     (nil))
(insn 345 344 346 11 (parallel [
            (set (reg/f:DI 3 bx [orig:211 D.6918 ] [211])
                (plus:DI (reg:DI 1 dx [orig:210 D.6921 ] [210])
                    (reg/f:DI 0 ax [321])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:562 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [321])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:210 D.6921 ] [210])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [0 sup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:210 D.6921 ] [210]))
                (nil)))))
(insn 346 345 438 11 (set (reg:SF 24 xmm3 [orig:212 D.6919 ] [212])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -96 [0xffffffffffffffa0])) [0 mag_sup+0 S8 A64]))) sim2fitman_preproc.cpp:562 164 {*truncdfsf_fast_sse}
     (nil))
(insn 438 346 450 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 24 xmm3 [orig:212 D.6919 ] [212])) sim2fitman_preproc.cpp:562 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 24 xmm3 [orig:212 D.6919 ] [212])
        (nil)))
(note 450 438 347 11 NOTE_INSN_DELETED)
(insn 347 450 348 11 (set (reg:DF 0 ax [322])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 result_phase_cor_sup+0 S8 A64])) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (nil))
(insn 348 347 439 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [322])) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [322])
        (nil)))
(insn 439 348 349 11 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 348)
        (nil)))
(call_insn/u 349 439 350 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:562 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 350 349 351 11 (set (reg:DF 21 xmm0 [orig:213 D.6920 ] [213])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:562 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 351 350 352 11 (set (reg:SF 21 xmm0 [orig:214 D.6919 ] [214])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:213 D.6920 ] [213]))) sim2fitman_preproc.cpp:562 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:213 D.6920 ] [213])
        (nil)))
(insn 352 351 353 11 (set (reg:SF 21 xmm0 [orig:215 D.6919 ] [215])
        (mult:SF (reg:SF 21 xmm0 [orig:214 D.6919 ] [214])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:562 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:214 D.6919 ] [214])
        (expr_list:REG_DEAD (reg:SF 212 [ D.6919 ])
            (nil))))
(insn 353 352 354 11 (set (mem:SF (reg/f:DI 3 bx [orig:211 D.6918 ] [211]) [0 *_189+0 S4 A32])
        (reg:SF 21 xmm0 [orig:215 D.6919 ] [215])) sim2fitman_preproc.cpp:562 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:215 D.6919 ] [215])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:211 D.6918 ] [211])
            (nil))))
(insn 354 353 355 11 (set (reg:SI 0 ax [323])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:564 89 {*movsi_internal}
     (nil))
(insn 355 354 356 11 (set (reg:DI 0 ax [orig:216 D.6917 ] [216])
        (sign_extend:DI (reg:SI 0 ax [323]))) sim2fitman_preproc.cpp:564 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [323])
        (nil)))
(insn 356 355 357 11 (parallel [
            (set (reg:DI 1 dx [orig:217 D.6917 ] [217])
                (ashift:DI (reg:DI 0 ax [orig:216 D.6917 ] [216])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:564 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:216 D.6917 ] [216])
        (nil)))
(insn 357 356 358 11 (set (reg/f:DI 0 ax [324])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:564 87 {*movdi_internal_rex64}
     (nil))
(insn 358 357 359 11 (parallel [
            (set (reg/f:DI 3 bx [orig:218 D.6918 ] [218])
                (plus:DI (reg:DI 1 dx [orig:217 D.6917 ] [217])
                    (reg/f:DI 0 ax [324])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:564 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [324])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:217 D.6917 ] [217])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:217 D.6917 ] [217]))
                (nil)))))
(insn 359 358 440 11 (set (reg:SF 25 xmm4 [orig:219 D.6919 ] [219])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:564 164 {*truncdfsf_fast_sse}
     (nil))
(insn 440 359 449 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 25 xmm4 [orig:219 D.6919 ] [219])) sim2fitman_preproc.cpp:564 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:219 D.6919 ] [219])
        (nil)))
(note 449 440 360 11 NOTE_INSN_DELETED)
(insn 360 449 361 11 (set (reg:DF 0 ax [325])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (nil))
(insn 361 360 441 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [325])) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [325])
        (nil)))
(insn 441 361 362 11 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 350)
        (nil)))
(call_insn/u 362 441 363 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f917db04200 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:564 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 363 362 364 11 (set (reg:DF 21 xmm0 [orig:220 D.6920 ] [220])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:564 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 364 363 365 11 (set (reg:SF 21 xmm0 [orig:221 D.6919 ] [221])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:220 D.6920 ] [220]))) sim2fitman_preproc.cpp:564 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:220 D.6920 ] [220])
        (nil)))
(insn 365 364 366 11 (set (reg:SF 21 xmm0 [orig:222 D.6919 ] [222])
        (mult:SF (reg:SF 21 xmm0 [orig:221 D.6919 ] [221])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:564 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:221 D.6919 ] [221])
        (expr_list:REG_DEAD (reg:SF 219 [ D.6919 ])
            (nil))))
(insn 366 365 367 11 (set (mem:SF (reg/f:DI 3 bx [orig:218 D.6918 ] [218]) [0 *_196+0 S4 A32])
        (reg:SF 21 xmm0 [orig:222 D.6919 ] [222])) sim2fitman_preproc.cpp:564 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:222 D.6919 ] [222])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:218 D.6918 ] [218])
            (nil))))
(insn 367 366 368 11 (set (reg:SI 0 ax [326])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])) sim2fitman_preproc.cpp:565 89 {*movsi_internal}
     (nil))
(insn 368 367 369 11 (set (reg:DI 0 ax [orig:223 D.6921 ] [223])
        (sign_extend:DI (reg:SI 0 ax [326]))) sim2fitman_preproc.cpp:565 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [326])
        (nil)))
(insn 369 368 370 11 (parallel [
            (set (reg:DI 0 ax [orig:224 D.6921 ] [224])
                (plus:DI (reg:DI 0 ax [orig:223 D.6921 ] [223])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:565 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:223 D.6921 ] [223])
        (nil)))
(insn 370 369 371 11 (parallel [
            (set (reg:DI 1 dx [orig:225 D.6921 ] [225])
                (ashift:DI (reg:DI 0 ax [orig:224 D.6921 ] [224])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:565 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:224 D.6921 ] [224])
        (nil)))
(insn 371 370 372 11 (set (reg/f:DI 0 ax [327])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 unsup_data+0 S8 A64])) sim2fitman_preproc.cpp:565 87 {*movdi_internal_rex64}
     (nil))
(insn 372 371 373 11 (parallel [
            (set (reg/f:DI 3 bx [orig:226 D.6918 ] [226])
                (plus:DI (reg:DI 1 dx [orig:225 D.6921 ] [225])
                    (reg/f:DI 0 ax [327])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:565 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [327])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:225 D.6921 ] [225])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -128 [0xffffffffffffff80])) [0 unsup_data+0 S8 A64])
                    (reg:DI 1 dx [orig:225 D.6921 ] [225]))
                (nil)))))
(insn 373 372 442 11 (set (reg:SF 26 xmm5 [orig:227 D.6919 ] [227])
        (float_truncate:SF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 mag_unsup+0 S8 A64]))) sim2fitman_preproc.cpp:565 164 {*truncdfsf_fast_sse}
     (nil))
(insn 442 373 448 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64])
        (reg:SF 26 xmm5 [orig:227 D.6919 ] [227])) sim2fitman_preproc.cpp:565 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 26 xmm5 [orig:227 D.6919 ] [227])
        (nil)))
(note 448 442 374 11 NOTE_INSN_DELETED)
(insn 374 448 375 11 (set (reg:DF 0 ax [328])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 result_phase_cor_unsup+0 S8 A64])) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (nil))
(insn 375 374 443 11 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])
        (reg:DF 0 ax [328])) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 0 ax [328])
        (nil)))
(insn 443 375 376 11 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 %sfp+-184 S8 A64])) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 352)
        (nil)))
(call_insn/u 376 443 377 11 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f917db42c00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) sim2fitman_preproc.cpp:565 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 377 376 378 11 (set (reg:DF 21 xmm0 [orig:228 D.6920 ] [228])
        (reg:DF 21 xmm0)) sim2fitman_preproc.cpp:565 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 378 377 379 11 (set (reg:SF 21 xmm0 [orig:229 D.6919 ] [229])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:228 D.6920 ] [228]))) sim2fitman_preproc.cpp:565 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:228 D.6920 ] [228])
        (nil)))
(insn 379 378 380 11 (set (reg:SF 21 xmm0 [orig:230 D.6919 ] [230])
        (mult:SF (reg:SF 21 xmm0 [orig:229 D.6919 ] [229])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 %sfp+-176 S4 A64]))) sim2fitman_preproc.cpp:565 779 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:229 D.6919 ] [229])
        (expr_list:REG_DEAD (reg:SF 227 [ D.6919 ])
            (nil))))
(insn 380 379 381 11 (set (mem:SF (reg/f:DI 3 bx [orig:226 D.6918 ] [226]) [0 *_204+0 S4 A32])
        (reg:SF 21 xmm0 [orig:230 D.6919 ] [230])) sim2fitman_preproc.cpp:565 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:230 D.6919 ] [230])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:226 D.6918 ] [226])
            (nil))))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 381 380 382 12 107 "" [1 uses])
(note 382 381 383 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 12 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:508 273 {*addsi_1}
     (nil))
;;  succ:       13 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60 61 329
(code_label 384 383 385 13 99 "" [1 uses])
(note 385 384 386 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 13 (set (reg/f:DI 0 ax [329])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 procpar_info+0 S8 A64])) sim2fitman_preproc.cpp:508 87 {*movdi_internal_rex64}
     (nil))
(insn 387 386 388 13 (set (reg:SI 0 ax [orig:60 D.6916 ] [60])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [329])
                (const_int 328 [0x148])) [0 procpar_info_20(D)->num_points+0 S4 A64])) sim2fitman_preproc.cpp:508 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [329])
        (nil)))
(insn 388 387 390 13 (parallel [
            (set (reg:SI 0 ax [orig:61 D.6916 ] [61])
                (ashift:SI (reg:SI 0 ax [orig:60 D.6916 ] [60])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_preproc.cpp:508 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.6916 ] [60])
        (nil)))
(insn 390 388 391 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:61 D.6916 ] [61])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -116 [0xffffffffffffff8c])) [0 i+0 S4 A32]))) sim2fitman_preproc.cpp:508 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.6916 ] [61])
        (nil)))
(jump_insn 391 390 392 13 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 389)
            (pc))) sim2fitman_preproc.cpp:508 612 {*jcc_1}
     (nil)
 -> 389)
;;  succ:       3
;;              14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 231 232
(note 392 391 393 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 393 392 396 14 (set (reg:SI 0 ax [orig:231 D.6916 ] [231])
        (const_int 1 [0x1])) sim2fitman_preproc.cpp:569 89 {*movsi_internal}
     (nil))
(insn 396 393 400 14 (set (reg:SI 0 ax [orig:232 <retval> ] [232])
        (reg:SI 0 ax [orig:231 D.6916 ] [231])) sim2fitman_preproc.cpp:569 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:231 D.6916 ] [231])
        (nil)))
(insn 400 396 403 14 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:232 <retval> ] [232])) sim2fitman_preproc.cpp:570 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:232 <retval> ] [232])
        (nil)))
(insn 403 400 0 14 (use (reg/i:SI 0 ax)) sim2fitman_preproc.cpp:570 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

