[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Tue May 31 14:55:57 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim-aux-01/dump.vcd"
[dumpfile_mtime] "Tue May 31 14:53:00 2022"
[dumpfile_size] 80676
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim-aux-01/risc5test.cfg"
[timestart] 118900
[size] 1855 1056
[pos] -1 -1
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[sst_width] 225
[signals_width] 158
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-Clock & Reset
@28
risc5test.clk
risc5test.rst
@200
-RAM Interface
@28
risc5test.stb
risc5test.we
@22
risc5test.addr[21:0]
risc5test.data_in[31:0]
risc5test.data_out[31:0]
@28
risc5test.ack
@200
-RAM Internals
@22
risc5test.ram_0.latency_cnt[3:0]
@28
risc5test.ram_0.xfer_start
@22
risc5test.ram_0.address_cnt[3:0]
@28
risc5test.ram_0.xfer_stop
risc5test.ram_0.rd_ack
@22
risc5test.ram_0.ram_addr[21:0]
[pattern_trace] 1
[pattern_trace] 0
