// Seed: 2873993772
module module_0 ();
  tri1 id_1, id_2, id_3, id_4, id_5;
  wire id_6;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output tri   id_2,
    input  tri   id_3,
    input  wire  id_4
);
  assign id_1 = -1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_1 <= 1;
endmodule
module module_2;
  parameter id_1 = -1;
  reg id_2;
  module_0 modCall_1 ();
  bit id_3, id_4;
  wire id_5;
  timeunit 1ps;
  always id_2 <= 1;
  always id_4 <= !1;
endmodule
