{"vcs1":{"timestamp_begin":1738054916.492826123, "rt":0.25, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738054916.813860282, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738054917.120879000, "rt":0.14, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738054916.275285316}
{"VCS_COMP_START_TIME": 1738054916.275285316}
{"VCS_COMP_END_TIME": 1738054917.325224188}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150352}}
