Trace_Name,FPGA_Ball_Names_A,FPGA_Ball_Names_B
IL07_03.TB.G13.D6,C23,B8
IL07_03.TB.G13.D5_P,D20,D8
IL07_03.TB.G13.D5_N,F20,C8
IL07_03.TB.G13.D4_P,E19,F8
IL07_03.TB.G13.D4_N,F19,E8
IL07_03.TB.G13.D3_P,A23,B7
IL07_03.TB.G13.D3_N,B23,A7
IL07_03.TB.G13.D2_P,A19,D7
IL07_03.TB.G13.D2_N,B19,C7
IL07_03.TB.G13.D1_P,A20,A4
IL07_03.TB.G13.D1_N,C20,A5
IL07_03.TB.G13.D0_P,A22,A2
IL07_03.TB.G13.D0_N,B22,A3
IL07_03.TB.G13.C_P,E17,B3
IL07_03.TB.G13.C_N,F17,B4
IL07_03.TB.G8.D3_P,C22,D10
IL07_03.TB.G8.D3_N,D22,C10
IL07_03.TB.G8.D2_P,D18,D11
IL07_03.TB.G8.D2_N,F18,C11
IL07_03.TB.G8.D1_P,C19,C9
IL07_03.TB.G8.D1_N,D19,A9
IL07_03.TB.G8.D0_P,E22,F9
IL07_03.TB.G8.D0_N,F22,D9
IL07_03.LR.G3.S_P,B29,C17
IL07_03.LR.G3.S_N,B30,D17
IL07_03.LR.G3.D4_P,H27,H6
IL07_03.LR.G3.D4_N,H28,H5
IL07_03.LR.G3.D3_P,J29,J4
IL07_03.LR.G3.D3_N,K29,K4
IL07_03.LR.G3.D2_P,L31,L2
IL07_03.LR.G3.D2_N,L30,L3
IL07_03.LR.G3.D1_P,C32,C1
IL07_03.LR.G3.D1_N,D32,D1
IL07_03.LR.G3.D0_P,F30,F3
IL07_03.LR.G3.D0_N,E30,E3
IL07_03.LR.G2.S_P,N30,N3
IL07_03.LR.G2.S_N,N29,N4
IL07_03.LR.G2.D4_P,L26,L7
IL07_03.LR.G2.D4_N,L27,L6
IL07_03.LR.G2.D3_P,P27,P6
IL07_03.LR.G2.D3_N,P26,P7
IL07_03.LR.G2.D2_P,N27,N6
IL07_03.LR.G2.D2_N,N26,N7
IL07_03.LR.G2.D1_P,K28,K5
IL07_03.LR.G2.D1_N,L29,L4
IL07_03.LR.G2.D0_P,K27,K6
IL07_03.LR.G2.D0_N,K26,K7
IL07_03.LR.G1.S_P,K31,K2
IL07_03.LR.G1.S_N,J32,J1
IL07_03.LR.G1.D4_P,K32,K1
IL07_03.LR.G1.D4_N,L32,L1
IL07_03.LR.G1.D3_P,J30,J3
IL07_03.LR.G1.D3_N,K30,K3
IL07_03.LR.G1.D2_P,H31,H2
IL07_03.LR.G1.D2_N,H30,H3
IL07_03.LR.G1.D1_P,F32,F1
IL07_03.LR.G1.D1_N,H32,H1
IL07_03.LR.G1.D0_P,F31,F2
IL07_03.LR.G1.D0_N,E32,E1
IL07_03.LR.G0.S_P,B32,B1
IL07_03.LR.G0.S_N,C31,C2
IL07_03.LR.G0.D4_P,D30,D3
IL07_03.LR.G0.D4_N,D31,D2
IL07_03.LR.G0.D3_P,F29,F4
IL07_03.LR.G0.D3_N,F28,F5
IL07_03.LR.G0.D2_P,D29,D4
IL07_03.LR.G0.D2_N,E29,E4
IL07_03.LR.G0.D1_P,C29,C4
IL07_03.LR.G0.D1_N,C30,C3
IL07_03.LR.G0.D0_P,C28,C5
IL07_03.LR.G0.D0_N,D28,D5
