// Seed: 787014642
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign module_2.id_18 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_2 = 32'd90
) (
    input tri0 _id_0
    , _id_2
);
  wire [1  *  -1  +  id_2 : id_0] id_3;
  parameter id_4 = -1;
  wire  id_5;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd26
) (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    input supply1 id_13
    , _id_18,
    input uwire id_14,
    output tri id_15,
    output wand id_16
);
  wire id_19;
  ;
  wire [-1 : id_18] id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  logic [1 : 1] id_21 = id_21;
endmodule
