<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI4_Stream_Synchonizer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S00_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S00_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S00_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S00_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S00_AXIS:S01_AXIS:M00_AXIS:M01_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M01_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M01_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M01_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M01_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI4_Stream_Synchonizer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fcadb6f3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI4_Stream_Synchonizer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fcadb6f3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>61382a10</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S00_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S00_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S00_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S00_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M01_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M01_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M01_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M01_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_83cb06d5</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI4_Stream_Synchonizer_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fcadb6f3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI4_Stream_Synchonizer_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI4_Stream_Synchonizer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_61382a10</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A Stream Synchronizer</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI4_Stream_Synchonizer_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>AXIS TDATA Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_83cb06d5">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI4-Stream Synchonizer</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-13T03:40:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b00ab8_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0c7dd8_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdf6701_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5d5954_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bccc4_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1257ea80_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b75369_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370831a1_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7882c1f6_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c3b28_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7782b057_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509ecdac_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49675c5b_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676fb5ff_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159b08c1_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3328779_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dfda_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49768293_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6b840a_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5dd2dc_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8f034d_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e88965_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf01cad_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15abbe52_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bcd847_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53636eb8_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a94ea85_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3804566f_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60883ef5_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b3e424_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d5cc55_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4201a95a_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa7886d_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5bfebc_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b02d20_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0b4fdd_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f39ec8b_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1e95fe_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1158ae81_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9bc41d_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5077f6e7_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7057fb5e_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f0e5c1_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca37649_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a3e7_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f428424_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7efb5b_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ec0ca1_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe2c5f5_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234e5729_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a36a0f5_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7393c696_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308f713_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f9a7ab_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68230703_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6bbb9d_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340bbfe0_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb09760_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6b48e9_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623ef2d2_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1024a_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1e41d3_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508d7fc3_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da7cd0_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faf8964_ARCHIVE_LOCATION">/home/brian/projects/RFSoC2x2_MATLAB_AddOn/vivado/ip/AXI4_Stream_Synchonizer/AXI4_Stream_Synchonizer_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98117661"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e11943e3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="95dbeca3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="23bbce4e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2907ecf2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
