// Seed: 1972088976
module module_0;
  id_1(
      .id_0(), .id_1(-1), .id_2(~{1'd0}), .id_3(-1), .id_4(1 == 1'b0)
  );
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_6 = -1;
  wand id_8 = (id_8 & -1) == ~|-1, id_9;
  module_0 modCall_1 ();
endmodule
