f | dmac.h | s | 11K | 346 | Oskar Schirmer | oskar@scara.com | 1337287661 |  | xtensa: Change mail addresses of Hannes Weiner and Oskar Schirmer  These old mail addresses dont exist any more. This changes all occurences to the authors' current addresses.  Signed-off-by: Oskar Schirmer <oskar@scara.com> Cc: Chris Zankel <chris@zankel.net> Acked-by: Johannes Weiner <hannes@cmpxchg.org> Signed-off-by: Jiri Kosina <jkosina@suse.cz>
f | tie.h | s | 9.5K | 172 | Johannes Weiner | jw@emlix.com | 1238740996 |  | xtensa: s6000 variant core definitions  S6000 core configuration files from Tensilica.  Signed-off-by: Johannes Weiner <jw@emlix.com> Signed-off-by: Chris Zankel <chris@zankel.net>
f | hardware.h | s | 9.3K | 249 | Johannes Weiner | jw@emlix.com | 1238741016 |  | xtensa: s6000 variant  Support for the Stretch S6000 Xtensa core variant.  Signed-off-by: Johannes Weiner <jw@emlix.com> Signed-off-by: Oskar Schirmer <os@emlix.com> Signed-off-by: Chris Zankel <chris@zankel.net>
f | core.h | s | 17K | 365 | Johannes Weiner | jw@emlix.com | 1238740996 |  | xtensa: s6000 variant core definitions  S6000 core configuration files from Tensilica.  Signed-off-by: Johannes Weiner <jw@emlix.com> Signed-off-by: Chris Zankel <chris@zankel.net>
f | gpio.h | s | 154B | 4 | Daniel Glöckner | dg@emlix.com | 1245663446 |  | xtensa: support s6000 gpio irqs and alternate function selection  Implement an irq chip to handle interrupts via gpio.  The GPIO chip initialization function now takes a bitmask denoting pins that should be configured for their alternate function.  changes compared to v1: - fixed bug on edge interrupt configuration - accommodated to function name change - moved definition of VARIANT_NR_IRQS to this patch - renamed __XTENSA_S6000_IRQ_H to _XTENSA_S6000_IRQ_H as requested  Signed-off-by: Daniel Glöckner <dg@emlix.com> Signed-off-by: Johannes Weiner <jw@emlix.com> Signed-off-by: Chris Zankel <chris@zankel.net>
f | irq.h | s | 212B | 6 | Daniel Glöckner | dg@emlix.com | 1245663446 |  | xtensa: support s6000 gpio irqs and alternate function selection  Implement an irq chip to handle interrupts via gpio.  The GPIO chip initialization function now takes a bitmask denoting pins that should be configured for their alternate function.  changes compared to v1: - fixed bug on edge interrupt configuration - accommodated to function name change - moved definition of VARIANT_NR_IRQS to this patch - renamed __XTENSA_S6000_IRQ_H to _XTENSA_S6000_IRQ_H as requested  Signed-off-by: Daniel Glöckner <dg@emlix.com> Signed-off-by: Johannes Weiner <jw@emlix.com> Signed-off-by: Chris Zankel <chris@zankel.net>
f | tie-asm.h | s | 9.5K | 284 | Johannes Weiner | jw@emlix.com | 1238740996 |  | xtensa: s6000 variant core definitions  S6000 core configuration files from Tensilica.  Signed-off-by: Johannes Weiner <jw@emlix.com> Signed-off-by: Chris Zankel <chris@zankel.net>
