#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 28 18:12:52 2022
# Process ID: 1972
# Current directory: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/top.vds
# Journal file: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 20000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (3#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'digital_clock' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:185' bound to instance 'create_1s_clock' of component 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
WARNING: [Synth 8-614] signal 'rst_n' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (5#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:102]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:111]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:115]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:125]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (6#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1021.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Finished Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1037.891 ; gain = 16.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1037.891 ; gain = 16.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   107|
|3     |LUT1   |     2|
|4     |LUT2   |   596|
|5     |LUT3   |    42|
|6     |LUT4   |    13|
|7     |LUT5   |    15|
|8     |LUT6   |    54|
|9     |FDCE   |   128|
|10    |FDRE   |    71|
|11    |FDSE   |     5|
|12    |IBUF   |     2|
|13    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1038.488 ; gain = 17.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.488 ; gain = 17.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1048.813 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1048.813 ; gain = 27.375
INFO: [Common 17-1381] The checkpoint 'D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 18:13:26 2022...
