

================================================================
== Vitis HLS Report for 'fir_Pipeline_loop'
================================================================
* Date:           Tue Feb 25 13:49:18 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.712 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      130|      130|         5|          1|          1|   127|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln12_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln12"   --->   Operation 10 'read' 'sext_ln12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln12_cast = sext i22 %sext_ln12_read"   --->   Operation 11 'sext' 'sext_ln12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 127, i7 %i" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13]   --->   Operation 12 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln12 = store i34 %sext_ln12_cast, i34 %acc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 13 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_1, i7 0" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 16 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end.exitStub" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 17 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %i_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 18 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %i_1, i7 127" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 19 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %add_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 20 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 21 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 22 'load' 'shift_reg_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i12 %coeff, i64 0, i64 %zext_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 23 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%coeff_load = load i8 %coeff_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 24 'load' 'coeff_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 129> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln16, i7 %i" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 26 'load' 'shift_reg_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %shift_reg_load" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 27 'sext' 'sext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%coeff_load = load i8 %coeff_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 28 'load' 'coeff_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 129> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %coeff_load" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 29 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node acc_2)   --->   "%mul_ln18 = mul i28 %sext_ln18_1, i28 %sext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 30 'mul' 'mul_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:19]   --->   Operation 31 'getelementptr' 'shift_reg_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln19 = store i16 %shift_reg_load, i7 %shift_reg_addr_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:19]   --->   Operation 32 'store' 'store_ln19' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 33 [2/3] (1.05ns) (grouped into DSP with root node acc_2)   --->   "%mul_ln18 = mul i28 %sext_ln18_1, i28 %sext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 33 'mul' 'mul_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%acc_1 = load i34 %acc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 34 'load' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i34 %acc_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 35 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node acc_2)   --->   "%mul_ln18 = mul i28 %sext_ln18_1, i28 %sext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 36 'mul' 'mul_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node acc_2)   --->   "%sext_ln18_2 = sext i28 %mul_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 37 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_2 = add i34 %sext_ln18_2, i34 %acc_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 38 'add' 'acc_2' <Predicate = (!icmp_ln16)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %acc_2_out, i31 %trunc_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 45 'write' 'write_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:17]   --->   Operation 39 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 41 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_2 = add i34 %sext_ln18_2, i34 %acc_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 42 'add' 'acc_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln12 = store i34 %acc_2, i34 %acc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 43 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 44 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.712ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13) of constant 127 on local variable 'i', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13 [9]  (1.588 ns)
	'load' operation 7 bit ('i', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16) on local variable 'i', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13 [14]  (0.000 ns)
	'add' operation 7 bit ('add_ln16', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16) [23]  (1.870 ns)
	'getelementptr' operation 7 bit ('shift_reg_addr', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18) [25]  (0.000 ns)
	'load' operation 16 bit ('shift_reg_load', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18) on array 'shift_reg' [26]  (3.254 ns)

 <State 2>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('shift_reg_load', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18) on array 'shift_reg' [26]  (3.254 ns)
	'store' operation 0 bit ('store_ln19', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:19) of variable 'shift_reg_load', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18 on array 'shift_reg' [35]  (3.254 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 28 bit of DSP[33] ('mul_ln18', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18) [31]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'load' operation 34 bit ('acc', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16) on local variable 'acc', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12 [13]  (0.000 ns)
	'add' operation 34 bit of DSP[33] ('acc', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18) [33]  (2.100 ns)

 <State 5>: 3.688ns
The critical path consists of the following:
	'add' operation 34 bit of DSP[33] ('acc', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18) [33]  (2.100 ns)
	'store' operation 0 bit ('store_ln12', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12) of variable 'acc', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18 on local variable 'acc', C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12 [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
