{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761376473227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 02:14:33 2025 " "Processing started: Sat Oct 25 02:14:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761376473229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376473229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376473230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761376473747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761376473747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481535 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RISCV_types-body " "Found design unit 2: RISCV_types-body" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481539 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter32-rtl " "Found design unit 1: BarrelShifter32-rtl" {  } { { "../../proj/src/TopLevel/BarrelShifter32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481542 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter32 " "Found entity 1: BarrelShifter32" {  } { { "../../proj/src/TopLevel/BarrelShifter32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481545 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd " "File \"/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd\" is a duplicate of already analyzed file \"/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1761376481547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-structural " "Found design unit 1: RegFile-structural" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481549 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-structural " "Found design unit 1: RegN-structural" {  } { { "../../proj/src/TopLevel/RegN.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481552 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "../../proj/src/TopLevel/RegN.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_N-structure " "Found design unit 1: adder_subtractor_N-structure" {  } { { "../../proj/src/TopLevel/adder_subtractor_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481554 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_N " "Found entity 1: adder_subtractor_N" {  } { { "../../proj/src/TopLevel/adder_subtractor_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481557 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-dataflow " "Found design unit 1: control_unit-dataflow" {  } { { "../../proj/src/TopLevel/control_unit.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481559 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../proj/src/TopLevel/control_unit.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-dataflow " "Found design unit 1: decoder5to32-dataflow" {  } { { "../../proj/src/TopLevel/decoder5to32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481561 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "../../proj/src/TopLevel/decoder5to32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481563 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structure " "Found design unit 1: fetch-structure" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481566 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structure " "Found design unit 1: full_adder-structure" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481568 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immGen-Behavioral " "Found design unit 1: immGen-Behavioral" {  } { { "../../proj/src/TopLevel/immGen.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481571 ""} { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../../proj/src/TopLevel/immGen.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481573 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadType-rtl " "Found design unit 1: loadType-rtl" {  } { { "../../proj/src/TopLevel/loadType.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481575 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadType " "Found entity 1: loadType" {  } { { "../../proj/src/TopLevel/loadType.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481577 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481579 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481582 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1_32bit-dataflow " "Found design unit 1: mux32to1_32bit-dataflow" {  } { { "../../proj/src/TopLevel/mux32to1_32bit.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481584 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1_32bit " "Found entity 1: mux32to1_32bit" {  } { { "../../proj/src/TopLevel/mux32to1_32bit.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-Behavioral " "Found design unit 1: mux4t1_N-Behavioral" {  } { { "../../proj/src/TopLevel/mux4t1_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481586 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../proj/src/TopLevel/mux4t1_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_complementor_N-structural " "Found design unit 1: ones_complementor_N-structural" {  } { { "../../proj/src/TopLevel/ones_complementor_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_complementor_N " "Found entity 1: ones_complementor_N" {  } { { "../../proj/src/TopLevel/ones_complementor_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481590 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_adder_N-structural " "Found design unit 1: ripple_adder_N-structural" {  } { { "../../proj/src/TopLevel/ripple_adder_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_N " "Found entity 1: ripple_adder_N" {  } { { "../../proj/src/TopLevel/ripple_adder_N.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extenderNto32-Behavioral " "Found design unit 1: sign_extenderNto32-Behavioral" {  } { { "../../proj/src/TopLevel/sign_extenderNto32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481594 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extenderNto32 " "Found entity 1: sign_extenderNto32" {  } { { "../../proj/src/TopLevel/sign_extenderNto32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761376481594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376481594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761376481946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWr RISCV_Processor.vhd(45) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(45): object \"s_RegWr\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761376481947 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead RISCV_Processor.vhd(98) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(98): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761376481947 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:FETCH_PC " "Elaborating entity \"fetch\" for hierarchy \"fetch:FETCH_PC\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "FETCH_PC" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376481966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_carry_plus_4 fetch.vhd(22) " "Verilog HDL or VHDL warning at fetch.vhd(22): object \"s_carry_plus_4\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761376481967 "|RISCV_Processor|fetch:FETCH_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_N fetch:FETCH_PC\|adder_subtractor_N:ADD4 " "Elaborating entity \"adder_subtractor_N\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\"" {  } { { "../../proj/src/TopLevel/fetch.vhd" "ADD4" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376481976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_complementor_N fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ones_complementor_N:Inverter " "Elaborating entity \"ones_complementor_N\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ones_complementor_N:Inverter\"" {  } { { "../../proj/src/TopLevel/adder_subtractor_N.vhd" "Inverter" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376481985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ones_complementor_N:Inverter\|invg:\\GenInvs:0:INVX " "Elaborating entity \"invg\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ones_complementor_N:Inverter\|invg:\\GenInvs:0:INVX\"" {  } { { "../../proj/src/TopLevel/ones_complementor_N.vhd" "\\GenInvs:0:INVX" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376481993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\"" {  } { { "../../proj/src/TopLevel/adder_subtractor_N.vhd" "mux" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_andD0 " "Elaborating entity \"andg2\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_andD0\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_andD0" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_or " "Elaborating entity \"org2\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_or\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_or" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder_N fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ripple_adder_N:Adder " "Elaborating entity \"ripple_adder_N\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ripple_adder_N:Adder\"" {  } { { "../../proj/src/TopLevel/adder_subtractor_N.vhd" "Adder" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ripple_adder_N:Adder\|full_adder:\\G_NBit_full_adder:0:ADDERI " "Elaborating entity \"full_adder\" for hierarchy \"fetch:FETCH_PC\|adder_subtractor_N:ADD4\|ripple_adder_N:Adder\|full_adder:\\G_NBit_full_adder:0:ADDERI\"" {  } { { "../../proj/src/TopLevel/ripple_adder_N.vhd" "\\G_NBit_full_adder:0:ADDERI" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CONTROL " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CONTROL\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "CONTROL" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:u_RegFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:u_RegFile\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "u_RegFile" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 RegFile:u_RegFile\|decoder5to32:dec " "Elaborating entity \"decoder5to32\" for hierarchy \"RegFile:u_RegFile\|decoder5to32:dec\"" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "dec" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN RegFile:u_RegFile\|RegN:\\gen_regs:1:u_reg " "Elaborating entity \"RegN\" for hierarchy \"RegFile:u_RegFile\|RegN:\\gen_regs:1:u_reg\"" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "\\gen_regs:1:u_reg" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg RegFile:u_RegFile\|RegN:\\gen_regs:1:u_reg\|dffg:\\Ndffg_Reg:0:dffg_N " "Elaborating entity \"dffg\" for hierarchy \"RegFile:u_RegFile\|RegN:\\gen_regs:1:u_reg\|dffg:\\Ndffg_Reg:0:dffg_N\"" {  } { { "../../proj/src/TopLevel/RegN.vhd" "\\Ndffg_Reg:0:dffg_N" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1_32bit RegFile:u_RegFile\|mux32to1_32bit:mux1 " "Elaborating entity \"mux32to1_32bit\" for hierarchy \"RegFile:u_RegFile\|mux32to1_32bit:mux1\"" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "mux1" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:IMMEDIATEGEN " "Elaborating entity \"immGen\" for hierarchy \"immGen:IMMEDIATEGEN\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMMEDIATEGEN" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extenderNto32 immGen:IMMEDIATEGEN\|sign_extenderNto32:U1 " "Elaborating entity \"sign_extenderNto32\" for hierarchy \"immGen:IMMEDIATEGEN\|sign_extenderNto32:U1\"" {  } { { "../../proj/src/TopLevel/immGen.vhd" "U1" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extenderNto32 immGen:IMMEDIATEGEN\|sign_extenderNto32:U3 " "Elaborating entity \"sign_extenderNto32\" for hierarchy \"immGen:IMMEDIATEGEN\|sign_extenderNto32:U3\"" {  } { { "../../proj/src/TopLevel/immGen.vhd" "U3" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extenderNto32 immGen:IMMEDIATEGEN\|sign_extenderNto32:U4 " "Elaborating entity \"sign_extenderNto32\" for hierarchy \"immGen:IMMEDIATEGEN\|sign_extenderNto32:U4\"" {  } { { "../../proj/src/TopLevel/immGen.vhd" "U4" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482733 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "sign_extenderNto32.vhd(15) " "VHDL Subtype or Type Declaration warning at sign_extenderNto32.vhd(15): subtype or type has null range" {  } { { "../../proj/src/TopLevel/sign_extenderNto32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd" 15 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1761376482734 "|RISCV_Processor|immGen:IMMEDIATEGEN|sign_extenderNto32:U4"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "sign_extenderNto32.vhd(15) " "VHDL warning at sign_extenderNto32.vhd(15): ignored assignment of value to null range" {  } { { "../../proj/src/TopLevel/sign_extenderNto32.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd" 15 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1761376482734 "|RISCV_Processor|immGen:IMMEDIATEGEN|sign_extenderNto32:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extenderNto32 immGen:IMMEDIATEGEN\|sign_extenderNto32:U5 " "Elaborating entity \"sign_extenderNto32\" for hierarchy \"immGen:IMMEDIATEGEN\|sign_extenderNto32:U5\"" {  } { { "../../proj/src/TopLevel/immGen.vhd" "U5" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMem" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_ALU\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "u_ALU" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482761 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_Ovfl ALU.vhd(20) " "VHDL Signal Declaration warning at ALU.vhd(20): used implicit default value for signal \"o_Ovfl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761376482762 "|RISCV_Processor|ALU:u_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter32 ALU:u_ALU\|BarrelShifter32:u_sh " "Elaborating entity \"BarrelShifter32\" for hierarchy \"ALU:u_ALU\|BarrelShifter32:u_sh\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "u_sh" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadType loadType:u_LoadType " "Elaborating entity \"loadType\" for hierarchy \"loadType:u_LoadType\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "u_LoadType" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376482788 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761376484088 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761376484088 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761376484088 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761376485717 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761376554171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761376554171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761376629306 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "fetch:FETCH_PC\|s_PC_current\[22\] High " "Register fetch:FETCH_PC\|s_PC_current\[22\] will power up to High" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761376629968 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1761376629968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761376692512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761376692512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761376697687 "|RISCV_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761376697687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114895 " "Implemented 114895 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761376697689 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761376697689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114795 " "Implemented 114795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761376697689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761376697689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1148 " "Peak virtual memory: 1148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761376697798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 02:18:17 2025 " "Processing ended: Sat Oct 25 02:18:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761376697798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761376697798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:45 " "Total CPU time (on all processors): 00:03:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761376697798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761376697798 ""}
