//! **************************************************************************
// Written by: Map P.20131013 on Thu Jul 19 16:24:54 2018
//! **************************************************************************

SCHEMATIC START;
COMP "RJ45_ACK_N" LOCATE = SITE "AF14" LEVEL 1;
COMP "RJ45_ACK_P" LOCATE = SITE "AD14" LEVEL 1;
COMP "WL_CLK_N<0>" LOCATE = SITE "J26" LEVEL 1;
COMP "WL_CLK_N<1>" LOCATE = SITE "C24" LEVEL 1;
COMP "WL_CLK_N<2>" LOCATE = SITE "C1" LEVEL 1;
COMP "WL_CLK_N<3>" LOCATE = SITE "A25" LEVEL 1;
COMP "WL_CLK_N<4>" LOCATE = SITE "N4" LEVEL 1;
COMP "WL_CLK_N<5>" LOCATE = SITE "G26" LEVEL 1;
COMP "WL_CLK_N<6>" LOCATE = SITE "W7" LEVEL 1;
COMP "WL_CLK_N<7>" LOCATE = SITE "L26" LEVEL 1;
COMP "WL_CLK_P<0>" LOCATE = SITE "J25" LEVEL 1;
COMP "WL_CLK_P<1>" LOCATE = SITE "D23" LEVEL 1;
COMP "WL_CLK_P<2>" LOCATE = SITE "C2" LEVEL 1;
COMP "WL_CLK_P<3>" LOCATE = SITE "B24" LEVEL 1;
COMP "WL_CLK_P<4>" LOCATE = SITE "N5" LEVEL 1;
COMP "WL_CLK_P<5>" LOCATE = SITE "G25" LEVEL 1;
COMP "WL_CLK_P<6>" LOCATE = SITE "W8" LEVEL 1;
COMP "WL_CLK_P<7>" LOCATE = SITE "L25" LEVEL 1;
COMP "BUSA_DO<10>" LOCATE = SITE "M6" LEVEL 1;
COMP "BUSA_DO<11>" LOCATE = SITE "L9" LEVEL 1;
COMP "BUSA_DO<12>" LOCATE = SITE "K9" LEVEL 1;
COMP "BUSA_DO<13>" LOCATE = SITE "J9" LEVEL 1;
COMP "BUSA_DO<14>" LOCATE = SITE "K7" LEVEL 1;
COMP "BUSA_DO<15>" LOCATE = SITE "L8" LEVEL 1;
COMP "BUSA_DO<16>" LOCATE = SITE "B2" LEVEL 1;
COMP "BUSB_DO<10>" LOCATE = SITE "J2" LEVEL 1;
COMP "BUSB_DO<11>" LOCATE = SITE "V13" LEVEL 1;
COMP "BUSB_DO<12>" LOCATE = SITE "Y13" LEVEL 1;
COMP "BUSB_DO<13>" LOCATE = SITE "E2" LEVEL 1;
COMP "BUSB_DO<14>" LOCATE = SITE "K1" LEVEL 1;
COMP "BUSB_DO<15>" LOCATE = SITE "Y17" LEVEL 1;
COMP "BUSB_DO<16>" LOCATE = SITE "AA17" LEVEL 1;
COMP "RJ45_TRG_N" LOCATE = SITE "AC14" LEVEL 1;
COMP "RJ45_TRG_P" LOCATE = SITE "AB14" LEVEL 1;
COMP "BUSA_SR_SEL" LOCATE = SITE "M8" LEVEL 1;
COMP "BUSB_SR_SEL" LOCATE = SITE "J1" LEVEL 1;
COMP "WR1_ENA<0>" LOCATE = SITE "L4" LEVEL 1;
COMP "WR1_ENA<1>" LOCATE = SITE "AB19" LEVEL 1;
COMP "WR1_ENA<2>" LOCATE = SITE "AD3" LEVEL 1;
COMP "WR1_ENA<3>" LOCATE = SITE "R6" LEVEL 1;
COMP "BUSA_WR_ADDRCLR" LOCATE = SITE "K10" LEVEL 1;
COMP "SAMPLESEL_ANY<10>" LOCATE = SITE "AA6" LEVEL 1;
COMP "SAMPLESEL_ANY<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "SAMPLESEL_ANY<12>" LOCATE = SITE "T8" LEVEL 1;
COMP "SAMPLESEL_ANY<13>" LOCATE = SITE "T26" LEVEL 1;
COMP "SAMPLESEL_ANY<14>" LOCATE = SITE "R4" LEVEL 1;
COMP "SAMPLESEL_ANY<15>" LOCATE = SITE "N2" LEVEL 1;
COMP "BUSA_RD_ROWSEL_S<0>" LOCATE = SITE "W19" LEVEL 1;
COMP "BUSA_RD_ROWSEL_S<1>" LOCATE = SITE "V18" LEVEL 1;
COMP "BUSA_RD_ROWSEL_S<2>" LOCATE = SITE "W18" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<1>" LOCATE = SITE "L7" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<2>" LOCATE = SITE "K6" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<3>" LOCATE = SITE "V20" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<4>" LOCATE = SITE "U15" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<5>" LOCATE = SITE "AA2" LEVEL 1;
COMP "SSTIN_N<0>" LOCATE = SITE "G24" LEVEL 1;
COMP "SSTIN_N<1>" LOCATE = SITE "E24" LEVEL 1;
COMP "SSTIN_N<2>" LOCATE = SITE "E26" LEVEL 1;
COMP "SSTIN_N<3>" LOCATE = SITE "C26" LEVEL 1;
COMP "SSTIN_N<4>" LOCATE = SITE "N7" LEVEL 1;
COMP "SSTIN_N<5>" LOCATE = SITE "G1" LEVEL 1;
COMP "SSTIN_N<6>" LOCATE = SITE "AB11" LEVEL 1;
COMP "SSTIN_N<7>" LOCATE = SITE "N26" LEVEL 1;
COMP "SSTIN_P<0>" LOCATE = SITE "F23" LEVEL 1;
COMP "SSTIN_P<1>" LOCATE = SITE "E23" LEVEL 1;
COMP "SSTIN_P<2>" LOCATE = SITE "E25" LEVEL 1;
COMP "SSTIN_P<3>" LOCATE = SITE "C25" LEVEL 1;
COMP "SSTIN_P<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "SSTIN_P<5>" LOCATE = SITE "G2" LEVEL 1;
COMP "SSTIN_P<7>" LOCATE = SITE "N25" LEVEL 1;
COMP "BUSB_WR_ADDRCLR" LOCATE = SITE "D1" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<0>" LOCATE = SITE "Y20" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<1>" LOCATE = SITE "F3" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<2>" LOCATE = SITE "K3" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<3>" LOCATE = SITE "D3" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<4>" LOCATE = SITE "AB13" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<5>" LOCATE = SITE "AB15" LEVEL 1;
COMP "SIN<0>" LOCATE = SITE "H3" LEVEL 1;
COMP "SIN<1>" LOCATE = SITE "J3" LEVEL 1;
COMP "SIN<2>" LOCATE = SITE "P10" LEVEL 1;
COMP "SIN<3>" LOCATE = SITE "T9" LEVEL 1;
COMP "TDC1_TRG<0>" LOCATE = SITE "W16" LEVEL 1;
COMP "TDC2_TRG<0>" LOCATE = SITE "D24" LEVEL 1;
COMP "BUSA_DO<1>" LOCATE = SITE "AF6" LEVEL 1;
COMP "BUSA_DO<2>" LOCATE = SITE "AB1" LEVEL 1;
COMP "BUSA_DO<3>" LOCATE = SITE "AC1" LEVEL 1;
COMP "BUSA_DO<4>" LOCATE = SITE "AC2" LEVEL 1;
COMP "TDC3_TRG<0>" LOCATE = SITE "P19" LEVEL 1;
COMP "BUSA_DO<5>" LOCATE = SITE "AF23" LEVEL 1;
COMP "BUSA_DO<6>" LOCATE = SITE "M9" LEVEL 1;
COMP "BUSA_DO<7>" LOCATE = SITE "M10" LEVEL 1;
COMP "BUSA_DO<8>" LOCATE = SITE "N3" LEVEL 1;
COMP "BUSA_DO<9>" LOCATE = SITE "K8" LEVEL 1;
COMP "TDC10_TRG<0>" LOCATE = SITE "H26" LEVEL 1;
COMP "BUSB_DO<1>" LOCATE = SITE "Y3" LEVEL 1;
COMP "BUSB_DO<2>" LOCATE = SITE "W3" LEVEL 1;
COMP "BUSB_DO<3>" LOCATE = SITE "V3" LEVEL 1;
COMP "BUSB_DO<4>" LOCATE = SITE "V5" LEVEL 1;
COMP "BUSB_DO<5>" LOCATE = SITE "U3" LEVEL 1;
COMP "BUSB_DO<6>" LOCATE = SITE "U4" LEVEL 1;
COMP "BUSB_DO<7>" LOCATE = SITE "T4" LEVEL 1;
COMP "BUSB_DO<8>" LOCATE = SITE "U7" LEVEL 1;
COMP "BUSB_DO<9>" LOCATE = SITE "L2" LEVEL 1;
COMP "TDC4_TRG<0>" LOCATE = SITE "H5" LEVEL 1;
COMP "TDC11_TRG<0>" LOCATE = SITE "R2" LEVEL 1;
COMP "BUSB_RD_ROWSEL_S<0>" LOCATE = SITE "AB3" LEVEL 1;
COMP "BUSB_RD_ROWSEL_S<1>" LOCATE = SITE "AA4" LEVEL 1;
COMP "BUSB_RD_ROWSEL_S<2>" LOCATE = SITE "AA3" LEVEL 1;
COMP "mgttxfault<1>" LOCATE = SITE "A5" LEVEL 1;
COMP "TDC5_TRG<0>" LOCATE = SITE "AC6" LEVEL 1;
COMP "TDC12_TRG<0>" LOCATE = SITE "F1" LEVEL 1;
COMP "mgttxdis<1>" LOCATE = SITE "E8" LEVEL 1;
COMP "TDC6_TRG<0>" LOCATE = SITE "F26" LEVEL 1;
COMP "TDC13_TRG<0>" LOCATE = SITE "Y5" LEVEL 1;
COMP "TDC7_TRG<0>" LOCATE = SITE "AB21" LEVEL 1;
COMP "RJ45_CLK_N" LOCATE = SITE "AF13" LEVEL 1;
COMP "RJ45_CLK_P" LOCATE = SITE "AE13" LEVEL 1;
COMP "TDC14_TRG<0>" LOCATE = SITE "W10" LEVEL 1;
COMP "TDC8_TRG<0>" LOCATE = SITE "E4" LEVEL 1;
COMP "TDC15_TRG<0>" LOCATE = SITE "R8" LEVEL 1;
COMP "mgtclk0n" LOCATE = SITE "A10" LEVEL 1;
COMP "mgtclk1n" LOCATE = SITE "C11" LEVEL 1;
COMP "mgtclk0p" LOCATE = SITE "B10" LEVEL 1;
COMP "mgtclk1p" LOCATE = SITE "D11" LEVEL 1;
COMP "TDC9_TRG<0>" LOCATE = SITE "P6" LEVEL 1;
COMP "TDC16_TRG<0>" LOCATE = SITE "R5" LEVEL 1;
COMP "SAMPLESEL_ANY<0>" LOCATE = SITE "M3" LEVEL 1;
COMP "SAMPLESEL_ANY<1>" LOCATE = SITE "F24" LEVEL 1;
COMP "SAMPLESEL_ANY<2>" LOCATE = SITE "Y16" LEVEL 1;
COMP "SAMPLESEL_ANY<3>" LOCATE = SITE "K5" LEVEL 1;
COMP "SAMPLESEL_ANY<4>" LOCATE = SITE "L3" LEVEL 1;
COMP "SAMPLESEL_ANY<5>" LOCATE = SITE "D26" LEVEL 1;
COMP "SAMPLESEL_ANY<6>" LOCATE = SITE "V10" LEVEL 1;
COMP "SAMPLESEL_ANY<7>" LOCATE = SITE "J4" LEVEL 1;
COMP "SAMPLESEL_ANY<8>" LOCATE = SITE "P8" LEVEL 1;
COMP "SAMPLESEL_ANY<9>" LOCATE = SITE "H24" LEVEL 1;
COMP "mgtmod0<1>" LOCATE = SITE "C5" LEVEL 1;
COMP "mgtmod1<1>" LOCATE = SITE "B12" LEVEL 1;
COMP "mgtmod2<1>" LOCATE = SITE "A12" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<1>" LOCATE = SITE "U13" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<2>" LOCATE = SITE "AF5" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<3>" LOCATE = SITE "AB5" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<4>" LOCATE = SITE "AC4" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<5>" LOCATE = SITE "AC3" LEVEL 1;
COMP "RJ45_RSV_N" LOCATE = SITE "AF15" LEVEL 1;
COMP "RJ45_RSV_P" LOCATE = SITE "AE15" LEVEL 1;
COMP "BUS_REGCLR" LOCATE = SITE "H6" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<0>" LOCATE = SITE "AB4" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<1>" LOCATE = SITE "M1" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<2>" LOCATE = SITE "N9" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<3>" LOCATE = SITE "R9" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<4>" LOCATE = SITE "N1" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<5>" LOCATE = SITE "R10" LEVEL 1;
COMP "BUSA_RAMP" LOCATE = SITE "AA13" LEVEL 1;
COMP "BUSB_RAMP" LOCATE = SITE "N6" LEVEL 1;
COMP "BUSA_CLR" LOCATE = SITE "W17" LEVEL 1;
COMP "BUSB_CLR" LOCATE = SITE "Y6" LEVEL 1;
COMP "PCLK<10>" LOCATE = SITE "U1" LEVEL 1;
COMP "PCLK<11>" LOCATE = SITE "B1" LEVEL 1;
COMP "PCLK<12>" LOCATE = SITE "P3" LEVEL 1;
COMP "PCLK<13>" LOCATE = SITE "P26" LEVEL 1;
COMP "PCLK<14>" LOCATE = SITE "R7" LEVEL 1;
COMP "PCLK<15>" LOCATE = SITE "M26" LEVEL 1;
COMP "RAM_A<10>" LOCATE = SITE "J17" LEVEL 1;
COMP "RAM_A<11>" LOCATE = SITE "H17" LEVEL 1;
COMP "RAM_A<12>" LOCATE = SITE "G17" LEVEL 1;
COMP "RAM_A<20>" LOCATE = SITE "F19" LEVEL 1;
COMP "RAM_A<13>" LOCATE = SITE "F17" LEVEL 1;
COMP "RAM_A<21>" LOCATE = SITE "J13" LEVEL 1;
COMP "RAM_A<14>" LOCATE = SITE "J16" LEVEL 1;
COMP "RAM_A<15>" LOCATE = SITE "G16" LEVEL 1;
COMP "RAM_A<16>" LOCATE = SITE "H13" LEVEL 1;
COMP "RAM_A<17>" LOCATE = SITE "F20" LEVEL 1;
COMP "RAM_A<18>" LOCATE = SITE "E20" LEVEL 1;
COMP "RAM_A<19>" LOCATE = SITE "H18" LEVEL 1;
COMP "SR_CLOCK<0>" LOCATE = SITE "L6" LEVEL 1;
COMP "SR_CLOCK<1>" LOCATE = SITE "J5" LEVEL 1;
COMP "SR_CLOCK<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "SR_CLOCK<3>" LOCATE = SITE "L1" LEVEL 1;
COMP "RAM_IO<0>" LOCATE = SITE "G15" LEVEL 1;
COMP "RAM_IO<1>" LOCATE = SITE "F15" LEVEL 1;
COMP "RAM_IO<2>" LOCATE = SITE "K14" LEVEL 1;
COMP "RAM_IO<3>" LOCATE = SITE "H14" LEVEL 1;
COMP "RAM_IO<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "RAM_IO<5>" LOCATE = SITE "E14" LEVEL 1;
COMP "RAM_IO<6>" LOCATE = SITE "B14" LEVEL 1;
COMP "RAM_IO<7>" LOCATE = SITE "A14" LEVEL 1;
COMP "PCLK<0>" LOCATE = SITE "E3" LEVEL 1;
COMP "PCLK<1>" LOCATE = SITE "F22" LEVEL 1;
COMP "PCLK<2>" LOCATE = SITE "G4" LEVEL 1;
COMP "PCLK<3>" LOCATE = SITE "L10" LEVEL 1;
COMP "PCLK<4>" LOCATE = SITE "AF4" LEVEL 1;
COMP "PCLK<5>" LOCATE = SITE "B26" LEVEL 1;
COMP "PCLK<6>" LOCATE = SITE "U20" LEVEL 1;
COMP "PCLK<7>" LOCATE = SITE "B25" LEVEL 1;
COMP "PCLK<8>" LOCATE = SITE "AD1" LEVEL 1;
COMP "PCLK<9>" LOCATE = SITE "G23" LEVEL 1;
COMP "RAM_A<0>" LOCATE = SITE "F16" LEVEL 1;
COMP "RAM_A<1>" LOCATE = SITE "B23" LEVEL 1;
COMP "RAM_A<2>" LOCATE = SITE "A23" LEVEL 1;
COMP "RAM_A<3>" LOCATE = SITE "B22" LEVEL 1;
COMP "RAM_A<4>" LOCATE = SITE "A22" LEVEL 1;
COMP "RAM_A<5>" LOCATE = SITE "D21" LEVEL 1;
COMP "RAM_A<6>" LOCATE = SITE "C21" LEVEL 1;
COMP "RAM_A<7>" LOCATE = SITE "B21" LEVEL 1;
COMP "RAM_A<8>" LOCATE = SITE "F18" LEVEL 1;
COMP "RAM_A<9>" LOCATE = SITE "E18" LEVEL 1;
COMP "RAM_CE1n" LOCATE = SITE "J15" LEVEL 1;
COMP "SCLK<0>" LOCATE = SITE "G3" LEVEL 1;
COMP "SCLK<1>" LOCATE = SITE "AE5" LEVEL 1;
COMP "SCLK<2>" LOCATE = SITE "AE1" LEVEL 1;
COMP "SCLK<3>" LOCATE = SITE "P5" LEVEL 1;
COMP "RAM_CE2" LOCATE = SITE "H19" LEVEL 1;
COMP "mgtlos<1>" LOCATE = SITE "B5" LEVEL 1;
COMP "mgtrxn" LOCATE = SITE "C7" LEVEL 1;
COMP "mgtrxp" LOCATE = SITE "D7" LEVEL 1;
COMP "mgttxn" LOCATE = SITE "A6" LEVEL 1;
COMP "mgttxp" LOCATE = SITE "B6" LEVEL 1;
COMP "RAM_OEn" LOCATE = SITE "H15" LEVEL 1;
COMP "RAM_WEn" LOCATE = SITE "G19" LEVEL 1;
COMP "SHOUT<0>" LOCATE = SITE "M4" LEVEL 1;
COMP "SHOUT<1>" LOCATE = SITE "AD4" LEVEL 1;
COMP "SHOUT<2>" LOCATE = SITE "AA7" LEVEL 1;
COMP "SHOUT<3>" LOCATE = SITE "R3" LEVEL 1;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2> =
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay"
        PINNAME CLK;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6> =
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay"
        PINNAME IOCLK0;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7> =
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay"
        PINNAME IOCLK1;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id" PINNAME
        CLK0;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id" PINNAME
        CLK1;
PIN klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram" PINNAME CLKA;
PIN klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram" PINNAME CLKB;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME GCLK00;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME GCLK01;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME GCLK10;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME GCLK11;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME RXUSRCLK20;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME TXUSRCLK20;
PIN klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od" PINNAME
        CK0;
PIN klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od" PINNAME
        CK1;
TIMEGRP SYS_CLK = BEL "klm_scrod_trig_interface/mgtmod0_qi_1" BEL
        "klm_scrod_trig_interface/mgttxfault_qi_1" BEL
        "klm_scrod_trig_interface/mgtlos_qi_1" BEL
        "klm_scrod_trig_interface/b2tt_ctime_i" BEL
        "klm_scrod_trig_interface/control_fake_i" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_2" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_1" BEL
        "klm_scrod_trig_interface/control_fake_iq" BEL
        "klm_scrod_trig_interface/b2tt_ctime_iq" BEL
        "klm_scrod_trig_interface/ftsw_aux_iq" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_sof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_eof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/ftrgtag" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_17" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_dst_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/b2tt_fifonext" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/zrlentrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_5"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_0"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_6" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_7" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_8" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_9" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_10" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_11" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_12" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_13" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_14" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_15" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_force_sof_eof" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/Mshreg_qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_41"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sig_caldelay"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/buf_bit" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_1" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/seq_inc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_islip_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sta_slip" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/Mshreg_seq_caldelay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/seq_caldelay_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/sig_trgout"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_32"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_33"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_34"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_35"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_36"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_37"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_38"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_39"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_40"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_41"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_42"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_43"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_44"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_45"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_46"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_47"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_48"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_49"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_50"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_51"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_52"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_53"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_54"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_55"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_56"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_57"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_58"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_59"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_60"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_61"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_62"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_63"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_64"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_65"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_66"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_67"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_68"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_69"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_70"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_71"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_72"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_73"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_74"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_75"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/seq_octet"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigpayload"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigidle" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8ok" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_octet" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/nocomma" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_frame" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/feereset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/b2lreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/gtpreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/caldelay" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_errreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_badver"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_runreset"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_rstmask"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_notagerr"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_trgmask" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_trgmask"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/entagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clkup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_b2pll" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_plllost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_anyerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_ereg" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_fifoerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_plllost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_96" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_97" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_98" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_99" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_100" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_101" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_102" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_103" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_104" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_105" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_106" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_107" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_108" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_109" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_110" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_111" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_61" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_62" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_63" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_64" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_65" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_66" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_67" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_68" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_69" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_70" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_71" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_72" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_73" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_74" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_75" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_76" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_77" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_78" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_79" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_80" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_83" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_wr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_rd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_rd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_orun" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_dout" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_ready" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_drd" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_half" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_47" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28>" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29>" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_111"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/inbsy" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/map_en8b10b/rdplus"
        BEL "klm_scrod_trig_interface/run_ctrl_ins/rcl_fifo_frame_set_q_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/rcl_fifo_frame_set_q_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_16" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_17" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_18" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_19" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_20" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_21" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_22" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_23" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_24" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_25" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_26" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_27" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_28" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_29" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_30" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_31" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_32" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_33" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_34" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_35" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_44" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_45" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_46" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_47" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/gtlock" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/hard_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/soft_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/frame_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/lane_up" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/storage_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/in_frame_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/GEN_SCP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/GEN_ECP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_1_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/idle_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_3_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_3_r"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/prev_char_was_comma_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/odd_word_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/reset_count_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/comma_over_two_cycles_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/realign_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/rst_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/align_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ready_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/polarity_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ack_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/begin_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/prev_count_128d_done_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/rx_polarity_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/do_watchdog_count_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter2_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter2_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter4_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter4_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter3_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter3_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter5_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter5_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_r_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_r_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_v_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_v_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_sp_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_sp_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_scp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_ecp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_a_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_fsm_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/hard_err_flop_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_flop_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/good_count_r_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/count_r_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/good_count_r_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/count_r_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/bucket_full_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SCP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_ECP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SPA_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_neg_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_neg_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_neg_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_neg_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/GOT_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_control_bits_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_control_bits_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pe_control_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pe_control_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/left_aligned_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_NEG_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/first_v_received_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_v_count_r_31"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/v_count_r_31"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_ver_word_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_last_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_v_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/ver_counter_0_i/SRL16E"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i/SRL16E"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_EOF_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r"
        BEL "klm_scrod_trig_interface/sfp_stat_ctrl_ins/los_flag" BEL
        "klm_scrod_trig_interface/sfp_stat_ctrl_ins/fault_flag" BEL
        "klm_scrod_trig_interface/sfp_stat_ctrl_ins/mod_flag" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1752/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1752/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1751/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1751/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1742/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1742/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1741/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1741/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1762/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1762/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1761/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1761/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1732/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1732/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1731/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1731/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1722/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1722/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1721/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1721/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1712/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1712/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1711/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1711/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1702/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1702/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1701/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1701/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1682/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1682/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1681/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1681/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1672/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1672/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1671/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1671/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1692/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1692/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1691/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1691/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1652/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1652/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1651/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1651/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1642/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1642/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1641/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1641/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1662/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1662/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1661/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1661/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1622/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1622/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1621/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1621/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1612/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1612/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1611/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1611/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1632/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1632/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1631/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1631/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMD"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>";
TIMEGRP SYS_CLK_GRP = BEL "klm_scrod_trig_interface/mgtmod0_qi_1" BEL
        "klm_scrod_trig_interface/mgttxfault_qi_1" BEL
        "klm_scrod_trig_interface/mgtlos_qi_1" BEL
        "klm_scrod_trig_interface/b2tt_ctime_i" BEL
        "klm_scrod_trig_interface/control_fake_i" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_2" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_1" BEL
        "klm_scrod_trig_interface/control_fake_iq" BEL
        "klm_scrod_trig_interface/b2tt_ctime_iq" BEL
        "klm_scrod_trig_interface/ftsw_aux_iq" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_sof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_eof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/ftrgtag" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_17" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_dst_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/b2tt_fifonext" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/zrlentrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_5"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_0"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_6" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_7" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_8" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_9" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_10" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_11" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_12" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_13" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_14" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_15" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_force_sof_eof" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/Mshreg_qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_41"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sig_caldelay"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/buf_bit" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_1" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/seq_inc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_islip_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sta_slip" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/Mshreg_seq_caldelay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/seq_caldelay_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/sig_trgout"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_32"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_33"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_34"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_35"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_36"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_37"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_38"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_39"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_40"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_41"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_42"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_43"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_44"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_45"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_46"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_47"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_48"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_49"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_50"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_51"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_52"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_53"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_54"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_55"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_56"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_57"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_58"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_59"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_60"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_61"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_62"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_63"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_64"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_65"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_66"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_67"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_68"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_69"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_70"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_71"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_72"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_73"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_74"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_75"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/seq_octet"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigpayload"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigidle" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8ok" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_octet" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/nocomma" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_frame" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/feereset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/b2lreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/gtpreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/caldelay" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_errreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_badver"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_runreset"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_rstmask"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_notagerr"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_trgmask" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_trgmask"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/entagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clkup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_b2pll" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_plllost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_anyerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_ereg" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_fifoerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_plllost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_96" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_97" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_98" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_99" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_100" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_101" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_102" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_103" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_104" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_105" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_106" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_107" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_108" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_109" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_110" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_111" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_61" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_62" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_63" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_64" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_65" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_66" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_67" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_68" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_69" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_70" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_71" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_72" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_73" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_74" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_75" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_76" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_77" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_78" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_79" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_80" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_83" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_wr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_rd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_rd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_orun" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_dout" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_ready" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_drd" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_half" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_47" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28>" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29>" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_111"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/inbsy" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/map_en8b10b/rdplus"
        BEL "klm_scrod_trig_interface/run_ctrl_ins/rcl_fifo_frame_set_q_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/rcl_fifo_frame_set_q_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_16" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_17" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_18" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_19" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_20" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_21" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_22" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_23" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_24" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_25" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_26" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_27" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_28" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_29" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_30" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_31" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_32" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_33" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_34" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_35" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_44" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_45" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_46" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_47" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/gtlock" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/hard_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/soft_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/frame_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/lane_up" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/storage_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/in_frame_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/GEN_SCP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/GEN_ECP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_1_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/idle_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_3_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_3_r"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/prev_char_was_comma_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/odd_word_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/reset_count_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/comma_over_two_cycles_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/realign_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/rst_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/align_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ready_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/polarity_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ack_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/begin_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/prev_count_128d_done_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/rx_polarity_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/do_watchdog_count_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter2_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter2_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter4_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter4_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter3_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter3_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter5_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter5_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_r_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_r_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_v_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_v_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_sp_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_sp_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_scp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_ecp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_a_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_fsm_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/hard_err_flop_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_flop_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/good_count_r_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/count_r_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/good_count_r_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/count_r_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/bucket_full_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SCP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_ECP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SPA_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_neg_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_neg_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_neg_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_neg_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/GOT_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_control_bits_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_control_bits_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pe_control_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pe_control_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/left_aligned_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_NEG_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/first_v_received_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_v_count_r_31"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/v_count_r_31"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_ver_word_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_last_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_v_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/ver_counter_0_i/SRL16E"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i/SRL16E"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_EOF_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r"
        BEL "klm_scrod_trig_interface/sfp_stat_ctrl_ins/los_flag" BEL
        "klm_scrod_trig_interface/sfp_stat_ctrl_ins/fault_flag" BEL
        "klm_scrod_trig_interface/sfp_stat_ctrl_ins/mod_flag" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1752/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1752/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1751/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1751/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1742/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1742/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1741/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1741/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1762/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1762/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1761/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1761/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1732/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1732/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1731/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1731/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1722/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1722/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1721/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1721/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1712/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1712/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1711/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1711/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1702/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1702/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1701/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1701/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1682/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1682/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1681/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1681/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1672/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1672/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1671/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1671/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1692/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1692/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1691/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1691/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1652/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1652/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1651/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1651/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1642/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1642/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1641/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1641/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1662/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1662/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1661/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1661/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1622/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1622/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1621/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1621/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1612/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1612/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1611/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1611/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1632/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1632/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1631/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1631/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMD"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>";
TIMEGRP klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127 =
        BEL "klm_scrod_trig_interface/mgtmod0_qi_1" BEL
        "klm_scrod_trig_interface/mgttxfault_qi_1" BEL
        "klm_scrod_trig_interface/mgtlos_qi_1" BEL
        "klm_scrod_trig_interface/b2tt_ctime_i" BEL
        "klm_scrod_trig_interface/control_fake_i" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_2" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_1" BEL
        "klm_scrod_trig_interface/control_fake_iq" BEL
        "klm_scrod_trig_interface/b2tt_ctime_iq" BEL
        "klm_scrod_trig_interface/ftsw_aux_iq" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_sof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_eof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/ftrgtag" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_17" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_dst_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/b2tt_fifonext" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/zrlentrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_5"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_0"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_6" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_7" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_8" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_9" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_10" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_11" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_12" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_13" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_14" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_15" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_force_sof_eof" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/Mshreg_qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_41"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_127g"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sig_caldelay"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/buf_bit" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_1" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/seq_inc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_islip_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sta_slip" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/Mshreg_seq_caldelay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/seq_caldelay_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/sig_trgout"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_32"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_33"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_34"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_35"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_36"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_37"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_38"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_39"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_40"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_41"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_42"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_43"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_44"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_45"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_46"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_47"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_48"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_49"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_50"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_51"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_52"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_53"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_54"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_55"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_56"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_57"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_58"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_59"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_60"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_61"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_62"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_63"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_64"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_65"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_66"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_67"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_68"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_69"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_70"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_71"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_72"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_73"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_74"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_75"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/seq_octet"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigpayload"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigidle" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8ok" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_octet" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/nocomma" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_frame" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/feereset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/b2lreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/gtpreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/caldelay" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_errreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_badver"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_runreset"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_rstmask"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_notagerr"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_trgmask" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_trgmask"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/entagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clkup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_b2pll" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_plllost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_anyerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_ereg" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_fifoerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_plllost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_96" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_97" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_98" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_99" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_100" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_101" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_102" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_103" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_104" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_105" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_106" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_107" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_108" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_109" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_110" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_111" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ftag_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_61" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_62" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_63" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_64" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_65" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_66" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_67" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_68" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_69" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_70" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_71" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_72" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_73" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_74" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_75" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_76" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_77" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_78" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_79" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_80" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_83" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_wr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_rd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_rd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_orun" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_dout" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_ready" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_drd" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_half" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_47" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28>" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29>" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_111"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/inbsy" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/map_en8b10b/rdplus"
        BEL "klm_scrod_trig_interface/run_ctrl_ins/rcl_fifo_frame_set_q_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/rcl_fifo_frame_set_q_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_16" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_17" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_18" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_19" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_20" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_21" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_22" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_23" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_24" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_25" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_26" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_27" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_28" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_29" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_30" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_31" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_32" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_33" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_34" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_35" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_44" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_45" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_46" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/tmp48_47" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/gtlock" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/hard_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/soft_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/frame_err" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/lane_up" BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/storage_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/in_frame_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_datapath_i/Mshreg_tx_pe_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/GEN_SCP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/GEN_ECP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_1_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/idle_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/sof_data_eof_3_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/tx_ll_i/tx_ll_control_i/data_eof_3_r"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<33>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<34>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<35>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<36>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<164>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<351>"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/prev_char_was_comma_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/odd_word_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/reset_count_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/comma_over_two_cycles_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/realign_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/rst_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/align_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ready_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/polarity_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/ack_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/begin_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/prev_count_128d_done_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter1_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/rx_polarity_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/do_watchdog_count_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter2_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter2_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter4_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter4_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter3_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter3_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/Mshreg_counter5_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/lane_init_sm_i/counter5_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_r_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_r_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_v_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_v_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_sp_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_sp_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_scp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_ecp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_a_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/gen_k_fsm_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/hard_err_flop_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/soft_err_flop_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/good_count_r_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/count_r_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/good_count_r_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/count_r_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/err_detect_i/bucket_full_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SCP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_ECP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_SPA_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_neg_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_sp_neg_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_neg_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_spa_neg_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_v_d_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/GOT_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_spa_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_sp_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/prev_beat_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_data_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_control_bits_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/word_aligned_control_bits_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pe_control_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/rx_pe_control_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_V_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/left_aligned_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_NEG_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/first_v_received_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_v_count_r_31"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/v_count_r_31"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_ver_word_2_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_last_flop_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_v_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/ver_counter_0_i/SRL16E"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i/SRL16E"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_15"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_14"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_13"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_12"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_11"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_10"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_9"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_8"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_7"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_6"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_5"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_4"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_3"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_2"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_1"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_Buffer_0"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/storage_v_r"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_EOF_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N_Buffer"
        BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r"
        BEL "klm_scrod_trig_interface/sfp_stat_ctrl_ins/los_flag" BEL
        "klm_scrod_trig_interface/sfp_stat_ctrl_ins/fault_flag" BEL
        "klm_scrod_trig_interface/sfp_stat_ctrl_ins/mod_flag" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1752/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1752/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1751/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1751/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1742/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1742/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1741/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1741/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1762/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1762/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1761/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1761/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1732/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1732/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1731/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1731/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1722/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1722/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1721/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1721/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1712/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1712/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1711/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1711/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1702/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1702/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1701/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1701/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1682/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1682/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1681/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1681/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1672/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1672/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1671/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1671/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1692/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1692/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1691/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1691/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1652/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1652/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1651/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1651/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1642/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1642/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1641/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1641/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1662/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1662/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1661/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1661/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1622/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1622/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1621/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1621/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1612/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1612/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1611/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1611/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1632/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1632/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1631/SP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1631/DP"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_RAMD"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMA"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMB"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMC"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_RAMD"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>";
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN u_COUNTER_autoinit_rcl_populate/st.DSP48E_3_pins<92> = BEL
        "u_COUNTER_autoinit_rcl_populate/st.DSP48E_3" PINNAME CLK;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92> = BEL
        "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3" PINNAME CLK;
PIN
        rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKBRDCLK;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[0].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[0].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[0].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[0].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[0].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[0].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[1].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[1].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[1].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[1].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[1].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[1].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[2].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[2].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[2].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[2].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[2].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[2].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[3].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[3].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[3].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[3].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[3].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[3].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[4].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[4].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[4].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[4].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[4].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[4].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[5].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[5].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[5].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[5].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[5].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[5].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[6].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[6].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[6].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[6].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[6].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[6].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1> = BEL
        "gen_wl_clk_to_asic[7].ODDR2_inst/N" PINNAME CK0;
PIN gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2> = BEL
        "gen_wl_clk_to_asic[7].ODDR2_inst/N" PINNAME CK1;
PIN gen_wl_clk_to_asic[7].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[7].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[7].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[7].ODDR2_inst" PINNAME CK1;
TIMEGRP D_CLK = BEL "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_1" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_2" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_3" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_4" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_5" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_1" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_2" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_3" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_4" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_5" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_1" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_2" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_3" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_4" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_5" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_1" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_2" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_3" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_4" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_5" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_1" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_2" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_3" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_4" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_5" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_1" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_2" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_3" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_4" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_5" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_1" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_2" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_3" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_4" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_5" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_1" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_2" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_3" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_4" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_5" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_1" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_2" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_3" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_4" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_5" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_1" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_2" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_3" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_4" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL "klm_scrod_trig_interface/FDSE_inst_b2tt_runreset" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_0" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_1" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_2" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_clkout" BEL
        "u_ethernet_readout_interface/internal_RR_175_0" BEL
        "u_ethernet_readout_interface/internal_RR_175_1" BEL
        "u_ethernet_readout_interface/internal_RR_175_2" BEL
        "u_ethernet_readout_interface/internal_RR_175_3" BEL
        "u_ethernet_readout_interface/internal_RR_175_4" BEL
        "u_ethernet_readout_interface/internal_RR_175_5" BEL
        "u_ethernet_readout_interface/internal_RR_175_6" BEL
        "u_ethernet_readout_interface/internal_RR_175_7" BEL
        "u_ethernet_readout_interface/internal_RR_175_8" BEL
        "u_ethernet_readout_interface/internal_RR_175_9" BEL
        "u_ethernet_readout_interface/internal_RR_175_10" BEL
        "u_ethernet_readout_interface/internal_RR_175_11" BEL
        "u_ethernet_readout_interface/internal_RR_175_12" BEL
        "u_ethernet_readout_interface/internal_RR_175_13" BEL
        "u_ethernet_readout_interface/internal_RR_175_14" BEL
        "u_ethernet_readout_interface/internal_RR_177_0" BEL
        "u_ethernet_readout_interface/internal_RR_177_1" BEL
        "u_ethernet_readout_interface/internal_RR_177_2" BEL
        "u_ethernet_readout_interface/internal_RR_177_3" BEL
        "u_ethernet_readout_interface/internal_RR_177_4" BEL
        "u_ethernet_readout_interface/internal_RR_177_5" BEL
        "u_ethernet_readout_interface/internal_RR_177_6" BEL
        "u_ethernet_readout_interface/internal_RR_177_7" BEL
        "u_ethernet_readout_interface/internal_RR_177_8" BEL
        "u_ethernet_readout_interface/internal_RR_177_9" BEL
        "u_ethernet_readout_interface/internal_RR_177_10" BEL
        "u_ethernet_readout_interface/internal_RR_177_11" BEL
        "u_ethernet_readout_interface/internal_RR_177_12" BEL
        "u_ethernet_readout_interface/internal_RR_177_13" BEL
        "u_ethernet_readout_interface/internal_RR_177_14" BEL
        "u_ethernet_readout_interface/internal_RR_176_0" BEL
        "u_ethernet_readout_interface/internal_RR_176_1" BEL
        "u_ethernet_readout_interface/internal_RR_176_2" BEL
        "u_ethernet_readout_interface/internal_RR_176_3" BEL
        "u_ethernet_readout_interface/internal_RR_176_4" BEL
        "u_ethernet_readout_interface/internal_RR_176_5" BEL
        "u_ethernet_readout_interface/internal_RR_176_6" BEL
        "u_ethernet_readout_interface/internal_RR_176_7" BEL
        "u_ethernet_readout_interface/internal_RR_176_8" BEL
        "u_ethernet_readout_interface/internal_RR_176_9" BEL
        "u_ethernet_readout_interface/internal_RR_176_10" BEL
        "u_ethernet_readout_interface/internal_RR_176_11" BEL
        "u_ethernet_readout_interface/internal_RR_176_12" BEL
        "u_ethernet_readout_interface/internal_RR_176_13" BEL
        "u_ethernet_readout_interface/internal_RR_176_14" BEL
        "u_ethernet_readout_interface/internal_RR_174_0" BEL
        "u_ethernet_readout_interface/internal_RR_174_1" BEL
        "u_ethernet_readout_interface/internal_RR_174_2" BEL
        "u_ethernet_readout_interface/internal_RR_174_3" BEL
        "u_ethernet_readout_interface/internal_RR_174_4" BEL
        "u_ethernet_readout_interface/internal_RR_174_5" BEL
        "u_ethernet_readout_interface/internal_RR_174_6" BEL
        "u_ethernet_readout_interface/internal_RR_174_7" BEL
        "u_ethernet_readout_interface/internal_RR_174_8" BEL
        "u_ethernet_readout_interface/internal_RR_174_9" BEL
        "u_ethernet_readout_interface/internal_RR_174_10" BEL
        "u_ethernet_readout_interface/internal_RR_174_11" BEL
        "u_ethernet_readout_interface/internal_RR_174_12" BEL
        "u_ethernet_readout_interface/internal_RR_174_13" BEL
        "u_ethernet_readout_interface/internal_RR_174_14" BEL
        "u_ethernet_readout_interface/internal_RR_173_0" BEL
        "u_ethernet_readout_interface/internal_RR_173_1" BEL
        "u_ethernet_readout_interface/internal_RR_173_2" BEL
        "u_ethernet_readout_interface/internal_RR_173_3" BEL
        "u_ethernet_readout_interface/internal_RR_173_4" BEL
        "u_ethernet_readout_interface/internal_RR_173_5" BEL
        "u_ethernet_readout_interface/internal_RR_173_6" BEL
        "u_ethernet_readout_interface/internal_RR_173_7" BEL
        "u_ethernet_readout_interface/internal_RR_173_8" BEL
        "u_ethernet_readout_interface/internal_RR_173_9" BEL
        "u_ethernet_readout_interface/internal_RR_173_10" BEL
        "u_ethernet_readout_interface/internal_RR_173_11" BEL
        "u_ethernet_readout_interface/internal_RR_173_12" BEL
        "u_ethernet_readout_interface/internal_RR_173_13" BEL
        "u_ethernet_readout_interface/internal_RR_173_14" BEL
        "u_ethernet_readout_interface/internal_RR_172_0" BEL
        "u_ethernet_readout_interface/internal_RR_172_1" BEL
        "u_ethernet_readout_interface/internal_RR_172_2" BEL
        "u_ethernet_readout_interface/internal_RR_172_3" BEL
        "u_ethernet_readout_interface/internal_RR_172_4" BEL
        "u_ethernet_readout_interface/internal_RR_172_5" BEL
        "u_ethernet_readout_interface/internal_RR_172_6" BEL
        "u_ethernet_readout_interface/internal_RR_172_7" BEL
        "u_ethernet_readout_interface/internal_RR_172_8" BEL
        "u_ethernet_readout_interface/internal_RR_172_9" BEL
        "u_ethernet_readout_interface/internal_RR_172_10" BEL
        "u_ethernet_readout_interface/internal_RR_172_11" BEL
        "u_ethernet_readout_interface/internal_RR_172_12" BEL
        "u_ethernet_readout_interface/internal_RR_172_13" BEL
        "u_ethernet_readout_interface/internal_RR_172_14" BEL
        "u_ethernet_readout_interface/internal_RR_171_0" BEL
        "u_ethernet_readout_interface/internal_RR_171_1" BEL
        "u_ethernet_readout_interface/internal_RR_171_2" BEL
        "u_ethernet_readout_interface/internal_RR_171_3" BEL
        "u_ethernet_readout_interface/internal_RR_171_4" BEL
        "u_ethernet_readout_interface/internal_RR_171_5" BEL
        "u_ethernet_readout_interface/internal_RR_171_6" BEL
        "u_ethernet_readout_interface/internal_RR_171_7" BEL
        "u_ethernet_readout_interface/internal_RR_171_8" BEL
        "u_ethernet_readout_interface/internal_RR_171_9" BEL
        "u_ethernet_readout_interface/internal_RR_171_10" BEL
        "u_ethernet_readout_interface/internal_RR_171_11" BEL
        "u_ethernet_readout_interface/internal_RR_171_12" BEL
        "u_ethernet_readout_interface/internal_RR_171_13" BEL
        "u_ethernet_readout_interface/internal_RR_171_14" BEL
        "u_ethernet_readout_interface/internal_RR_170_0" BEL
        "u_ethernet_readout_interface/internal_RR_170_1" BEL
        "u_ethernet_readout_interface/internal_RR_170_2" BEL
        "u_ethernet_readout_interface/internal_RR_170_3" BEL
        "u_ethernet_readout_interface/internal_RR_170_4" BEL
        "u_ethernet_readout_interface/internal_RR_170_5" BEL
        "u_ethernet_readout_interface/internal_RR_170_6" BEL
        "u_ethernet_readout_interface/internal_RR_170_7" BEL
        "u_ethernet_readout_interface/internal_RR_170_8" BEL
        "u_ethernet_readout_interface/internal_RR_170_9" BEL
        "u_ethernet_readout_interface/internal_RR_170_10" BEL
        "u_ethernet_readout_interface/internal_RR_170_11" BEL
        "u_ethernet_readout_interface/internal_RR_170_12" BEL
        "u_ethernet_readout_interface/internal_RR_170_13" BEL
        "u_ethernet_readout_interface/internal_RR_170_14" BEL
        "u_ethernet_readout_interface/internal_RR_169_0" BEL
        "u_ethernet_readout_interface/internal_RR_169_1" BEL
        "u_ethernet_readout_interface/internal_RR_169_2" BEL
        "u_ethernet_readout_interface/internal_RR_169_3" BEL
        "u_ethernet_readout_interface/internal_RR_169_4" BEL
        "u_ethernet_readout_interface/internal_RR_169_5" BEL
        "u_ethernet_readout_interface/internal_RR_169_6" BEL
        "u_ethernet_readout_interface/internal_RR_169_7" BEL
        "u_ethernet_readout_interface/internal_RR_169_8" BEL
        "u_ethernet_readout_interface/internal_RR_169_9" BEL
        "u_ethernet_readout_interface/internal_RR_169_10" BEL
        "u_ethernet_readout_interface/internal_RR_169_11" BEL
        "u_ethernet_readout_interface/internal_RR_169_12" BEL
        "u_ethernet_readout_interface/internal_RR_169_13" BEL
        "u_ethernet_readout_interface/internal_RR_169_14" BEL
        "u_ethernet_readout_interface/internal_RR_168_0" BEL
        "u_ethernet_readout_interface/internal_RR_168_1" BEL
        "u_ethernet_readout_interface/internal_RR_168_2" BEL
        "u_ethernet_readout_interface/internal_RR_168_3" BEL
        "u_ethernet_readout_interface/internal_RR_168_4" BEL
        "u_ethernet_readout_interface/internal_RR_168_5" BEL
        "u_ethernet_readout_interface/internal_RR_168_6" BEL
        "u_ethernet_readout_interface/internal_RR_168_7" BEL
        "u_ethernet_readout_interface/internal_RR_168_8" BEL
        "u_ethernet_readout_interface/internal_RR_168_9" BEL
        "u_ethernet_readout_interface/internal_RR_168_10" BEL
        "u_ethernet_readout_interface/internal_RR_168_11" BEL
        "u_ethernet_readout_interface/internal_RR_168_12" BEL
        "u_ethernet_readout_interface/internal_RR_168_13" BEL
        "u_ethernet_readout_interface/internal_RR_168_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_0" BEL
        "u_ethernet_readout_interface/internal_RR_147_1" BEL
        "u_ethernet_readout_interface/internal_RR_147_2" BEL
        "u_ethernet_readout_interface/internal_RR_147_3" BEL
        "u_ethernet_readout_interface/internal_RR_147_4" BEL
        "u_ethernet_readout_interface/internal_RR_147_5" BEL
        "u_ethernet_readout_interface/internal_RR_147_6" BEL
        "u_ethernet_readout_interface/internal_RR_147_7" BEL
        "u_ethernet_readout_interface/internal_RR_147_8" BEL
        "u_ethernet_readout_interface/internal_RR_147_9" BEL
        "u_ethernet_readout_interface/internal_RR_147_10" BEL
        "u_ethernet_readout_interface/internal_RR_147_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_12" BEL
        "u_ethernet_readout_interface/internal_RR_147_13" BEL
        "u_ethernet_readout_interface/internal_RR_147_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_15" BEL
        "u_ethernet_readout_interface/internal_RR_146_0" BEL
        "u_ethernet_readout_interface/internal_RR_146_1" BEL
        "u_ethernet_readout_interface/internal_RR_146_2" BEL
        "u_ethernet_readout_interface/internal_RR_146_3" BEL
        "u_ethernet_readout_interface/internal_RR_146_4" BEL
        "u_ethernet_readout_interface/internal_RR_146_5" BEL
        "u_ethernet_readout_interface/internal_RR_146_6" BEL
        "u_ethernet_readout_interface/internal_RR_146_7" BEL
        "u_ethernet_readout_interface/internal_RR_146_8" BEL
        "u_ethernet_readout_interface/internal_RR_146_9" BEL
        "u_ethernet_readout_interface/internal_RR_146_10" BEL
        "u_ethernet_readout_interface/internal_RR_146_11" BEL
        "u_ethernet_readout_interface/internal_RR_146_12" BEL
        "u_ethernet_readout_interface/internal_RR_146_13" BEL
        "u_ethernet_readout_interface/internal_RR_146_14" BEL
        "u_ethernet_readout_interface/internal_RR_146_15" BEL
        "u_ethernet_readout_interface/internal_RR_145_0" BEL
        "u_ethernet_readout_interface/internal_RR_145_1" BEL
        "u_ethernet_readout_interface/internal_RR_145_2" BEL
        "u_ethernet_readout_interface/internal_RR_145_3" BEL
        "u_ethernet_readout_interface/internal_RR_145_4" BEL
        "u_ethernet_readout_interface/internal_RR_145_5" BEL
        "u_ethernet_readout_interface/internal_RR_145_6" BEL
        "u_ethernet_readout_interface/internal_RR_145_7" BEL
        "u_ethernet_readout_interface/internal_RR_145_8" BEL
        "u_ethernet_readout_interface/internal_RR_145_9" BEL
        "u_ethernet_readout_interface/internal_RR_145_10" BEL
        "u_ethernet_readout_interface/internal_RR_145_11" BEL
        "u_ethernet_readout_interface/internal_RR_145_12" BEL
        "u_ethernet_readout_interface/internal_RR_145_13" BEL
        "u_ethernet_readout_interface/internal_RR_145_14" BEL
        "u_ethernet_readout_interface/internal_RR_145_15" BEL
        "u_ethernet_readout_interface/internal_RR_144_0" BEL
        "u_ethernet_readout_interface/internal_RR_144_1" BEL
        "u_ethernet_readout_interface/internal_RR_144_2" BEL
        "u_ethernet_readout_interface/internal_RR_144_3" BEL
        "u_ethernet_readout_interface/internal_RR_144_4" BEL
        "u_ethernet_readout_interface/internal_RR_144_5" BEL
        "u_ethernet_readout_interface/internal_RR_144_6" BEL
        "u_ethernet_readout_interface/internal_RR_144_7" BEL
        "u_ethernet_readout_interface/internal_RR_144_8" BEL
        "u_ethernet_readout_interface/internal_RR_144_9" BEL
        "u_ethernet_readout_interface/internal_RR_144_10" BEL
        "u_ethernet_readout_interface/internal_RR_144_11" BEL
        "u_ethernet_readout_interface/internal_RR_144_12" BEL
        "u_ethernet_readout_interface/internal_RR_144_13" BEL
        "u_ethernet_readout_interface/internal_RR_144_14" BEL
        "u_ethernet_readout_interface/internal_RR_144_15" BEL
        "u_ethernet_readout_interface/internal_RR_143_0" BEL
        "u_ethernet_readout_interface/internal_RR_143_1" BEL
        "u_ethernet_readout_interface/internal_RR_143_2" BEL
        "u_ethernet_readout_interface/internal_RR_143_3" BEL
        "u_ethernet_readout_interface/internal_RR_143_4" BEL
        "u_ethernet_readout_interface/internal_RR_143_5" BEL
        "u_ethernet_readout_interface/internal_RR_143_6" BEL
        "u_ethernet_readout_interface/internal_RR_143_7" BEL
        "u_ethernet_readout_interface/internal_RR_143_8" BEL
        "u_ethernet_readout_interface/internal_RR_143_9" BEL
        "u_ethernet_readout_interface/internal_RR_143_10" BEL
        "u_ethernet_readout_interface/internal_RR_143_11" BEL
        "u_ethernet_readout_interface/internal_RR_143_12" BEL
        "u_ethernet_readout_interface/internal_RR_143_13" BEL
        "u_ethernet_readout_interface/internal_RR_143_14" BEL
        "u_ethernet_readout_interface/internal_RR_143_15" BEL
        "u_ethernet_readout_interface/internal_RR_142_0" BEL
        "u_ethernet_readout_interface/internal_RR_142_1" BEL
        "u_ethernet_readout_interface/internal_RR_142_2" BEL
        "u_ethernet_readout_interface/internal_RR_142_3" BEL
        "u_ethernet_readout_interface/internal_RR_142_4" BEL
        "u_ethernet_readout_interface/internal_RR_142_5" BEL
        "u_ethernet_readout_interface/internal_RR_142_6" BEL
        "u_ethernet_readout_interface/internal_RR_142_7" BEL
        "u_ethernet_readout_interface/internal_RR_142_8" BEL
        "u_ethernet_readout_interface/internal_RR_142_9" BEL
        "u_ethernet_readout_interface/internal_RR_142_10" BEL
        "u_ethernet_readout_interface/internal_RR_142_11" BEL
        "u_ethernet_readout_interface/internal_RR_142_12" BEL
        "u_ethernet_readout_interface/internal_RR_142_13" BEL
        "u_ethernet_readout_interface/internal_RR_142_14" BEL
        "u_ethernet_readout_interface/internal_RR_142_15" BEL
        "u_ethernet_readout_interface/internal_RR_141_0" BEL
        "u_ethernet_readout_interface/internal_RR_141_1" BEL
        "u_ethernet_readout_interface/internal_RR_141_2" BEL
        "u_ethernet_readout_interface/internal_RR_141_3" BEL
        "u_ethernet_readout_interface/internal_RR_141_4" BEL
        "u_ethernet_readout_interface/internal_RR_141_5" BEL
        "u_ethernet_readout_interface/internal_RR_141_6" BEL
        "u_ethernet_readout_interface/internal_RR_141_7" BEL
        "u_ethernet_readout_interface/internal_RR_141_8" BEL
        "u_ethernet_readout_interface/internal_RR_141_9" BEL
        "u_ethernet_readout_interface/internal_RR_141_10" BEL
        "u_ethernet_readout_interface/internal_RR_141_11" BEL
        "u_ethernet_readout_interface/internal_RR_141_12" BEL
        "u_ethernet_readout_interface/internal_RR_141_13" BEL
        "u_ethernet_readout_interface/internal_RR_141_14" BEL
        "u_ethernet_readout_interface/internal_RR_141_15" BEL
        "u_ethernet_readout_interface/internal_RR_140_0" BEL
        "u_ethernet_readout_interface/internal_RR_140_1" BEL
        "u_ethernet_readout_interface/internal_RR_140_2" BEL
        "u_ethernet_readout_interface/internal_RR_140_3" BEL
        "u_ethernet_readout_interface/internal_RR_140_4" BEL
        "u_ethernet_readout_interface/internal_RR_140_5" BEL
        "u_ethernet_readout_interface/internal_RR_140_6" BEL
        "u_ethernet_readout_interface/internal_RR_140_7" BEL
        "u_ethernet_readout_interface/internal_RR_140_8" BEL
        "u_ethernet_readout_interface/internal_RR_140_9" BEL
        "u_ethernet_readout_interface/internal_RR_140_10" BEL
        "u_ethernet_readout_interface/internal_RR_140_11" BEL
        "u_ethernet_readout_interface/internal_RR_140_12" BEL
        "u_ethernet_readout_interface/internal_RR_140_13" BEL
        "u_ethernet_readout_interface/internal_RR_140_14" BEL
        "u_ethernet_readout_interface/internal_RR_140_15" BEL
        "u_ethernet_readout_interface/internal_RR_139_0" BEL
        "u_ethernet_readout_interface/internal_RR_139_1" BEL
        "u_ethernet_readout_interface/internal_RR_139_2" BEL
        "u_ethernet_readout_interface/internal_RR_139_3" BEL
        "u_ethernet_readout_interface/internal_RR_139_4" BEL
        "u_ethernet_readout_interface/internal_RR_139_5" BEL
        "u_ethernet_readout_interface/internal_RR_139_6" BEL
        "u_ethernet_readout_interface/internal_RR_139_7" BEL
        "u_ethernet_readout_interface/internal_RR_139_8" BEL
        "u_ethernet_readout_interface/internal_RR_139_9" BEL
        "u_ethernet_readout_interface/internal_RR_139_10" BEL
        "u_ethernet_readout_interface/internal_RR_139_11" BEL
        "u_ethernet_readout_interface/internal_RR_139_12" BEL
        "u_ethernet_readout_interface/internal_RR_139_13" BEL
        "u_ethernet_readout_interface/internal_RR_139_14" BEL
        "u_ethernet_readout_interface/internal_RR_139_15" BEL
        "u_ethernet_readout_interface/internal_RR_138_0" BEL
        "u_ethernet_readout_interface/internal_RR_138_1" BEL
        "u_ethernet_readout_interface/internal_RR_138_2" BEL
        "u_ethernet_readout_interface/internal_RR_138_3" BEL
        "u_ethernet_readout_interface/internal_RR_138_4" BEL
        "u_ethernet_readout_interface/internal_RR_138_5" BEL
        "u_ethernet_readout_interface/internal_RR_138_6" BEL
        "u_ethernet_readout_interface/internal_RR_138_7" BEL
        "u_ethernet_readout_interface/internal_RR_138_8" BEL
        "u_ethernet_readout_interface/internal_RR_138_9" BEL
        "u_ethernet_readout_interface/internal_RR_138_10" BEL
        "u_ethernet_readout_interface/internal_RR_138_11" BEL
        "u_ethernet_readout_interface/internal_RR_138_12" BEL
        "u_ethernet_readout_interface/internal_RR_138_13" BEL
        "u_ethernet_readout_interface/internal_RR_138_14" BEL
        "u_ethernet_readout_interface/internal_RR_138_15" BEL
        "u_ethernet_readout_interface/internal_RR_128_1" BEL
        "u_ethernet_readout_interface/internal_RR_128_2" BEL
        "u_ethernet_readout_interface/internal_RR_128_3" BEL
        "u_ethernet_readout_interface/internal_RR_128_4" BEL
        "u_ethernet_readout_interface/internal_RR_128_5" BEL
        "u_ethernet_readout_interface/internal_RR_128_6" BEL
        "u_ethernet_readout_interface/internal_RR_128_7" BEL
        "u_ethernet_readout_interface/internal_RR_128_8" BEL
        "u_ethernet_readout_interface/mppc_dac_busy_i" BEL
        "u_ethernet_readout_interface/tx_dac_busy_i" BEL
        "u_ethernet_readout_interface/clk_en_cal" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_0" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_1" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_2" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_3" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_4" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_5" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_6" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_7" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_8" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_9" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_10" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_11" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_12" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_13" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_14" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_15" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_16" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_17" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_18" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_19" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_20" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_21" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_22" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_23" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_24" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_25" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_26" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_27" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_28" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_29" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_30" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_31" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_15" BEL
        "u_ethernet_readout_interface/rcl_asic_num_0" BEL
        "u_ethernet_readout_interface/rcl_asic_num_1" BEL
        "u_ethernet_readout_interface/rcl_asic_num_2" BEL
        "u_ethernet_readout_interface/rcl_asic_num_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_0" BEL
        "u_ethernet_readout_interface/stat_cnt_end_1" BEL
        "u_ethernet_readout_interface/stat_cnt_end_2" BEL
        "u_ethernet_readout_interface/stat_cnt_end_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_4" BEL
        "u_ethernet_readout_interface/stat_cnt_end_5" BEL
        "u_ethernet_readout_interface/stat_cnt_end_6" BEL
        "u_ethernet_readout_interface/stat_cnt_end_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_0" BEL
        "u_ethernet_readout_interface/scalers_max_9_1" BEL
        "u_ethernet_readout_interface/scalers_max_9_2" BEL
        "u_ethernet_readout_interface/scalers_max_9_3" BEL
        "u_ethernet_readout_interface/scalers_max_9_4" BEL
        "u_ethernet_readout_interface/scalers_max_9_5" BEL
        "u_ethernet_readout_interface/scalers_max_9_6" BEL
        "u_ethernet_readout_interface/scalers_max_9_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_8" BEL
        "u_ethernet_readout_interface/scalers_max_9_9" BEL
        "u_ethernet_readout_interface/scalers_max_9_10" BEL
        "u_ethernet_readout_interface/scalers_max_9_11" BEL
        "u_ethernet_readout_interface/scalers_max_9_12" BEL
        "u_ethernet_readout_interface/scalers_max_9_13" BEL
        "u_ethernet_readout_interface/scalers_max_9_14" BEL
        "u_ethernet_readout_interface/scalers_max_9_15" BEL
        "u_ethernet_readout_interface/scalers_max_9_16" BEL
        "u_ethernet_readout_interface/scalers_max_9_17" BEL
        "u_ethernet_readout_interface/scalers_max_9_18" BEL
        "u_ethernet_readout_interface/scalers_max_9_19" BEL
        "u_ethernet_readout_interface/scalers_max_9_20" BEL
        "u_ethernet_readout_interface/scalers_max_9_21" BEL
        "u_ethernet_readout_interface/scalers_max_9_22" BEL
        "u_ethernet_readout_interface/scalers_max_9_23" BEL
        "u_ethernet_readout_interface/scalers_max_9_24" BEL
        "u_ethernet_readout_interface/scalers_max_9_25" BEL
        "u_ethernet_readout_interface/scalers_max_9_26" BEL
        "u_ethernet_readout_interface/scalers_max_9_27" BEL
        "u_ethernet_readout_interface/scalers_max_9_28" BEL
        "u_ethernet_readout_interface/scalers_max_9_29" BEL
        "u_ethernet_readout_interface/scalers_max_9_30" BEL
        "u_ethernet_readout_interface/scalers_max_9_31" BEL
        "u_ethernet_readout_interface/scalers_max_8_0" BEL
        "u_ethernet_readout_interface/scalers_max_8_1" BEL
        "u_ethernet_readout_interface/scalers_max_8_2" BEL
        "u_ethernet_readout_interface/scalers_max_8_3" BEL
        "u_ethernet_readout_interface/scalers_max_8_4" BEL
        "u_ethernet_readout_interface/scalers_max_8_5" BEL
        "u_ethernet_readout_interface/scalers_max_8_6" BEL
        "u_ethernet_readout_interface/scalers_max_8_7" BEL
        "u_ethernet_readout_interface/scalers_max_8_8" BEL
        "u_ethernet_readout_interface/scalers_max_8_9" BEL
        "u_ethernet_readout_interface/scalers_max_8_10" BEL
        "u_ethernet_readout_interface/scalers_max_8_11" BEL
        "u_ethernet_readout_interface/scalers_max_8_12" BEL
        "u_ethernet_readout_interface/scalers_max_8_13" BEL
        "u_ethernet_readout_interface/scalers_max_8_14" BEL
        "u_ethernet_readout_interface/scalers_max_8_15" BEL
        "u_ethernet_readout_interface/scalers_max_8_16" BEL
        "u_ethernet_readout_interface/scalers_max_8_17" BEL
        "u_ethernet_readout_interface/scalers_max_8_18" BEL
        "u_ethernet_readout_interface/scalers_max_8_19" BEL
        "u_ethernet_readout_interface/scalers_max_8_20" BEL
        "u_ethernet_readout_interface/scalers_max_8_21" BEL
        "u_ethernet_readout_interface/scalers_max_8_22" BEL
        "u_ethernet_readout_interface/scalers_max_8_23" BEL
        "u_ethernet_readout_interface/scalers_max_8_24" BEL
        "u_ethernet_readout_interface/scalers_max_8_25" BEL
        "u_ethernet_readout_interface/scalers_max_8_26" BEL
        "u_ethernet_readout_interface/scalers_max_8_27" BEL
        "u_ethernet_readout_interface/scalers_max_8_28" BEL
        "u_ethernet_readout_interface/scalers_max_8_29" BEL
        "u_ethernet_readout_interface/scalers_max_8_30" BEL
        "u_ethernet_readout_interface/scalers_max_7_0" BEL
        "u_ethernet_readout_interface/scalers_max_7_1" BEL
        "u_ethernet_readout_interface/scalers_max_7_2" BEL
        "u_ethernet_readout_interface/scalers_max_7_3" BEL
        "u_ethernet_readout_interface/scalers_max_7_4" BEL
        "u_ethernet_readout_interface/scalers_max_7_5" BEL
        "u_ethernet_readout_interface/scalers_max_7_6" BEL
        "u_ethernet_readout_interface/scalers_max_7_7" BEL
        "u_ethernet_readout_interface/scalers_max_7_8" BEL
        "u_ethernet_readout_interface/scalers_max_7_9" BEL
        "u_ethernet_readout_interface/scalers_max_7_10" BEL
        "u_ethernet_readout_interface/scalers_max_7_11" BEL
        "u_ethernet_readout_interface/scalers_max_7_12" BEL
        "u_ethernet_readout_interface/scalers_max_7_13" BEL
        "u_ethernet_readout_interface/scalers_max_7_14" BEL
        "u_ethernet_readout_interface/scalers_max_7_15" BEL
        "u_ethernet_readout_interface/scalers_max_7_16" BEL
        "u_ethernet_readout_interface/scalers_max_7_17" BEL
        "u_ethernet_readout_interface/scalers_max_7_18" BEL
        "u_ethernet_readout_interface/scalers_max_7_19" BEL
        "u_ethernet_readout_interface/scalers_max_7_20" BEL
        "u_ethernet_readout_interface/scalers_max_7_21" BEL
        "u_ethernet_readout_interface/scalers_max_7_22" BEL
        "u_ethernet_readout_interface/scalers_max_7_23" BEL
        "u_ethernet_readout_interface/scalers_max_7_24" BEL
        "u_ethernet_readout_interface/scalers_max_7_25" BEL
        "u_ethernet_readout_interface/scalers_max_7_26" BEL
        "u_ethernet_readout_interface/scalers_max_7_27" BEL
        "u_ethernet_readout_interface/scalers_max_7_28" BEL
        "u_ethernet_readout_interface/scalers_max_7_29" BEL
        "u_ethernet_readout_interface/scalers_max_7_30" BEL
        "u_ethernet_readout_interface/scalers_max_6_0" BEL
        "u_ethernet_readout_interface/scalers_max_6_1" BEL
        "u_ethernet_readout_interface/scalers_max_6_2" BEL
        "u_ethernet_readout_interface/scalers_max_6_3" BEL
        "u_ethernet_readout_interface/scalers_max_6_4" BEL
        "u_ethernet_readout_interface/scalers_max_6_5" BEL
        "u_ethernet_readout_interface/scalers_max_6_6" BEL
        "u_ethernet_readout_interface/scalers_max_6_7" BEL
        "u_ethernet_readout_interface/scalers_max_6_8" BEL
        "u_ethernet_readout_interface/scalers_max_6_9" BEL
        "u_ethernet_readout_interface/scalers_max_6_10" BEL
        "u_ethernet_readout_interface/scalers_max_6_11" BEL
        "u_ethernet_readout_interface/scalers_max_6_12" BEL
        "u_ethernet_readout_interface/scalers_max_6_13" BEL
        "u_ethernet_readout_interface/scalers_max_6_14" BEL
        "u_ethernet_readout_interface/scalers_max_6_15" BEL
        "u_ethernet_readout_interface/scalers_max_6_16" BEL
        "u_ethernet_readout_interface/scalers_max_6_17" BEL
        "u_ethernet_readout_interface/scalers_max_6_18" BEL
        "u_ethernet_readout_interface/scalers_max_6_19" BEL
        "u_ethernet_readout_interface/scalers_max_6_20" BEL
        "u_ethernet_readout_interface/scalers_max_6_21" BEL
        "u_ethernet_readout_interface/scalers_max_6_22" BEL
        "u_ethernet_readout_interface/scalers_max_6_23" BEL
        "u_ethernet_readout_interface/scalers_max_6_24" BEL
        "u_ethernet_readout_interface/scalers_max_6_25" BEL
        "u_ethernet_readout_interface/scalers_max_6_26" BEL
        "u_ethernet_readout_interface/scalers_max_6_27" BEL
        "u_ethernet_readout_interface/scalers_max_6_28" BEL
        "u_ethernet_readout_interface/scalers_max_6_29" BEL
        "u_ethernet_readout_interface/scalers_max_6_30" BEL
        "u_ethernet_readout_interface/scalers_max_5_0" BEL
        "u_ethernet_readout_interface/scalers_max_5_1" BEL
        "u_ethernet_readout_interface/scalers_max_5_2" BEL
        "u_ethernet_readout_interface/scalers_max_5_3" BEL
        "u_ethernet_readout_interface/scalers_max_5_4" BEL
        "u_ethernet_readout_interface/scalers_max_5_5" BEL
        "u_ethernet_readout_interface/scalers_max_5_6" BEL
        "u_ethernet_readout_interface/scalers_max_5_7" BEL
        "u_ethernet_readout_interface/scalers_max_5_8" BEL
        "u_ethernet_readout_interface/scalers_max_5_9" BEL
        "u_ethernet_readout_interface/scalers_max_5_10" BEL
        "u_ethernet_readout_interface/scalers_max_5_11" BEL
        "u_ethernet_readout_interface/scalers_max_5_12" BEL
        "u_ethernet_readout_interface/scalers_max_5_13" BEL
        "u_ethernet_readout_interface/scalers_max_5_14" BEL
        "u_ethernet_readout_interface/scalers_max_5_15" BEL
        "u_ethernet_readout_interface/scalers_max_5_16" BEL
        "u_ethernet_readout_interface/scalers_max_5_17" BEL
        "u_ethernet_readout_interface/scalers_max_5_18" BEL
        "u_ethernet_readout_interface/scalers_max_5_19" BEL
        "u_ethernet_readout_interface/scalers_max_5_20" BEL
        "u_ethernet_readout_interface/scalers_max_5_21" BEL
        "u_ethernet_readout_interface/scalers_max_5_22" BEL
        "u_ethernet_readout_interface/scalers_max_5_23" BEL
        "u_ethernet_readout_interface/scalers_max_5_24" BEL
        "u_ethernet_readout_interface/scalers_max_5_25" BEL
        "u_ethernet_readout_interface/scalers_max_5_26" BEL
        "u_ethernet_readout_interface/scalers_max_5_27" BEL
        "u_ethernet_readout_interface/scalers_max_5_28" BEL
        "u_ethernet_readout_interface/scalers_max_5_29" BEL
        "u_ethernet_readout_interface/scalers_max_5_30" BEL
        "u_ethernet_readout_interface/scalers_max_4_0" BEL
        "u_ethernet_readout_interface/scalers_max_4_1" BEL
        "u_ethernet_readout_interface/scalers_max_4_2" BEL
        "u_ethernet_readout_interface/scalers_max_4_3" BEL
        "u_ethernet_readout_interface/scalers_max_4_4" BEL
        "u_ethernet_readout_interface/scalers_max_4_5" BEL
        "u_ethernet_readout_interface/scalers_max_4_6" BEL
        "u_ethernet_readout_interface/scalers_max_4_7" BEL
        "u_ethernet_readout_interface/scalers_max_4_8" BEL
        "u_ethernet_readout_interface/scalers_max_4_9" BEL
        "u_ethernet_readout_interface/scalers_max_4_10" BEL
        "u_ethernet_readout_interface/scalers_max_4_11" BEL
        "u_ethernet_readout_interface/scalers_max_4_12" BEL
        "u_ethernet_readout_interface/scalers_max_4_13" BEL
        "u_ethernet_readout_interface/scalers_max_4_14" BEL
        "u_ethernet_readout_interface/scalers_max_4_15" BEL
        "u_ethernet_readout_interface/scalers_max_4_16" BEL
        "u_ethernet_readout_interface/scalers_max_4_17" BEL
        "u_ethernet_readout_interface/scalers_max_4_18" BEL
        "u_ethernet_readout_interface/scalers_max_4_19" BEL
        "u_ethernet_readout_interface/scalers_max_4_20" BEL
        "u_ethernet_readout_interface/scalers_max_4_21" BEL
        "u_ethernet_readout_interface/scalers_max_4_22" BEL
        "u_ethernet_readout_interface/scalers_max_4_23" BEL
        "u_ethernet_readout_interface/scalers_max_4_24" BEL
        "u_ethernet_readout_interface/scalers_max_4_25" BEL
        "u_ethernet_readout_interface/scalers_max_4_26" BEL
        "u_ethernet_readout_interface/scalers_max_4_27" BEL
        "u_ethernet_readout_interface/scalers_max_4_28" BEL
        "u_ethernet_readout_interface/scalers_max_4_29" BEL
        "u_ethernet_readout_interface/scalers_max_4_30" BEL
        "u_ethernet_readout_interface/scalers_max_3_0" BEL
        "u_ethernet_readout_interface/scalers_max_3_1" BEL
        "u_ethernet_readout_interface/scalers_max_3_2" BEL
        "u_ethernet_readout_interface/scalers_max_3_3" BEL
        "u_ethernet_readout_interface/scalers_max_3_4" BEL
        "u_ethernet_readout_interface/scalers_max_3_5" BEL
        "u_ethernet_readout_interface/scalers_max_3_6" BEL
        "u_ethernet_readout_interface/scalers_max_3_7" BEL
        "u_ethernet_readout_interface/scalers_max_3_8" BEL
        "u_ethernet_readout_interface/scalers_max_3_9" BEL
        "u_ethernet_readout_interface/scalers_max_3_10" BEL
        "u_ethernet_readout_interface/scalers_max_3_11" BEL
        "u_ethernet_readout_interface/scalers_max_3_12" BEL
        "u_ethernet_readout_interface/scalers_max_3_13" BEL
        "u_ethernet_readout_interface/scalers_max_3_14" BEL
        "u_ethernet_readout_interface/scalers_max_3_15" BEL
        "u_ethernet_readout_interface/scalers_max_3_16" BEL
        "u_ethernet_readout_interface/scalers_max_3_17" BEL
        "u_ethernet_readout_interface/scalers_max_3_18" BEL
        "u_ethernet_readout_interface/scalers_max_3_19" BEL
        "u_ethernet_readout_interface/scalers_max_3_20" BEL
        "u_ethernet_readout_interface/scalers_max_3_21" BEL
        "u_ethernet_readout_interface/scalers_max_3_22" BEL
        "u_ethernet_readout_interface/scalers_max_3_23" BEL
        "u_ethernet_readout_interface/scalers_max_3_24" BEL
        "u_ethernet_readout_interface/scalers_max_3_25" BEL
        "u_ethernet_readout_interface/scalers_max_3_26" BEL
        "u_ethernet_readout_interface/scalers_max_3_27" BEL
        "u_ethernet_readout_interface/scalers_max_3_28" BEL
        "u_ethernet_readout_interface/scalers_max_3_29" BEL
        "u_ethernet_readout_interface/scalers_max_3_30" BEL
        "u_ethernet_readout_interface/scalers_max_2_0" BEL
        "u_ethernet_readout_interface/scalers_max_2_1" BEL
        "u_ethernet_readout_interface/scalers_max_2_2" BEL
        "u_ethernet_readout_interface/scalers_max_2_3" BEL
        "u_ethernet_readout_interface/scalers_max_2_4" BEL
        "u_ethernet_readout_interface/scalers_max_2_5" BEL
        "u_ethernet_readout_interface/scalers_max_2_6" BEL
        "u_ethernet_readout_interface/scalers_max_2_7" BEL
        "u_ethernet_readout_interface/scalers_max_2_8" BEL
        "u_ethernet_readout_interface/scalers_max_2_9" BEL
        "u_ethernet_readout_interface/scalers_max_2_10" BEL
        "u_ethernet_readout_interface/scalers_max_2_11" BEL
        "u_ethernet_readout_interface/scalers_max_2_12" BEL
        "u_ethernet_readout_interface/scalers_max_2_13" BEL
        "u_ethernet_readout_interface/scalers_max_2_14" BEL
        "u_ethernet_readout_interface/scalers_max_2_15" BEL
        "u_ethernet_readout_interface/scalers_max_2_16" BEL
        "u_ethernet_readout_interface/scalers_max_2_17" BEL
        "u_ethernet_readout_interface/scalers_max_2_18" BEL
        "u_ethernet_readout_interface/scalers_max_2_19" BEL
        "u_ethernet_readout_interface/scalers_max_2_20" BEL
        "u_ethernet_readout_interface/scalers_max_2_21" BEL
        "u_ethernet_readout_interface/scalers_max_2_22" BEL
        "u_ethernet_readout_interface/scalers_max_2_23" BEL
        "u_ethernet_readout_interface/scalers_max_2_24" BEL
        "u_ethernet_readout_interface/scalers_max_2_25" BEL
        "u_ethernet_readout_interface/scalers_max_2_26" BEL
        "u_ethernet_readout_interface/scalers_max_2_27" BEL
        "u_ethernet_readout_interface/scalers_max_2_28" BEL
        "u_ethernet_readout_interface/scalers_max_2_29" BEL
        "u_ethernet_readout_interface/scalers_max_2_30" BEL
        "u_ethernet_readout_interface/scalers_max_1_0" BEL
        "u_ethernet_readout_interface/scalers_max_1_1" BEL
        "u_ethernet_readout_interface/scalers_max_1_2" BEL
        "u_ethernet_readout_interface/scalers_max_1_3" BEL
        "u_ethernet_readout_interface/scalers_max_1_4" BEL
        "u_ethernet_readout_interface/scalers_max_1_5" BEL
        "u_ethernet_readout_interface/scalers_max_1_6" BEL
        "u_ethernet_readout_interface/scalers_max_1_7" BEL
        "u_ethernet_readout_interface/scalers_max_1_8" BEL
        "u_ethernet_readout_interface/scalers_max_1_9" BEL
        "u_ethernet_readout_interface/scalers_max_1_10" BEL
        "u_ethernet_readout_interface/scalers_max_1_11" BEL
        "u_ethernet_readout_interface/scalers_max_1_12" BEL
        "u_ethernet_readout_interface/scalers_max_1_13" BEL
        "u_ethernet_readout_interface/scalers_max_1_14" BEL
        "u_ethernet_readout_interface/scalers_max_1_15" BEL
        "u_ethernet_readout_interface/scalers_max_1_16" BEL
        "u_ethernet_readout_interface/scalers_max_1_17" BEL
        "u_ethernet_readout_interface/scalers_max_1_18" BEL
        "u_ethernet_readout_interface/scalers_max_1_19" BEL
        "u_ethernet_readout_interface/scalers_max_1_20" BEL
        "u_ethernet_readout_interface/scalers_max_1_21" BEL
        "u_ethernet_readout_interface/scalers_max_1_22" BEL
        "u_ethernet_readout_interface/scalers_max_1_23" BEL
        "u_ethernet_readout_interface/scalers_max_1_24" BEL
        "u_ethernet_readout_interface/scalers_max_1_25" BEL
        "u_ethernet_readout_interface/scalers_max_1_26" BEL
        "u_ethernet_readout_interface/scalers_max_1_27" BEL
        "u_ethernet_readout_interface/scalers_max_1_28" BEL
        "u_ethernet_readout_interface/scalers_max_1_29" BEL
        "u_ethernet_readout_interface/scalers_max_1_30" BEL
        "u_ethernet_readout_interface/scalers_max_0_0" BEL
        "u_ethernet_readout_interface/scalers_max_0_1" BEL
        "u_ethernet_readout_interface/scalers_max_0_2" BEL
        "u_ethernet_readout_interface/scalers_max_0_3" BEL
        "u_ethernet_readout_interface/scalers_max_0_4" BEL
        "u_ethernet_readout_interface/scalers_max_0_5" BEL
        "u_ethernet_readout_interface/scalers_max_0_6" BEL
        "u_ethernet_readout_interface/scalers_max_0_7" BEL
        "u_ethernet_readout_interface/scalers_max_0_8" BEL
        "u_ethernet_readout_interface/scalers_max_0_9" BEL
        "u_ethernet_readout_interface/scalers_max_0_10" BEL
        "u_ethernet_readout_interface/scalers_max_0_11" BEL
        "u_ethernet_readout_interface/scalers_max_0_12" BEL
        "u_ethernet_readout_interface/scalers_max_0_13" BEL
        "u_ethernet_readout_interface/scalers_max_0_14" BEL
        "u_ethernet_readout_interface/scalers_max_0_15" BEL
        "u_ethernet_readout_interface/scalers_max_0_16" BEL
        "u_ethernet_readout_interface/scalers_max_0_17" BEL
        "u_ethernet_readout_interface/scalers_max_0_18" BEL
        "u_ethernet_readout_interface/scalers_max_0_19" BEL
        "u_ethernet_readout_interface/scalers_max_0_20" BEL
        "u_ethernet_readout_interface/scalers_max_0_21" BEL
        "u_ethernet_readout_interface/scalers_max_0_22" BEL
        "u_ethernet_readout_interface/scalers_max_0_23" BEL
        "u_ethernet_readout_interface/scalers_max_0_24" BEL
        "u_ethernet_readout_interface/scalers_max_0_25" BEL
        "u_ethernet_readout_interface/scalers_max_0_26" BEL
        "u_ethernet_readout_interface/scalers_max_0_27" BEL
        "u_ethernet_readout_interface/scalers_max_0_28" BEL
        "u_ethernet_readout_interface/scalers_max_0_29" BEL
        "u_ethernet_readout_interface/scalers_max_0_30" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_6" BEL
        "u_ethernet_readout_interface/cal_start01_0" BEL
        "u_ethernet_readout_interface/cal_start01_1" BEL
        "u_ethernet_readout_interface/calfill_type" BEL
        "u_ethernet_readout_interface/calfill_mode_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_start01_0" BEL
        "u_ethernet_readout_interface/calfill_start01_1" BEL
        "u_ethernet_readout_interface/calfill_ch_mask_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_2" BEL
        "u_ethernet_readout_interface/cal_cur_TH_3" BEL
        "u_ethernet_readout_interface/cal_cur_TH_4" BEL
        "u_ethernet_readout_interface/cal_cur_TH_5" BEL
        "u_ethernet_readout_interface/cal_cur_TH_6" BEL
        "u_ethernet_readout_interface/cal_cur_TH_7" BEL
        "u_ethernet_readout_interface/cal_cur_TH_8" BEL
        "u_ethernet_readout_interface/cal_cur_TH_9" BEL
        "u_ethernet_readout_interface/cal_cur_TH_10" BEL
        "u_ethernet_readout_interface/cal_cur_TH_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_0" BEL
        "u_ethernet_readout_interface/_o32674_1" BEL
        "u_ethernet_readout_interface/_o32674_2" BEL
        "u_ethernet_readout_interface/_o32674_3" BEL
        "u_ethernet_readout_interface/_o32674_4" BEL
        "u_ethernet_readout_interface/_o32674_5" BEL
        "u_ethernet_readout_interface/_o32674_6" BEL
        "u_ethernet_readout_interface/_o32674_7" BEL
        "u_ethernet_readout_interface/_o32674_8" BEL
        "u_ethernet_readout_interface/_o32674_9" BEL
        "u_ethernet_readout_interface/_o32674_10" BEL
        "u_ethernet_readout_interface/_o32674_11" BEL
        "u_ethernet_readout_interface/_o32898_1" BEL
        "u_ethernet_readout_interface/_o32898_2" BEL
        "u_ethernet_readout_interface/_o32898_3" BEL
        "u_ethernet_readout_interface/_o32898_4" BEL
        "u_ethernet_readout_interface/_o32898_5" BEL
        "u_ethernet_readout_interface/_o32898_6" BEL
        "u_ethernet_readout_interface/_o32898_7" BEL
        "u_ethernet_readout_interface/_o32898_8" BEL
        "u_ethernet_readout_interface/_o32898_9" BEL
        "u_ethernet_readout_interface/_o32898_10" BEL
        "u_ethernet_readout_interface/_o32898_11" BEL
        "u_ethernet_readout_interface/_o33122_1" BEL
        "u_ethernet_readout_interface/_o33122_2" BEL
        "u_ethernet_readout_interface/_o33122_3" BEL
        "u_ethernet_readout_interface/_o33122_4" BEL
        "u_ethernet_readout_interface/_o33122_5" BEL
        "u_ethernet_readout_interface/_o33122_6" BEL
        "u_ethernet_readout_interface/_o33122_7" BEL
        "u_ethernet_readout_interface/_o33122_8" BEL
        "u_ethernet_readout_interface/_o33122_9" BEL
        "u_ethernet_readout_interface/_o33122_10" BEL
        "u_ethernet_readout_interface/_o33122_11" BEL
        "u_ethernet_readout_interface/_o33346_1" BEL
        "u_ethernet_readout_interface/_o33346_2" BEL
        "u_ethernet_readout_interface/_o33346_3" BEL
        "u_ethernet_readout_interface/_o33346_4" BEL
        "u_ethernet_readout_interface/_o33346_5" BEL
        "u_ethernet_readout_interface/_o33346_6" BEL
        "u_ethernet_readout_interface/_o33346_7" BEL
        "u_ethernet_readout_interface/_o33346_8" BEL
        "u_ethernet_readout_interface/_o33346_9" BEL
        "u_ethernet_readout_interface/_o33346_10" BEL
        "u_ethernet_readout_interface/_o33346_11" BEL
        "u_ethernet_readout_interface/_o33570_1" BEL
        "u_ethernet_readout_interface/_o33570_2" BEL
        "u_ethernet_readout_interface/_o33570_3" BEL
        "u_ethernet_readout_interface/_o33570_4" BEL
        "u_ethernet_readout_interface/_o33570_5" BEL
        "u_ethernet_readout_interface/_o33570_6" BEL
        "u_ethernet_readout_interface/_o33570_7" BEL
        "u_ethernet_readout_interface/_o33570_8" BEL
        "u_ethernet_readout_interface/_o33570_9" BEL
        "u_ethernet_readout_interface/_o33570_10" BEL
        "u_ethernet_readout_interface/_o33570_11" BEL
        "u_ethernet_readout_interface/_o33794_1" BEL
        "u_ethernet_readout_interface/_o33794_2" BEL
        "u_ethernet_readout_interface/_o33794_3" BEL
        "u_ethernet_readout_interface/_o33794_4" BEL
        "u_ethernet_readout_interface/_o33794_5" BEL
        "u_ethernet_readout_interface/_o33794_6" BEL
        "u_ethernet_readout_interface/_o33794_7" BEL
        "u_ethernet_readout_interface/_o33794_8" BEL
        "u_ethernet_readout_interface/_o33794_9" BEL
        "u_ethernet_readout_interface/_o33794_10" BEL
        "u_ethernet_readout_interface/_o33794_11" BEL
        "u_ethernet_readout_interface/_o34018_1" BEL
        "u_ethernet_readout_interface/_o34018_2" BEL
        "u_ethernet_readout_interface/_o34018_3" BEL
        "u_ethernet_readout_interface/_o34018_4" BEL
        "u_ethernet_readout_interface/_o34018_5" BEL
        "u_ethernet_readout_interface/_o34018_6" BEL
        "u_ethernet_readout_interface/_o34018_7" BEL
        "u_ethernet_readout_interface/_o34018_8" BEL
        "u_ethernet_readout_interface/_o34018_9" BEL
        "u_ethernet_readout_interface/_o34018_10" BEL
        "u_ethernet_readout_interface/_o34018_11" BEL
        "u_ethernet_readout_interface/_o34242_1" BEL
        "u_ethernet_readout_interface/_o34242_2" BEL
        "u_ethernet_readout_interface/_o34242_3" BEL
        "u_ethernet_readout_interface/_o34242_4" BEL
        "u_ethernet_readout_interface/_o34242_5" BEL
        "u_ethernet_readout_interface/_o34242_6" BEL
        "u_ethernet_readout_interface/_o34242_7" BEL
        "u_ethernet_readout_interface/_o34242_8" BEL
        "u_ethernet_readout_interface/_o34242_9" BEL
        "u_ethernet_readout_interface/_o34242_10" BEL
        "u_ethernet_readout_interface/_o34242_11" BEL
        "u_ethernet_readout_interface/_o34466_1" BEL
        "u_ethernet_readout_interface/_o34466_2" BEL
        "u_ethernet_readout_interface/_o34466_3" BEL
        "u_ethernet_readout_interface/_o34466_4" BEL
        "u_ethernet_readout_interface/_o34466_5" BEL
        "u_ethernet_readout_interface/_o34466_6" BEL
        "u_ethernet_readout_interface/_o34466_7" BEL
        "u_ethernet_readout_interface/_o34466_8" BEL
        "u_ethernet_readout_interface/_o34466_9" BEL
        "u_ethernet_readout_interface/_o34466_10" BEL
        "u_ethernet_readout_interface/_o34466_11" BEL
        "u_ethernet_readout_interface/_o34690_1" BEL
        "u_ethernet_readout_interface/_o34690_2" BEL
        "u_ethernet_readout_interface/_o34690_3" BEL
        "u_ethernet_readout_interface/_o34690_4" BEL
        "u_ethernet_readout_interface/_o34690_5" BEL
        "u_ethernet_readout_interface/_o34690_6" BEL
        "u_ethernet_readout_interface/_o34690_7" BEL
        "u_ethernet_readout_interface/_o34690_8" BEL
        "u_ethernet_readout_interface/_o34690_9" BEL
        "u_ethernet_readout_interface/_o34690_10" BEL
        "u_ethernet_readout_interface/_o34690_11" BEL
        "u_ethernet_readout_interface/calfill_THset_0" BEL
        "u_ethernet_readout_interface/calfill_THset_1" BEL
        "u_ethernet_readout_interface/calfill_THset_2" BEL
        "u_ethernet_readout_interface/calfill_THset_3" BEL
        "u_ethernet_readout_interface/calfill_THset_4" BEL
        "u_ethernet_readout_interface/calfill_THset_5" BEL
        "u_ethernet_readout_interface/calfill_THset_6" BEL
        "u_ethernet_readout_interface/calfill_THset_7" BEL
        "u_ethernet_readout_interface/calfill_THset_8" BEL
        "u_ethernet_readout_interface/calfill_THset_9" BEL
        "u_ethernet_readout_interface/calfill_THset_10" BEL
        "u_ethernet_readout_interface/calfill_THset_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_0" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_1" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_2" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_3" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_4" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_5" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_6" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_7" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_8" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_9" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_10" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_12" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_13" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_14" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_15" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_16" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_17" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_18" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_19" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_20" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_21" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_22" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_23" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_24" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_25" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_26" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_27" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_28" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_29" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_30" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_31" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_wr_en" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_3" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_4" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_5" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_6" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_7" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_8" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_9" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_10" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_11" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_16" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_17" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_18" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_19" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_20" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_21" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_22" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_23" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_24" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_25" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_26" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_27" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_28" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_29" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_30" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_31" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_0" BEL
        "u_ethernet_readout_interface/clk_enable_counter_1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_2" BEL
        "u_ethernet_readout_interface/clk_enable_counter_3" BEL
        "u_ethernet_readout_interface/clk_enable_counter_4" BEL
        "u_ethernet_readout_interface/clk_enable_counter_5" BEL
        "u_ethernet_readout_interface/clk_enable_counter_6" BEL
        "u_ethernet_readout_interface/clk_enable_counter_7" BEL
        "u_ethernet_readout_interface/clk_enable_counter_8" BEL
        "u_ethernet_readout_interface/clk_enable_counter_9" BEL
        "u_ethernet_readout_interface/clk_enable_counter_10" BEL
        "u_ethernet_readout_interface/clk_enable_counter_11" BEL
        "u_ethernet_readout_interface/clk_enable_counter_12" BEL
        "u_ethernet_readout_interface/stat_cnt_0" BEL
        "u_ethernet_readout_interface/stat_cnt_1" BEL
        "u_ethernet_readout_interface/stat_cnt_2" BEL
        "u_ethernet_readout_interface/stat_cnt_3" BEL
        "u_ethernet_readout_interface/stat_cnt_4" BEL
        "u_ethernet_readout_interface/stat_cnt_5" BEL
        "u_ethernet_readout_interface/stat_cnt_6" BEL
        "u_ethernet_readout_interface/stat_cnt_7" BEL
        "u_ethernet_readout_interface/stat_cnt_8" BEL
        "u_ethernet_readout_interface/stat_cnt_9" BEL
        "u_ethernet_readout_interface/stat_cnt_10" BEL
        "u_ethernet_readout_interface/stat_cnt_11" BEL
        "u_ethernet_readout_interface/stat_cnt_12" BEL
        "u_ethernet_readout_interface/stat_cnt_13" BEL
        "u_ethernet_readout_interface/stat_cnt_14" BEL
        "u_ethernet_readout_interface/stat_cnt_15" BEL
        "u_ethernet_readout_interface/stat_cnt_16" BEL
        "u_ethernet_readout_interface/stat_cnt_17" BEL
        "u_ethernet_readout_interface/stat_cnt_18" BEL
        "u_ethernet_readout_interface/stat_cnt_19" BEL
        "u_ethernet_readout_interface/stat_cnt_20" BEL
        "u_ethernet_readout_interface/stat_cnt_21" BEL
        "u_ethernet_readout_interface/stat_cnt_22" BEL
        "u_ethernet_readout_interface/stat_cnt_23" BEL
        "u_ethernet_readout_interface/stat_cnt_24" BEL
        "u_ethernet_readout_interface/stat_cnt_25" BEL
        "u_ethernet_readout_interface/stat_cnt_26" BEL
        "u_ethernet_readout_interface/stat_cnt_27" BEL
        "u_ethernet_readout_interface/stat_cnt_28" BEL
        "u_ethernet_readout_interface/stat_cnt_29" BEL
        "u_ethernet_readout_interface/stat_cnt_30" BEL
        "u_ethernet_readout_interface/stat_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_31" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd5" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_cnt_0" BEL
        "u_ethernet_readout_interface/rcl_cnt_1" BEL
        "u_ethernet_readout_interface/rcl_cnt_2" BEL
        "u_ethernet_readout_interface/rcl_cnt_3" BEL
        "u_ethernet_readout_interface/rcl_cnt_4" BEL
        "u_ethernet_readout_interface/rcl_cnt_5" BEL
        "u_ethernet_readout_interface/rcl_cnt_6" BEL
        "u_ethernet_readout_interface/rcl_cnt_7" BEL
        "u_ethernet_readout_interface/rcl_cnt_8" BEL
        "u_ethernet_readout_interface/rcl_cnt_9" BEL
        "u_ethernet_readout_interface/rcl_cnt_10" BEL
        "u_ethernet_readout_interface/rcl_cnt_11" BEL
        "u_ethernet_readout_interface/rcl_cnt_12" BEL
        "u_ethernet_readout_interface/rcl_cnt_13" BEL
        "u_ethernet_readout_interface/rcl_cnt_14" BEL
        "u_ethernet_readout_interface/rcl_cnt_15" BEL
        "u_ethernet_readout_interface/rcl_cnt_16" BEL
        "u_ethernet_readout_interface/rcl_cnt_17" BEL
        "u_ethernet_readout_interface/rcl_cnt_18" BEL
        "u_ethernet_readout_interface/rcl_cnt_19" BEL
        "u_ethernet_readout_interface/rcl_cnt_20" BEL
        "u_ethernet_readout_interface/rcl_cnt_21" BEL
        "u_ethernet_readout_interface/rcl_cnt_22" BEL
        "u_ethernet_readout_interface/rcl_cnt_23" BEL
        "u_ethernet_readout_interface/cal_cur_HV_0" BEL
        "u_ethernet_readout_interface/calfill_start" BEL
        "u_ethernet_readout_interface/calfill_HVset_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_rd_en" BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        PIN "u_COUNTER_autoinit_rcl_populate/st.DSP48E_3_pins<92>" BEL
        "u_SamplingLgc/cfg_i_0" BEL "u_SamplingLgc/cfg_i_1" BEL
        "u_SamplingLgc/sstin" BEL "u_SamplingLgc/MAIN_CNT_0" BEL
        "u_SamplingLgc/MAIN_CNT_1" BEL "u_SamplingLgc/MAIN_CNT_2" BEL
        "u_SamplingLgc/MAIN_CNT_3" BEL "u_SamplingLgc/MAIN_CNT_4" BEL
        "u_SamplingLgc/MAIN_CNT_5" BEL "u_SamplingLgc/MAIN_CNT_6" BEL
        "u_SamplingLgc/MAIN_CNT_7" BEL "u_SamplingLgc/MAIN_CNT_8" BEL
        "u_SamplingLgc/next_state_FSM_FFd1" BEL "u_SamplingLgc/clk_cntr_0" BEL
        "u_SamplingLgc/clk_cntr_1" BEL "u_SamplingLgc/wr_addrclr" BEL
        "u_SamplingLgc/trigram_wea" BEL "u_ro_simple/trig_ctime_i_0" BEL
        "u_ro_simple/trig_ctime_i_1" BEL "u_ro_simple/trig_ctime_i_2" BEL
        "u_ro_simple/trig_ctime_i_3" BEL "u_ro_simple/trig_ctime_i_4" BEL
        "u_ro_simple/trig_ctime_i_5" BEL "u_ro_simple/trig_ctime_i_6" BEL
        "u_ro_simple/trig_ctime_i_7" BEL "u_ro_simple/trig_ctime_i_8" BEL
        "u_ro_simple/trig_ctime_i_9" BEL "u_ro_simple/trig_ctime_i_10" BEL
        "u_ro_simple/trig_ctime_i_11" BEL "u_ro_simple/trig_ctime_i_12" BEL
        "u_ro_simple/trig_ctime_i_13" BEL "u_ro_simple/trig_ctime_i_14" BEL
        "u_ro_simple/trig_ctime_i_15" BEL "u_ro_simple/smp_cnt_l_0" BEL
        "u_ro_simple/smp_cnt_l_1" BEL "u_ro_simple/smp_cnt_l_2" BEL
        "u_ro_simple/smp_cnt_l_3" BEL "u_ro_simple/smp_cnt_l_4" BEL
        "u_ro_simple/smp_cnt_l_5" BEL "u_ro_simple/smp_cnt_l_6" BEL
        "u_ro_simple/smp_cnt_l_7" BEL "u_ro_simple/smp_cnt_l_8" BEL
        "u_ro_simple/trg_1" BEL "u_ro_simple/nch_0" BEL "u_ro_simple/nch_1"
        BEL "u_ro_simple/nch_2" BEL "u_ro_simple/nch_3" BEL
        "u_ro_simple/qt_din_0" BEL "u_ro_simple/qt_din_1" BEL
        "u_ro_simple/qt_din_2" BEL "u_ro_simple/qt_din_3" BEL
        "u_ro_simple/qt_din_4" BEL "u_ro_simple/qt_din_5" BEL
        "u_ro_simple/qt_din_6" BEL "u_ro_simple/qt_din_7" BEL
        "u_ro_simple/qt_din_8" BEL "u_ro_simple/qt_din_9" BEL
        "u_ro_simple/qt_din_10" BEL "u_ro_simple/qt_din_11" BEL
        "u_ro_simple/qt_din_12" BEL "u_ro_simple/qt_din_13" BEL
        "u_ro_simple/qt_din_14" BEL "u_ro_simple/qt_din_15" BEL
        "u_ro_simple/qt_din_16" BEL "u_ro_simple/qt_din_17" BEL
        "u_ro_simple/asic_no_0" BEL "u_ro_simple/asic_no_1" BEL
        "u_ro_simple/asic_no_2" BEL "u_ro_simple/asic_no_3" BEL
        "u_ro_simple/win_cnt_0" BEL "u_ro_simple/win_cnt_1" BEL
        "u_ro_simple/win_cnt_2" BEL "u_ro_simple/win_cnt_3" BEL
        "u_ro_simple/win_cnt_4" BEL "u_ro_simple/win_cnt_5" BEL
        "u_ro_simple/win_cnt_6" BEL "u_ro_simple/ro_st_FSM_FFd5" BEL
        "u_ro_simple/ro_st_FSM_FFd4" BEL "u_ro_simple/ro_st_FSM_FFd3" BEL
        "u_ro_simple/ro_st_FSM_FFd2" BEL "u_ro_simple/ro_st_FSM_FFd1" BEL
        "u_ro_simple/busy" BEL "u_ro_simple/is_first_pack" BEL
        "u_ro_simple/qt_fifo_evt_rdy" BEL "u_ro_simple/qt_wr_en" BEL
        "u_ro_simple/Mshreg_trg_0" BEL "u_ro_simple/trg_0" BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92>" BEL
        "uut_pedram/update_req_i0_0" BEL "uut_pedram/u_ram_iface[0].u_ri/dr_0"
        BEL "uut_pedram/u_ram_iface[0].u_ri/dr_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/update_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/rw_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE1b" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/OEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/busy_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/bufstate" BEL
        "uut_pedram/u_ram_iface[0].u_ri/WEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tHZOE_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tREND_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_1" BEL
        "u_TARGETX_DAC_CONTROL/ENABLE_COUNTER" BEL
        "u_TARGETX_DAC_CONTROL/SCLK_i" BEL "u_TARGETX_DAC_CONTROL/SCLK" BEL
        "u_TARGETX_DAC_CONTROL/PCLK" BEL "u_TARGETX_DAC_CONTROL/SIN" BEL
        "u_TARGETX_DAC_CONTROL/cnt_0" BEL "u_TARGETX_DAC_CONTROL/cnt_1" BEL
        "u_TARGETX_DAC_CONTROL/cnt_2" BEL "u_TARGETX_DAC_CONTROL/cnt_3" BEL
        "u_TARGETX_DAC_CONTROL/cnt_4" BEL "u_TARGETX_DAC_CONTROL/cnt_5" BEL
        "u_TARGETX_DAC_CONTROL/cnt_6" BEL "u_TARGETX_DAC_CONTROL/cnt_7" BEL
        "u_TARGETX_DAC_CONTROL/cnt_8" BEL "u_TARGETX_DAC_CONTROL/cnt_9" BEL
        "u_TARGETX_DAC_CONTROL/cnt_10" BEL "u_TARGETX_DAC_CONTROL/cnt_11" BEL
        "u_TARGETX_DAC_CONTROL/cnt_12" BEL "u_TARGETX_DAC_CONTROL/cnt_13" BEL
        "u_TARGETX_DAC_CONTROL/cnt_14" BEL "u_TARGETX_DAC_CONTROL/cnt_15" BEL
        "u_TARGETX_DAC_CONTROL/cnt_16" BEL "u_TARGETX_DAC_CONTROL/cnt_17" BEL
        "u_TARGETX_DAC_CONTROL/cnt_18" BEL "u_TARGETX_DAC_CONTROL/cnt_19" BEL
        "u_TARGETX_DAC_CONTROL/cnt_20" BEL "u_TARGETX_DAC_CONTROL/cnt_21" BEL
        "u_TARGETX_DAC_CONTROL/cnt_22" BEL "u_TARGETX_DAC_CONTROL/cnt_23" BEL
        "u_TARGETX_DAC_CONTROL/cnt_24" BEL "u_TARGETX_DAC_CONTROL/cnt_25" BEL
        "u_TARGETX_DAC_CONTROL/cnt_26" BEL "u_TARGETX_DAC_CONTROL/cnt_27" BEL
        "u_TARGETX_DAC_CONTROL/cnt_28" BEL "u_TARGETX_DAC_CONTROL/cnt_29" BEL
        "u_TARGETX_DAC_CONTROL/cnt_30" BEL "u_TARGETX_DAC_CONTROL/cnt_31" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd5" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd4" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd3" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd2" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_0" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_2" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_3" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_4" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_5" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_6" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_7" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_8" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_9" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_10" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_11" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_12" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_13" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_14" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_15" BEL
        "u_TARGETX_DAC_CONTROL/PCLK_i" BEL "u_TARGETX_DAC_CONTROL/busy" BEL
        "u_TARGETX_DAC_CONTROL/SIN_i" BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL "inst_mpc_adc/clkCounter_0" BEL "inst_mpc_adc/clkCounter_1" BEL
        "inst_mpc_adc/clkCounter_2" BEL "inst_mpc_adc/clkCounter_3" BEL
        "inst_mpc_adc/clkCounter_4" BEL "inst_mpc_adc/clkCounter_5" BEL
        "inst_mpc_adc/clkCounter_6" BEL "inst_mpc_adc/clkCounter_7" BEL
        "inst_mpc_adc/clkCounter_8" BEL "inst_mpc_adc/clkCounter_9" BEL
        "inst_mpc_adc/clkCounter_10" BEL "inst_mpc_adc/i_runADC" BEL
        "inst_pulse_extent/i_state" BEL "inst_pulse_extent/i_extended" BEL
        "inst_pulse_extent/i_counter_0" BEL "inst_pulse_extent/i_counter_1"
        BEL "inst_pulse_extent/i_counter_2" BEL
        "inst_pulse_extent/i_counter_3" BEL "inst_pulse_extent/i_counter_4"
        BEL "inst_pulse_extent/i_counter_5" BEL
        "inst_pulse_extent/i_counter_6" BEL "inst_pulse_extent/i_counter_7"
        BEL "inst_pulse_extent/i_counter_8" BEL
        "inst_pulse_extent/i_counter_9" BEL "inst_pulse_extent/i_counter_10"
        BEL "inst_pulse_extent/i_counter_11" BEL
        "inst_pulse_extent/i_counter_12" BEL "inst_pulse_extent/i_counter_13"
        BEL "inst_pulse_extent/i_counter_14" BEL
        "inst_pulse_extent/i_counter_15" BEL "inst_pulse_extent/i_counter_16"
        BEL "inst_pulse_extent/i_counter_17" BEL
        "inst_pulse_extent/i_counter_18" BEL "inst_pulse_extent/i_counter_19"
        BEL "inst_pulse_extent/i_counter_20" BEL
        "inst_pulse_extent/i_counter_21" BEL "inst_pulse_extent/i_counter_22"
        BEL "inst_pulse_extent/i_counter_23" BEL
        "inst_pulse_extent/i_counter_24" BEL "inst_pulse_extent/i_counter_25"
        BEL "inst_pulse_extent/i_counter_26" BEL
        "inst_pulse_extent/i_counter_27" BEL "inst_pulse_extent/i_counter_28"
        BEL "inst_pulse_extent/i_counter_29" BEL
        "inst_pulse_extent/i_counter_30" BEL "inst_pulse_extent/i_counter_31"
        BEL "inst_pulse_extent/inst_input_edge/i_signal" BEL
        "inst_pulse_extent/inst_input_edge/OUT_RISING" BEL "FDCE_inst_rx_trig"
        BEL "gen_TDC_AMUX_S[0].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[1].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[2].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[3].TOP_TDC_AMUX_S" BEL
        "gen_TOP_AMUX_S[0].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[1].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[2].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[3].TOP_AMUX_FDCE" BEL "FDCE_inst_extrig" BEL
        "FDCE_inst_tx_trig" BEL "FDCE_inst_extrig_LED" BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18_pins<29>"
        PIN "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>";
TIMEGRP FPGA_CLK = BEL "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_1" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_2" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_3" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_4" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_5" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_1" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_2" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_3" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_4" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_5" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_1" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_2" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_3" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_4" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_5" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_1" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_2" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_3" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_4" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_5" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_1" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_2" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_3" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_4" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_5" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_1" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_2" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_3" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_4" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_5" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_1" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_2" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_3" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_4" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_5" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_1" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_2" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_3" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_4" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_5" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_1" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_2" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_3" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_4" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_5" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_1" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_2" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_3" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_4" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL "klm_scrod_trig_interface/FDSE_inst_b2tt_runreset" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_0" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_1" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_2" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_clkout" BEL
        "u_ethernet_readout_interface/internal_RR_175_0" BEL
        "u_ethernet_readout_interface/internal_RR_175_1" BEL
        "u_ethernet_readout_interface/internal_RR_175_2" BEL
        "u_ethernet_readout_interface/internal_RR_175_3" BEL
        "u_ethernet_readout_interface/internal_RR_175_4" BEL
        "u_ethernet_readout_interface/internal_RR_175_5" BEL
        "u_ethernet_readout_interface/internal_RR_175_6" BEL
        "u_ethernet_readout_interface/internal_RR_175_7" BEL
        "u_ethernet_readout_interface/internal_RR_175_8" BEL
        "u_ethernet_readout_interface/internal_RR_175_9" BEL
        "u_ethernet_readout_interface/internal_RR_175_10" BEL
        "u_ethernet_readout_interface/internal_RR_175_11" BEL
        "u_ethernet_readout_interface/internal_RR_175_12" BEL
        "u_ethernet_readout_interface/internal_RR_175_13" BEL
        "u_ethernet_readout_interface/internal_RR_175_14" BEL
        "u_ethernet_readout_interface/internal_RR_177_0" BEL
        "u_ethernet_readout_interface/internal_RR_177_1" BEL
        "u_ethernet_readout_interface/internal_RR_177_2" BEL
        "u_ethernet_readout_interface/internal_RR_177_3" BEL
        "u_ethernet_readout_interface/internal_RR_177_4" BEL
        "u_ethernet_readout_interface/internal_RR_177_5" BEL
        "u_ethernet_readout_interface/internal_RR_177_6" BEL
        "u_ethernet_readout_interface/internal_RR_177_7" BEL
        "u_ethernet_readout_interface/internal_RR_177_8" BEL
        "u_ethernet_readout_interface/internal_RR_177_9" BEL
        "u_ethernet_readout_interface/internal_RR_177_10" BEL
        "u_ethernet_readout_interface/internal_RR_177_11" BEL
        "u_ethernet_readout_interface/internal_RR_177_12" BEL
        "u_ethernet_readout_interface/internal_RR_177_13" BEL
        "u_ethernet_readout_interface/internal_RR_177_14" BEL
        "u_ethernet_readout_interface/internal_RR_176_0" BEL
        "u_ethernet_readout_interface/internal_RR_176_1" BEL
        "u_ethernet_readout_interface/internal_RR_176_2" BEL
        "u_ethernet_readout_interface/internal_RR_176_3" BEL
        "u_ethernet_readout_interface/internal_RR_176_4" BEL
        "u_ethernet_readout_interface/internal_RR_176_5" BEL
        "u_ethernet_readout_interface/internal_RR_176_6" BEL
        "u_ethernet_readout_interface/internal_RR_176_7" BEL
        "u_ethernet_readout_interface/internal_RR_176_8" BEL
        "u_ethernet_readout_interface/internal_RR_176_9" BEL
        "u_ethernet_readout_interface/internal_RR_176_10" BEL
        "u_ethernet_readout_interface/internal_RR_176_11" BEL
        "u_ethernet_readout_interface/internal_RR_176_12" BEL
        "u_ethernet_readout_interface/internal_RR_176_13" BEL
        "u_ethernet_readout_interface/internal_RR_176_14" BEL
        "u_ethernet_readout_interface/internal_RR_174_0" BEL
        "u_ethernet_readout_interface/internal_RR_174_1" BEL
        "u_ethernet_readout_interface/internal_RR_174_2" BEL
        "u_ethernet_readout_interface/internal_RR_174_3" BEL
        "u_ethernet_readout_interface/internal_RR_174_4" BEL
        "u_ethernet_readout_interface/internal_RR_174_5" BEL
        "u_ethernet_readout_interface/internal_RR_174_6" BEL
        "u_ethernet_readout_interface/internal_RR_174_7" BEL
        "u_ethernet_readout_interface/internal_RR_174_8" BEL
        "u_ethernet_readout_interface/internal_RR_174_9" BEL
        "u_ethernet_readout_interface/internal_RR_174_10" BEL
        "u_ethernet_readout_interface/internal_RR_174_11" BEL
        "u_ethernet_readout_interface/internal_RR_174_12" BEL
        "u_ethernet_readout_interface/internal_RR_174_13" BEL
        "u_ethernet_readout_interface/internal_RR_174_14" BEL
        "u_ethernet_readout_interface/internal_RR_173_0" BEL
        "u_ethernet_readout_interface/internal_RR_173_1" BEL
        "u_ethernet_readout_interface/internal_RR_173_2" BEL
        "u_ethernet_readout_interface/internal_RR_173_3" BEL
        "u_ethernet_readout_interface/internal_RR_173_4" BEL
        "u_ethernet_readout_interface/internal_RR_173_5" BEL
        "u_ethernet_readout_interface/internal_RR_173_6" BEL
        "u_ethernet_readout_interface/internal_RR_173_7" BEL
        "u_ethernet_readout_interface/internal_RR_173_8" BEL
        "u_ethernet_readout_interface/internal_RR_173_9" BEL
        "u_ethernet_readout_interface/internal_RR_173_10" BEL
        "u_ethernet_readout_interface/internal_RR_173_11" BEL
        "u_ethernet_readout_interface/internal_RR_173_12" BEL
        "u_ethernet_readout_interface/internal_RR_173_13" BEL
        "u_ethernet_readout_interface/internal_RR_173_14" BEL
        "u_ethernet_readout_interface/internal_RR_172_0" BEL
        "u_ethernet_readout_interface/internal_RR_172_1" BEL
        "u_ethernet_readout_interface/internal_RR_172_2" BEL
        "u_ethernet_readout_interface/internal_RR_172_3" BEL
        "u_ethernet_readout_interface/internal_RR_172_4" BEL
        "u_ethernet_readout_interface/internal_RR_172_5" BEL
        "u_ethernet_readout_interface/internal_RR_172_6" BEL
        "u_ethernet_readout_interface/internal_RR_172_7" BEL
        "u_ethernet_readout_interface/internal_RR_172_8" BEL
        "u_ethernet_readout_interface/internal_RR_172_9" BEL
        "u_ethernet_readout_interface/internal_RR_172_10" BEL
        "u_ethernet_readout_interface/internal_RR_172_11" BEL
        "u_ethernet_readout_interface/internal_RR_172_12" BEL
        "u_ethernet_readout_interface/internal_RR_172_13" BEL
        "u_ethernet_readout_interface/internal_RR_172_14" BEL
        "u_ethernet_readout_interface/internal_RR_171_0" BEL
        "u_ethernet_readout_interface/internal_RR_171_1" BEL
        "u_ethernet_readout_interface/internal_RR_171_2" BEL
        "u_ethernet_readout_interface/internal_RR_171_3" BEL
        "u_ethernet_readout_interface/internal_RR_171_4" BEL
        "u_ethernet_readout_interface/internal_RR_171_5" BEL
        "u_ethernet_readout_interface/internal_RR_171_6" BEL
        "u_ethernet_readout_interface/internal_RR_171_7" BEL
        "u_ethernet_readout_interface/internal_RR_171_8" BEL
        "u_ethernet_readout_interface/internal_RR_171_9" BEL
        "u_ethernet_readout_interface/internal_RR_171_10" BEL
        "u_ethernet_readout_interface/internal_RR_171_11" BEL
        "u_ethernet_readout_interface/internal_RR_171_12" BEL
        "u_ethernet_readout_interface/internal_RR_171_13" BEL
        "u_ethernet_readout_interface/internal_RR_171_14" BEL
        "u_ethernet_readout_interface/internal_RR_170_0" BEL
        "u_ethernet_readout_interface/internal_RR_170_1" BEL
        "u_ethernet_readout_interface/internal_RR_170_2" BEL
        "u_ethernet_readout_interface/internal_RR_170_3" BEL
        "u_ethernet_readout_interface/internal_RR_170_4" BEL
        "u_ethernet_readout_interface/internal_RR_170_5" BEL
        "u_ethernet_readout_interface/internal_RR_170_6" BEL
        "u_ethernet_readout_interface/internal_RR_170_7" BEL
        "u_ethernet_readout_interface/internal_RR_170_8" BEL
        "u_ethernet_readout_interface/internal_RR_170_9" BEL
        "u_ethernet_readout_interface/internal_RR_170_10" BEL
        "u_ethernet_readout_interface/internal_RR_170_11" BEL
        "u_ethernet_readout_interface/internal_RR_170_12" BEL
        "u_ethernet_readout_interface/internal_RR_170_13" BEL
        "u_ethernet_readout_interface/internal_RR_170_14" BEL
        "u_ethernet_readout_interface/internal_RR_169_0" BEL
        "u_ethernet_readout_interface/internal_RR_169_1" BEL
        "u_ethernet_readout_interface/internal_RR_169_2" BEL
        "u_ethernet_readout_interface/internal_RR_169_3" BEL
        "u_ethernet_readout_interface/internal_RR_169_4" BEL
        "u_ethernet_readout_interface/internal_RR_169_5" BEL
        "u_ethernet_readout_interface/internal_RR_169_6" BEL
        "u_ethernet_readout_interface/internal_RR_169_7" BEL
        "u_ethernet_readout_interface/internal_RR_169_8" BEL
        "u_ethernet_readout_interface/internal_RR_169_9" BEL
        "u_ethernet_readout_interface/internal_RR_169_10" BEL
        "u_ethernet_readout_interface/internal_RR_169_11" BEL
        "u_ethernet_readout_interface/internal_RR_169_12" BEL
        "u_ethernet_readout_interface/internal_RR_169_13" BEL
        "u_ethernet_readout_interface/internal_RR_169_14" BEL
        "u_ethernet_readout_interface/internal_RR_168_0" BEL
        "u_ethernet_readout_interface/internal_RR_168_1" BEL
        "u_ethernet_readout_interface/internal_RR_168_2" BEL
        "u_ethernet_readout_interface/internal_RR_168_3" BEL
        "u_ethernet_readout_interface/internal_RR_168_4" BEL
        "u_ethernet_readout_interface/internal_RR_168_5" BEL
        "u_ethernet_readout_interface/internal_RR_168_6" BEL
        "u_ethernet_readout_interface/internal_RR_168_7" BEL
        "u_ethernet_readout_interface/internal_RR_168_8" BEL
        "u_ethernet_readout_interface/internal_RR_168_9" BEL
        "u_ethernet_readout_interface/internal_RR_168_10" BEL
        "u_ethernet_readout_interface/internal_RR_168_11" BEL
        "u_ethernet_readout_interface/internal_RR_168_12" BEL
        "u_ethernet_readout_interface/internal_RR_168_13" BEL
        "u_ethernet_readout_interface/internal_RR_168_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_0" BEL
        "u_ethernet_readout_interface/internal_RR_147_1" BEL
        "u_ethernet_readout_interface/internal_RR_147_2" BEL
        "u_ethernet_readout_interface/internal_RR_147_3" BEL
        "u_ethernet_readout_interface/internal_RR_147_4" BEL
        "u_ethernet_readout_interface/internal_RR_147_5" BEL
        "u_ethernet_readout_interface/internal_RR_147_6" BEL
        "u_ethernet_readout_interface/internal_RR_147_7" BEL
        "u_ethernet_readout_interface/internal_RR_147_8" BEL
        "u_ethernet_readout_interface/internal_RR_147_9" BEL
        "u_ethernet_readout_interface/internal_RR_147_10" BEL
        "u_ethernet_readout_interface/internal_RR_147_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_12" BEL
        "u_ethernet_readout_interface/internal_RR_147_13" BEL
        "u_ethernet_readout_interface/internal_RR_147_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_15" BEL
        "u_ethernet_readout_interface/internal_RR_146_0" BEL
        "u_ethernet_readout_interface/internal_RR_146_1" BEL
        "u_ethernet_readout_interface/internal_RR_146_2" BEL
        "u_ethernet_readout_interface/internal_RR_146_3" BEL
        "u_ethernet_readout_interface/internal_RR_146_4" BEL
        "u_ethernet_readout_interface/internal_RR_146_5" BEL
        "u_ethernet_readout_interface/internal_RR_146_6" BEL
        "u_ethernet_readout_interface/internal_RR_146_7" BEL
        "u_ethernet_readout_interface/internal_RR_146_8" BEL
        "u_ethernet_readout_interface/internal_RR_146_9" BEL
        "u_ethernet_readout_interface/internal_RR_146_10" BEL
        "u_ethernet_readout_interface/internal_RR_146_11" BEL
        "u_ethernet_readout_interface/internal_RR_146_12" BEL
        "u_ethernet_readout_interface/internal_RR_146_13" BEL
        "u_ethernet_readout_interface/internal_RR_146_14" BEL
        "u_ethernet_readout_interface/internal_RR_146_15" BEL
        "u_ethernet_readout_interface/internal_RR_145_0" BEL
        "u_ethernet_readout_interface/internal_RR_145_1" BEL
        "u_ethernet_readout_interface/internal_RR_145_2" BEL
        "u_ethernet_readout_interface/internal_RR_145_3" BEL
        "u_ethernet_readout_interface/internal_RR_145_4" BEL
        "u_ethernet_readout_interface/internal_RR_145_5" BEL
        "u_ethernet_readout_interface/internal_RR_145_6" BEL
        "u_ethernet_readout_interface/internal_RR_145_7" BEL
        "u_ethernet_readout_interface/internal_RR_145_8" BEL
        "u_ethernet_readout_interface/internal_RR_145_9" BEL
        "u_ethernet_readout_interface/internal_RR_145_10" BEL
        "u_ethernet_readout_interface/internal_RR_145_11" BEL
        "u_ethernet_readout_interface/internal_RR_145_12" BEL
        "u_ethernet_readout_interface/internal_RR_145_13" BEL
        "u_ethernet_readout_interface/internal_RR_145_14" BEL
        "u_ethernet_readout_interface/internal_RR_145_15" BEL
        "u_ethernet_readout_interface/internal_RR_144_0" BEL
        "u_ethernet_readout_interface/internal_RR_144_1" BEL
        "u_ethernet_readout_interface/internal_RR_144_2" BEL
        "u_ethernet_readout_interface/internal_RR_144_3" BEL
        "u_ethernet_readout_interface/internal_RR_144_4" BEL
        "u_ethernet_readout_interface/internal_RR_144_5" BEL
        "u_ethernet_readout_interface/internal_RR_144_6" BEL
        "u_ethernet_readout_interface/internal_RR_144_7" BEL
        "u_ethernet_readout_interface/internal_RR_144_8" BEL
        "u_ethernet_readout_interface/internal_RR_144_9" BEL
        "u_ethernet_readout_interface/internal_RR_144_10" BEL
        "u_ethernet_readout_interface/internal_RR_144_11" BEL
        "u_ethernet_readout_interface/internal_RR_144_12" BEL
        "u_ethernet_readout_interface/internal_RR_144_13" BEL
        "u_ethernet_readout_interface/internal_RR_144_14" BEL
        "u_ethernet_readout_interface/internal_RR_144_15" BEL
        "u_ethernet_readout_interface/internal_RR_143_0" BEL
        "u_ethernet_readout_interface/internal_RR_143_1" BEL
        "u_ethernet_readout_interface/internal_RR_143_2" BEL
        "u_ethernet_readout_interface/internal_RR_143_3" BEL
        "u_ethernet_readout_interface/internal_RR_143_4" BEL
        "u_ethernet_readout_interface/internal_RR_143_5" BEL
        "u_ethernet_readout_interface/internal_RR_143_6" BEL
        "u_ethernet_readout_interface/internal_RR_143_7" BEL
        "u_ethernet_readout_interface/internal_RR_143_8" BEL
        "u_ethernet_readout_interface/internal_RR_143_9" BEL
        "u_ethernet_readout_interface/internal_RR_143_10" BEL
        "u_ethernet_readout_interface/internal_RR_143_11" BEL
        "u_ethernet_readout_interface/internal_RR_143_12" BEL
        "u_ethernet_readout_interface/internal_RR_143_13" BEL
        "u_ethernet_readout_interface/internal_RR_143_14" BEL
        "u_ethernet_readout_interface/internal_RR_143_15" BEL
        "u_ethernet_readout_interface/internal_RR_142_0" BEL
        "u_ethernet_readout_interface/internal_RR_142_1" BEL
        "u_ethernet_readout_interface/internal_RR_142_2" BEL
        "u_ethernet_readout_interface/internal_RR_142_3" BEL
        "u_ethernet_readout_interface/internal_RR_142_4" BEL
        "u_ethernet_readout_interface/internal_RR_142_5" BEL
        "u_ethernet_readout_interface/internal_RR_142_6" BEL
        "u_ethernet_readout_interface/internal_RR_142_7" BEL
        "u_ethernet_readout_interface/internal_RR_142_8" BEL
        "u_ethernet_readout_interface/internal_RR_142_9" BEL
        "u_ethernet_readout_interface/internal_RR_142_10" BEL
        "u_ethernet_readout_interface/internal_RR_142_11" BEL
        "u_ethernet_readout_interface/internal_RR_142_12" BEL
        "u_ethernet_readout_interface/internal_RR_142_13" BEL
        "u_ethernet_readout_interface/internal_RR_142_14" BEL
        "u_ethernet_readout_interface/internal_RR_142_15" BEL
        "u_ethernet_readout_interface/internal_RR_141_0" BEL
        "u_ethernet_readout_interface/internal_RR_141_1" BEL
        "u_ethernet_readout_interface/internal_RR_141_2" BEL
        "u_ethernet_readout_interface/internal_RR_141_3" BEL
        "u_ethernet_readout_interface/internal_RR_141_4" BEL
        "u_ethernet_readout_interface/internal_RR_141_5" BEL
        "u_ethernet_readout_interface/internal_RR_141_6" BEL
        "u_ethernet_readout_interface/internal_RR_141_7" BEL
        "u_ethernet_readout_interface/internal_RR_141_8" BEL
        "u_ethernet_readout_interface/internal_RR_141_9" BEL
        "u_ethernet_readout_interface/internal_RR_141_10" BEL
        "u_ethernet_readout_interface/internal_RR_141_11" BEL
        "u_ethernet_readout_interface/internal_RR_141_12" BEL
        "u_ethernet_readout_interface/internal_RR_141_13" BEL
        "u_ethernet_readout_interface/internal_RR_141_14" BEL
        "u_ethernet_readout_interface/internal_RR_141_15" BEL
        "u_ethernet_readout_interface/internal_RR_140_0" BEL
        "u_ethernet_readout_interface/internal_RR_140_1" BEL
        "u_ethernet_readout_interface/internal_RR_140_2" BEL
        "u_ethernet_readout_interface/internal_RR_140_3" BEL
        "u_ethernet_readout_interface/internal_RR_140_4" BEL
        "u_ethernet_readout_interface/internal_RR_140_5" BEL
        "u_ethernet_readout_interface/internal_RR_140_6" BEL
        "u_ethernet_readout_interface/internal_RR_140_7" BEL
        "u_ethernet_readout_interface/internal_RR_140_8" BEL
        "u_ethernet_readout_interface/internal_RR_140_9" BEL
        "u_ethernet_readout_interface/internal_RR_140_10" BEL
        "u_ethernet_readout_interface/internal_RR_140_11" BEL
        "u_ethernet_readout_interface/internal_RR_140_12" BEL
        "u_ethernet_readout_interface/internal_RR_140_13" BEL
        "u_ethernet_readout_interface/internal_RR_140_14" BEL
        "u_ethernet_readout_interface/internal_RR_140_15" BEL
        "u_ethernet_readout_interface/internal_RR_139_0" BEL
        "u_ethernet_readout_interface/internal_RR_139_1" BEL
        "u_ethernet_readout_interface/internal_RR_139_2" BEL
        "u_ethernet_readout_interface/internal_RR_139_3" BEL
        "u_ethernet_readout_interface/internal_RR_139_4" BEL
        "u_ethernet_readout_interface/internal_RR_139_5" BEL
        "u_ethernet_readout_interface/internal_RR_139_6" BEL
        "u_ethernet_readout_interface/internal_RR_139_7" BEL
        "u_ethernet_readout_interface/internal_RR_139_8" BEL
        "u_ethernet_readout_interface/internal_RR_139_9" BEL
        "u_ethernet_readout_interface/internal_RR_139_10" BEL
        "u_ethernet_readout_interface/internal_RR_139_11" BEL
        "u_ethernet_readout_interface/internal_RR_139_12" BEL
        "u_ethernet_readout_interface/internal_RR_139_13" BEL
        "u_ethernet_readout_interface/internal_RR_139_14" BEL
        "u_ethernet_readout_interface/internal_RR_139_15" BEL
        "u_ethernet_readout_interface/internal_RR_138_0" BEL
        "u_ethernet_readout_interface/internal_RR_138_1" BEL
        "u_ethernet_readout_interface/internal_RR_138_2" BEL
        "u_ethernet_readout_interface/internal_RR_138_3" BEL
        "u_ethernet_readout_interface/internal_RR_138_4" BEL
        "u_ethernet_readout_interface/internal_RR_138_5" BEL
        "u_ethernet_readout_interface/internal_RR_138_6" BEL
        "u_ethernet_readout_interface/internal_RR_138_7" BEL
        "u_ethernet_readout_interface/internal_RR_138_8" BEL
        "u_ethernet_readout_interface/internal_RR_138_9" BEL
        "u_ethernet_readout_interface/internal_RR_138_10" BEL
        "u_ethernet_readout_interface/internal_RR_138_11" BEL
        "u_ethernet_readout_interface/internal_RR_138_12" BEL
        "u_ethernet_readout_interface/internal_RR_138_13" BEL
        "u_ethernet_readout_interface/internal_RR_138_14" BEL
        "u_ethernet_readout_interface/internal_RR_138_15" BEL
        "u_ethernet_readout_interface/internal_RR_128_1" BEL
        "u_ethernet_readout_interface/internal_RR_128_2" BEL
        "u_ethernet_readout_interface/internal_RR_128_3" BEL
        "u_ethernet_readout_interface/internal_RR_128_4" BEL
        "u_ethernet_readout_interface/internal_RR_128_5" BEL
        "u_ethernet_readout_interface/internal_RR_128_6" BEL
        "u_ethernet_readout_interface/internal_RR_128_7" BEL
        "u_ethernet_readout_interface/internal_RR_128_8" BEL
        "u_ethernet_readout_interface/mppc_dac_busy_i" BEL
        "u_ethernet_readout_interface/tx_dac_busy_i" BEL
        "u_ethernet_readout_interface/clk_en_cal" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_0" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_1" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_2" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_3" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_4" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_5" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_6" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_7" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_8" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_9" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_10" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_11" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_12" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_13" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_14" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_15" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_16" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_17" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_18" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_19" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_20" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_21" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_22" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_23" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_24" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_25" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_26" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_27" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_28" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_29" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_30" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_31" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_15" BEL
        "u_ethernet_readout_interface/rcl_asic_num_0" BEL
        "u_ethernet_readout_interface/rcl_asic_num_1" BEL
        "u_ethernet_readout_interface/rcl_asic_num_2" BEL
        "u_ethernet_readout_interface/rcl_asic_num_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_0" BEL
        "u_ethernet_readout_interface/stat_cnt_end_1" BEL
        "u_ethernet_readout_interface/stat_cnt_end_2" BEL
        "u_ethernet_readout_interface/stat_cnt_end_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_4" BEL
        "u_ethernet_readout_interface/stat_cnt_end_5" BEL
        "u_ethernet_readout_interface/stat_cnt_end_6" BEL
        "u_ethernet_readout_interface/stat_cnt_end_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_0" BEL
        "u_ethernet_readout_interface/scalers_max_9_1" BEL
        "u_ethernet_readout_interface/scalers_max_9_2" BEL
        "u_ethernet_readout_interface/scalers_max_9_3" BEL
        "u_ethernet_readout_interface/scalers_max_9_4" BEL
        "u_ethernet_readout_interface/scalers_max_9_5" BEL
        "u_ethernet_readout_interface/scalers_max_9_6" BEL
        "u_ethernet_readout_interface/scalers_max_9_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_8" BEL
        "u_ethernet_readout_interface/scalers_max_9_9" BEL
        "u_ethernet_readout_interface/scalers_max_9_10" BEL
        "u_ethernet_readout_interface/scalers_max_9_11" BEL
        "u_ethernet_readout_interface/scalers_max_9_12" BEL
        "u_ethernet_readout_interface/scalers_max_9_13" BEL
        "u_ethernet_readout_interface/scalers_max_9_14" BEL
        "u_ethernet_readout_interface/scalers_max_9_15" BEL
        "u_ethernet_readout_interface/scalers_max_9_16" BEL
        "u_ethernet_readout_interface/scalers_max_9_17" BEL
        "u_ethernet_readout_interface/scalers_max_9_18" BEL
        "u_ethernet_readout_interface/scalers_max_9_19" BEL
        "u_ethernet_readout_interface/scalers_max_9_20" BEL
        "u_ethernet_readout_interface/scalers_max_9_21" BEL
        "u_ethernet_readout_interface/scalers_max_9_22" BEL
        "u_ethernet_readout_interface/scalers_max_9_23" BEL
        "u_ethernet_readout_interface/scalers_max_9_24" BEL
        "u_ethernet_readout_interface/scalers_max_9_25" BEL
        "u_ethernet_readout_interface/scalers_max_9_26" BEL
        "u_ethernet_readout_interface/scalers_max_9_27" BEL
        "u_ethernet_readout_interface/scalers_max_9_28" BEL
        "u_ethernet_readout_interface/scalers_max_9_29" BEL
        "u_ethernet_readout_interface/scalers_max_9_30" BEL
        "u_ethernet_readout_interface/scalers_max_9_31" BEL
        "u_ethernet_readout_interface/scalers_max_8_0" BEL
        "u_ethernet_readout_interface/scalers_max_8_1" BEL
        "u_ethernet_readout_interface/scalers_max_8_2" BEL
        "u_ethernet_readout_interface/scalers_max_8_3" BEL
        "u_ethernet_readout_interface/scalers_max_8_4" BEL
        "u_ethernet_readout_interface/scalers_max_8_5" BEL
        "u_ethernet_readout_interface/scalers_max_8_6" BEL
        "u_ethernet_readout_interface/scalers_max_8_7" BEL
        "u_ethernet_readout_interface/scalers_max_8_8" BEL
        "u_ethernet_readout_interface/scalers_max_8_9" BEL
        "u_ethernet_readout_interface/scalers_max_8_10" BEL
        "u_ethernet_readout_interface/scalers_max_8_11" BEL
        "u_ethernet_readout_interface/scalers_max_8_12" BEL
        "u_ethernet_readout_interface/scalers_max_8_13" BEL
        "u_ethernet_readout_interface/scalers_max_8_14" BEL
        "u_ethernet_readout_interface/scalers_max_8_15" BEL
        "u_ethernet_readout_interface/scalers_max_8_16" BEL
        "u_ethernet_readout_interface/scalers_max_8_17" BEL
        "u_ethernet_readout_interface/scalers_max_8_18" BEL
        "u_ethernet_readout_interface/scalers_max_8_19" BEL
        "u_ethernet_readout_interface/scalers_max_8_20" BEL
        "u_ethernet_readout_interface/scalers_max_8_21" BEL
        "u_ethernet_readout_interface/scalers_max_8_22" BEL
        "u_ethernet_readout_interface/scalers_max_8_23" BEL
        "u_ethernet_readout_interface/scalers_max_8_24" BEL
        "u_ethernet_readout_interface/scalers_max_8_25" BEL
        "u_ethernet_readout_interface/scalers_max_8_26" BEL
        "u_ethernet_readout_interface/scalers_max_8_27" BEL
        "u_ethernet_readout_interface/scalers_max_8_28" BEL
        "u_ethernet_readout_interface/scalers_max_8_29" BEL
        "u_ethernet_readout_interface/scalers_max_8_30" BEL
        "u_ethernet_readout_interface/scalers_max_7_0" BEL
        "u_ethernet_readout_interface/scalers_max_7_1" BEL
        "u_ethernet_readout_interface/scalers_max_7_2" BEL
        "u_ethernet_readout_interface/scalers_max_7_3" BEL
        "u_ethernet_readout_interface/scalers_max_7_4" BEL
        "u_ethernet_readout_interface/scalers_max_7_5" BEL
        "u_ethernet_readout_interface/scalers_max_7_6" BEL
        "u_ethernet_readout_interface/scalers_max_7_7" BEL
        "u_ethernet_readout_interface/scalers_max_7_8" BEL
        "u_ethernet_readout_interface/scalers_max_7_9" BEL
        "u_ethernet_readout_interface/scalers_max_7_10" BEL
        "u_ethernet_readout_interface/scalers_max_7_11" BEL
        "u_ethernet_readout_interface/scalers_max_7_12" BEL
        "u_ethernet_readout_interface/scalers_max_7_13" BEL
        "u_ethernet_readout_interface/scalers_max_7_14" BEL
        "u_ethernet_readout_interface/scalers_max_7_15" BEL
        "u_ethernet_readout_interface/scalers_max_7_16" BEL
        "u_ethernet_readout_interface/scalers_max_7_17" BEL
        "u_ethernet_readout_interface/scalers_max_7_18" BEL
        "u_ethernet_readout_interface/scalers_max_7_19" BEL
        "u_ethernet_readout_interface/scalers_max_7_20" BEL
        "u_ethernet_readout_interface/scalers_max_7_21" BEL
        "u_ethernet_readout_interface/scalers_max_7_22" BEL
        "u_ethernet_readout_interface/scalers_max_7_23" BEL
        "u_ethernet_readout_interface/scalers_max_7_24" BEL
        "u_ethernet_readout_interface/scalers_max_7_25" BEL
        "u_ethernet_readout_interface/scalers_max_7_26" BEL
        "u_ethernet_readout_interface/scalers_max_7_27" BEL
        "u_ethernet_readout_interface/scalers_max_7_28" BEL
        "u_ethernet_readout_interface/scalers_max_7_29" BEL
        "u_ethernet_readout_interface/scalers_max_7_30" BEL
        "u_ethernet_readout_interface/scalers_max_6_0" BEL
        "u_ethernet_readout_interface/scalers_max_6_1" BEL
        "u_ethernet_readout_interface/scalers_max_6_2" BEL
        "u_ethernet_readout_interface/scalers_max_6_3" BEL
        "u_ethernet_readout_interface/scalers_max_6_4" BEL
        "u_ethernet_readout_interface/scalers_max_6_5" BEL
        "u_ethernet_readout_interface/scalers_max_6_6" BEL
        "u_ethernet_readout_interface/scalers_max_6_7" BEL
        "u_ethernet_readout_interface/scalers_max_6_8" BEL
        "u_ethernet_readout_interface/scalers_max_6_9" BEL
        "u_ethernet_readout_interface/scalers_max_6_10" BEL
        "u_ethernet_readout_interface/scalers_max_6_11" BEL
        "u_ethernet_readout_interface/scalers_max_6_12" BEL
        "u_ethernet_readout_interface/scalers_max_6_13" BEL
        "u_ethernet_readout_interface/scalers_max_6_14" BEL
        "u_ethernet_readout_interface/scalers_max_6_15" BEL
        "u_ethernet_readout_interface/scalers_max_6_16" BEL
        "u_ethernet_readout_interface/scalers_max_6_17" BEL
        "u_ethernet_readout_interface/scalers_max_6_18" BEL
        "u_ethernet_readout_interface/scalers_max_6_19" BEL
        "u_ethernet_readout_interface/scalers_max_6_20" BEL
        "u_ethernet_readout_interface/scalers_max_6_21" BEL
        "u_ethernet_readout_interface/scalers_max_6_22" BEL
        "u_ethernet_readout_interface/scalers_max_6_23" BEL
        "u_ethernet_readout_interface/scalers_max_6_24" BEL
        "u_ethernet_readout_interface/scalers_max_6_25" BEL
        "u_ethernet_readout_interface/scalers_max_6_26" BEL
        "u_ethernet_readout_interface/scalers_max_6_27" BEL
        "u_ethernet_readout_interface/scalers_max_6_28" BEL
        "u_ethernet_readout_interface/scalers_max_6_29" BEL
        "u_ethernet_readout_interface/scalers_max_6_30" BEL
        "u_ethernet_readout_interface/scalers_max_5_0" BEL
        "u_ethernet_readout_interface/scalers_max_5_1" BEL
        "u_ethernet_readout_interface/scalers_max_5_2" BEL
        "u_ethernet_readout_interface/scalers_max_5_3" BEL
        "u_ethernet_readout_interface/scalers_max_5_4" BEL
        "u_ethernet_readout_interface/scalers_max_5_5" BEL
        "u_ethernet_readout_interface/scalers_max_5_6" BEL
        "u_ethernet_readout_interface/scalers_max_5_7" BEL
        "u_ethernet_readout_interface/scalers_max_5_8" BEL
        "u_ethernet_readout_interface/scalers_max_5_9" BEL
        "u_ethernet_readout_interface/scalers_max_5_10" BEL
        "u_ethernet_readout_interface/scalers_max_5_11" BEL
        "u_ethernet_readout_interface/scalers_max_5_12" BEL
        "u_ethernet_readout_interface/scalers_max_5_13" BEL
        "u_ethernet_readout_interface/scalers_max_5_14" BEL
        "u_ethernet_readout_interface/scalers_max_5_15" BEL
        "u_ethernet_readout_interface/scalers_max_5_16" BEL
        "u_ethernet_readout_interface/scalers_max_5_17" BEL
        "u_ethernet_readout_interface/scalers_max_5_18" BEL
        "u_ethernet_readout_interface/scalers_max_5_19" BEL
        "u_ethernet_readout_interface/scalers_max_5_20" BEL
        "u_ethernet_readout_interface/scalers_max_5_21" BEL
        "u_ethernet_readout_interface/scalers_max_5_22" BEL
        "u_ethernet_readout_interface/scalers_max_5_23" BEL
        "u_ethernet_readout_interface/scalers_max_5_24" BEL
        "u_ethernet_readout_interface/scalers_max_5_25" BEL
        "u_ethernet_readout_interface/scalers_max_5_26" BEL
        "u_ethernet_readout_interface/scalers_max_5_27" BEL
        "u_ethernet_readout_interface/scalers_max_5_28" BEL
        "u_ethernet_readout_interface/scalers_max_5_29" BEL
        "u_ethernet_readout_interface/scalers_max_5_30" BEL
        "u_ethernet_readout_interface/scalers_max_4_0" BEL
        "u_ethernet_readout_interface/scalers_max_4_1" BEL
        "u_ethernet_readout_interface/scalers_max_4_2" BEL
        "u_ethernet_readout_interface/scalers_max_4_3" BEL
        "u_ethernet_readout_interface/scalers_max_4_4" BEL
        "u_ethernet_readout_interface/scalers_max_4_5" BEL
        "u_ethernet_readout_interface/scalers_max_4_6" BEL
        "u_ethernet_readout_interface/scalers_max_4_7" BEL
        "u_ethernet_readout_interface/scalers_max_4_8" BEL
        "u_ethernet_readout_interface/scalers_max_4_9" BEL
        "u_ethernet_readout_interface/scalers_max_4_10" BEL
        "u_ethernet_readout_interface/scalers_max_4_11" BEL
        "u_ethernet_readout_interface/scalers_max_4_12" BEL
        "u_ethernet_readout_interface/scalers_max_4_13" BEL
        "u_ethernet_readout_interface/scalers_max_4_14" BEL
        "u_ethernet_readout_interface/scalers_max_4_15" BEL
        "u_ethernet_readout_interface/scalers_max_4_16" BEL
        "u_ethernet_readout_interface/scalers_max_4_17" BEL
        "u_ethernet_readout_interface/scalers_max_4_18" BEL
        "u_ethernet_readout_interface/scalers_max_4_19" BEL
        "u_ethernet_readout_interface/scalers_max_4_20" BEL
        "u_ethernet_readout_interface/scalers_max_4_21" BEL
        "u_ethernet_readout_interface/scalers_max_4_22" BEL
        "u_ethernet_readout_interface/scalers_max_4_23" BEL
        "u_ethernet_readout_interface/scalers_max_4_24" BEL
        "u_ethernet_readout_interface/scalers_max_4_25" BEL
        "u_ethernet_readout_interface/scalers_max_4_26" BEL
        "u_ethernet_readout_interface/scalers_max_4_27" BEL
        "u_ethernet_readout_interface/scalers_max_4_28" BEL
        "u_ethernet_readout_interface/scalers_max_4_29" BEL
        "u_ethernet_readout_interface/scalers_max_4_30" BEL
        "u_ethernet_readout_interface/scalers_max_3_0" BEL
        "u_ethernet_readout_interface/scalers_max_3_1" BEL
        "u_ethernet_readout_interface/scalers_max_3_2" BEL
        "u_ethernet_readout_interface/scalers_max_3_3" BEL
        "u_ethernet_readout_interface/scalers_max_3_4" BEL
        "u_ethernet_readout_interface/scalers_max_3_5" BEL
        "u_ethernet_readout_interface/scalers_max_3_6" BEL
        "u_ethernet_readout_interface/scalers_max_3_7" BEL
        "u_ethernet_readout_interface/scalers_max_3_8" BEL
        "u_ethernet_readout_interface/scalers_max_3_9" BEL
        "u_ethernet_readout_interface/scalers_max_3_10" BEL
        "u_ethernet_readout_interface/scalers_max_3_11" BEL
        "u_ethernet_readout_interface/scalers_max_3_12" BEL
        "u_ethernet_readout_interface/scalers_max_3_13" BEL
        "u_ethernet_readout_interface/scalers_max_3_14" BEL
        "u_ethernet_readout_interface/scalers_max_3_15" BEL
        "u_ethernet_readout_interface/scalers_max_3_16" BEL
        "u_ethernet_readout_interface/scalers_max_3_17" BEL
        "u_ethernet_readout_interface/scalers_max_3_18" BEL
        "u_ethernet_readout_interface/scalers_max_3_19" BEL
        "u_ethernet_readout_interface/scalers_max_3_20" BEL
        "u_ethernet_readout_interface/scalers_max_3_21" BEL
        "u_ethernet_readout_interface/scalers_max_3_22" BEL
        "u_ethernet_readout_interface/scalers_max_3_23" BEL
        "u_ethernet_readout_interface/scalers_max_3_24" BEL
        "u_ethernet_readout_interface/scalers_max_3_25" BEL
        "u_ethernet_readout_interface/scalers_max_3_26" BEL
        "u_ethernet_readout_interface/scalers_max_3_27" BEL
        "u_ethernet_readout_interface/scalers_max_3_28" BEL
        "u_ethernet_readout_interface/scalers_max_3_29" BEL
        "u_ethernet_readout_interface/scalers_max_3_30" BEL
        "u_ethernet_readout_interface/scalers_max_2_0" BEL
        "u_ethernet_readout_interface/scalers_max_2_1" BEL
        "u_ethernet_readout_interface/scalers_max_2_2" BEL
        "u_ethernet_readout_interface/scalers_max_2_3" BEL
        "u_ethernet_readout_interface/scalers_max_2_4" BEL
        "u_ethernet_readout_interface/scalers_max_2_5" BEL
        "u_ethernet_readout_interface/scalers_max_2_6" BEL
        "u_ethernet_readout_interface/scalers_max_2_7" BEL
        "u_ethernet_readout_interface/scalers_max_2_8" BEL
        "u_ethernet_readout_interface/scalers_max_2_9" BEL
        "u_ethernet_readout_interface/scalers_max_2_10" BEL
        "u_ethernet_readout_interface/scalers_max_2_11" BEL
        "u_ethernet_readout_interface/scalers_max_2_12" BEL
        "u_ethernet_readout_interface/scalers_max_2_13" BEL
        "u_ethernet_readout_interface/scalers_max_2_14" BEL
        "u_ethernet_readout_interface/scalers_max_2_15" BEL
        "u_ethernet_readout_interface/scalers_max_2_16" BEL
        "u_ethernet_readout_interface/scalers_max_2_17" BEL
        "u_ethernet_readout_interface/scalers_max_2_18" BEL
        "u_ethernet_readout_interface/scalers_max_2_19" BEL
        "u_ethernet_readout_interface/scalers_max_2_20" BEL
        "u_ethernet_readout_interface/scalers_max_2_21" BEL
        "u_ethernet_readout_interface/scalers_max_2_22" BEL
        "u_ethernet_readout_interface/scalers_max_2_23" BEL
        "u_ethernet_readout_interface/scalers_max_2_24" BEL
        "u_ethernet_readout_interface/scalers_max_2_25" BEL
        "u_ethernet_readout_interface/scalers_max_2_26" BEL
        "u_ethernet_readout_interface/scalers_max_2_27" BEL
        "u_ethernet_readout_interface/scalers_max_2_28" BEL
        "u_ethernet_readout_interface/scalers_max_2_29" BEL
        "u_ethernet_readout_interface/scalers_max_2_30" BEL
        "u_ethernet_readout_interface/scalers_max_1_0" BEL
        "u_ethernet_readout_interface/scalers_max_1_1" BEL
        "u_ethernet_readout_interface/scalers_max_1_2" BEL
        "u_ethernet_readout_interface/scalers_max_1_3" BEL
        "u_ethernet_readout_interface/scalers_max_1_4" BEL
        "u_ethernet_readout_interface/scalers_max_1_5" BEL
        "u_ethernet_readout_interface/scalers_max_1_6" BEL
        "u_ethernet_readout_interface/scalers_max_1_7" BEL
        "u_ethernet_readout_interface/scalers_max_1_8" BEL
        "u_ethernet_readout_interface/scalers_max_1_9" BEL
        "u_ethernet_readout_interface/scalers_max_1_10" BEL
        "u_ethernet_readout_interface/scalers_max_1_11" BEL
        "u_ethernet_readout_interface/scalers_max_1_12" BEL
        "u_ethernet_readout_interface/scalers_max_1_13" BEL
        "u_ethernet_readout_interface/scalers_max_1_14" BEL
        "u_ethernet_readout_interface/scalers_max_1_15" BEL
        "u_ethernet_readout_interface/scalers_max_1_16" BEL
        "u_ethernet_readout_interface/scalers_max_1_17" BEL
        "u_ethernet_readout_interface/scalers_max_1_18" BEL
        "u_ethernet_readout_interface/scalers_max_1_19" BEL
        "u_ethernet_readout_interface/scalers_max_1_20" BEL
        "u_ethernet_readout_interface/scalers_max_1_21" BEL
        "u_ethernet_readout_interface/scalers_max_1_22" BEL
        "u_ethernet_readout_interface/scalers_max_1_23" BEL
        "u_ethernet_readout_interface/scalers_max_1_24" BEL
        "u_ethernet_readout_interface/scalers_max_1_25" BEL
        "u_ethernet_readout_interface/scalers_max_1_26" BEL
        "u_ethernet_readout_interface/scalers_max_1_27" BEL
        "u_ethernet_readout_interface/scalers_max_1_28" BEL
        "u_ethernet_readout_interface/scalers_max_1_29" BEL
        "u_ethernet_readout_interface/scalers_max_1_30" BEL
        "u_ethernet_readout_interface/scalers_max_0_0" BEL
        "u_ethernet_readout_interface/scalers_max_0_1" BEL
        "u_ethernet_readout_interface/scalers_max_0_2" BEL
        "u_ethernet_readout_interface/scalers_max_0_3" BEL
        "u_ethernet_readout_interface/scalers_max_0_4" BEL
        "u_ethernet_readout_interface/scalers_max_0_5" BEL
        "u_ethernet_readout_interface/scalers_max_0_6" BEL
        "u_ethernet_readout_interface/scalers_max_0_7" BEL
        "u_ethernet_readout_interface/scalers_max_0_8" BEL
        "u_ethernet_readout_interface/scalers_max_0_9" BEL
        "u_ethernet_readout_interface/scalers_max_0_10" BEL
        "u_ethernet_readout_interface/scalers_max_0_11" BEL
        "u_ethernet_readout_interface/scalers_max_0_12" BEL
        "u_ethernet_readout_interface/scalers_max_0_13" BEL
        "u_ethernet_readout_interface/scalers_max_0_14" BEL
        "u_ethernet_readout_interface/scalers_max_0_15" BEL
        "u_ethernet_readout_interface/scalers_max_0_16" BEL
        "u_ethernet_readout_interface/scalers_max_0_17" BEL
        "u_ethernet_readout_interface/scalers_max_0_18" BEL
        "u_ethernet_readout_interface/scalers_max_0_19" BEL
        "u_ethernet_readout_interface/scalers_max_0_20" BEL
        "u_ethernet_readout_interface/scalers_max_0_21" BEL
        "u_ethernet_readout_interface/scalers_max_0_22" BEL
        "u_ethernet_readout_interface/scalers_max_0_23" BEL
        "u_ethernet_readout_interface/scalers_max_0_24" BEL
        "u_ethernet_readout_interface/scalers_max_0_25" BEL
        "u_ethernet_readout_interface/scalers_max_0_26" BEL
        "u_ethernet_readout_interface/scalers_max_0_27" BEL
        "u_ethernet_readout_interface/scalers_max_0_28" BEL
        "u_ethernet_readout_interface/scalers_max_0_29" BEL
        "u_ethernet_readout_interface/scalers_max_0_30" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_6" BEL
        "u_ethernet_readout_interface/cal_start01_0" BEL
        "u_ethernet_readout_interface/cal_start01_1" BEL
        "u_ethernet_readout_interface/calfill_type" BEL
        "u_ethernet_readout_interface/calfill_mode_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_start01_0" BEL
        "u_ethernet_readout_interface/calfill_start01_1" BEL
        "u_ethernet_readout_interface/calfill_ch_mask_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_2" BEL
        "u_ethernet_readout_interface/cal_cur_TH_3" BEL
        "u_ethernet_readout_interface/cal_cur_TH_4" BEL
        "u_ethernet_readout_interface/cal_cur_TH_5" BEL
        "u_ethernet_readout_interface/cal_cur_TH_6" BEL
        "u_ethernet_readout_interface/cal_cur_TH_7" BEL
        "u_ethernet_readout_interface/cal_cur_TH_8" BEL
        "u_ethernet_readout_interface/cal_cur_TH_9" BEL
        "u_ethernet_readout_interface/cal_cur_TH_10" BEL
        "u_ethernet_readout_interface/cal_cur_TH_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_0" BEL
        "u_ethernet_readout_interface/_o32674_1" BEL
        "u_ethernet_readout_interface/_o32674_2" BEL
        "u_ethernet_readout_interface/_o32674_3" BEL
        "u_ethernet_readout_interface/_o32674_4" BEL
        "u_ethernet_readout_interface/_o32674_5" BEL
        "u_ethernet_readout_interface/_o32674_6" BEL
        "u_ethernet_readout_interface/_o32674_7" BEL
        "u_ethernet_readout_interface/_o32674_8" BEL
        "u_ethernet_readout_interface/_o32674_9" BEL
        "u_ethernet_readout_interface/_o32674_10" BEL
        "u_ethernet_readout_interface/_o32674_11" BEL
        "u_ethernet_readout_interface/_o32898_1" BEL
        "u_ethernet_readout_interface/_o32898_2" BEL
        "u_ethernet_readout_interface/_o32898_3" BEL
        "u_ethernet_readout_interface/_o32898_4" BEL
        "u_ethernet_readout_interface/_o32898_5" BEL
        "u_ethernet_readout_interface/_o32898_6" BEL
        "u_ethernet_readout_interface/_o32898_7" BEL
        "u_ethernet_readout_interface/_o32898_8" BEL
        "u_ethernet_readout_interface/_o32898_9" BEL
        "u_ethernet_readout_interface/_o32898_10" BEL
        "u_ethernet_readout_interface/_o32898_11" BEL
        "u_ethernet_readout_interface/_o33122_1" BEL
        "u_ethernet_readout_interface/_o33122_2" BEL
        "u_ethernet_readout_interface/_o33122_3" BEL
        "u_ethernet_readout_interface/_o33122_4" BEL
        "u_ethernet_readout_interface/_o33122_5" BEL
        "u_ethernet_readout_interface/_o33122_6" BEL
        "u_ethernet_readout_interface/_o33122_7" BEL
        "u_ethernet_readout_interface/_o33122_8" BEL
        "u_ethernet_readout_interface/_o33122_9" BEL
        "u_ethernet_readout_interface/_o33122_10" BEL
        "u_ethernet_readout_interface/_o33122_11" BEL
        "u_ethernet_readout_interface/_o33346_1" BEL
        "u_ethernet_readout_interface/_o33346_2" BEL
        "u_ethernet_readout_interface/_o33346_3" BEL
        "u_ethernet_readout_interface/_o33346_4" BEL
        "u_ethernet_readout_interface/_o33346_5" BEL
        "u_ethernet_readout_interface/_o33346_6" BEL
        "u_ethernet_readout_interface/_o33346_7" BEL
        "u_ethernet_readout_interface/_o33346_8" BEL
        "u_ethernet_readout_interface/_o33346_9" BEL
        "u_ethernet_readout_interface/_o33346_10" BEL
        "u_ethernet_readout_interface/_o33346_11" BEL
        "u_ethernet_readout_interface/_o33570_1" BEL
        "u_ethernet_readout_interface/_o33570_2" BEL
        "u_ethernet_readout_interface/_o33570_3" BEL
        "u_ethernet_readout_interface/_o33570_4" BEL
        "u_ethernet_readout_interface/_o33570_5" BEL
        "u_ethernet_readout_interface/_o33570_6" BEL
        "u_ethernet_readout_interface/_o33570_7" BEL
        "u_ethernet_readout_interface/_o33570_8" BEL
        "u_ethernet_readout_interface/_o33570_9" BEL
        "u_ethernet_readout_interface/_o33570_10" BEL
        "u_ethernet_readout_interface/_o33570_11" BEL
        "u_ethernet_readout_interface/_o33794_1" BEL
        "u_ethernet_readout_interface/_o33794_2" BEL
        "u_ethernet_readout_interface/_o33794_3" BEL
        "u_ethernet_readout_interface/_o33794_4" BEL
        "u_ethernet_readout_interface/_o33794_5" BEL
        "u_ethernet_readout_interface/_o33794_6" BEL
        "u_ethernet_readout_interface/_o33794_7" BEL
        "u_ethernet_readout_interface/_o33794_8" BEL
        "u_ethernet_readout_interface/_o33794_9" BEL
        "u_ethernet_readout_interface/_o33794_10" BEL
        "u_ethernet_readout_interface/_o33794_11" BEL
        "u_ethernet_readout_interface/_o34018_1" BEL
        "u_ethernet_readout_interface/_o34018_2" BEL
        "u_ethernet_readout_interface/_o34018_3" BEL
        "u_ethernet_readout_interface/_o34018_4" BEL
        "u_ethernet_readout_interface/_o34018_5" BEL
        "u_ethernet_readout_interface/_o34018_6" BEL
        "u_ethernet_readout_interface/_o34018_7" BEL
        "u_ethernet_readout_interface/_o34018_8" BEL
        "u_ethernet_readout_interface/_o34018_9" BEL
        "u_ethernet_readout_interface/_o34018_10" BEL
        "u_ethernet_readout_interface/_o34018_11" BEL
        "u_ethernet_readout_interface/_o34242_1" BEL
        "u_ethernet_readout_interface/_o34242_2" BEL
        "u_ethernet_readout_interface/_o34242_3" BEL
        "u_ethernet_readout_interface/_o34242_4" BEL
        "u_ethernet_readout_interface/_o34242_5" BEL
        "u_ethernet_readout_interface/_o34242_6" BEL
        "u_ethernet_readout_interface/_o34242_7" BEL
        "u_ethernet_readout_interface/_o34242_8" BEL
        "u_ethernet_readout_interface/_o34242_9" BEL
        "u_ethernet_readout_interface/_o34242_10" BEL
        "u_ethernet_readout_interface/_o34242_11" BEL
        "u_ethernet_readout_interface/_o34466_1" BEL
        "u_ethernet_readout_interface/_o34466_2" BEL
        "u_ethernet_readout_interface/_o34466_3" BEL
        "u_ethernet_readout_interface/_o34466_4" BEL
        "u_ethernet_readout_interface/_o34466_5" BEL
        "u_ethernet_readout_interface/_o34466_6" BEL
        "u_ethernet_readout_interface/_o34466_7" BEL
        "u_ethernet_readout_interface/_o34466_8" BEL
        "u_ethernet_readout_interface/_o34466_9" BEL
        "u_ethernet_readout_interface/_o34466_10" BEL
        "u_ethernet_readout_interface/_o34466_11" BEL
        "u_ethernet_readout_interface/_o34690_1" BEL
        "u_ethernet_readout_interface/_o34690_2" BEL
        "u_ethernet_readout_interface/_o34690_3" BEL
        "u_ethernet_readout_interface/_o34690_4" BEL
        "u_ethernet_readout_interface/_o34690_5" BEL
        "u_ethernet_readout_interface/_o34690_6" BEL
        "u_ethernet_readout_interface/_o34690_7" BEL
        "u_ethernet_readout_interface/_o34690_8" BEL
        "u_ethernet_readout_interface/_o34690_9" BEL
        "u_ethernet_readout_interface/_o34690_10" BEL
        "u_ethernet_readout_interface/_o34690_11" BEL
        "u_ethernet_readout_interface/calfill_THset_0" BEL
        "u_ethernet_readout_interface/calfill_THset_1" BEL
        "u_ethernet_readout_interface/calfill_THset_2" BEL
        "u_ethernet_readout_interface/calfill_THset_3" BEL
        "u_ethernet_readout_interface/calfill_THset_4" BEL
        "u_ethernet_readout_interface/calfill_THset_5" BEL
        "u_ethernet_readout_interface/calfill_THset_6" BEL
        "u_ethernet_readout_interface/calfill_THset_7" BEL
        "u_ethernet_readout_interface/calfill_THset_8" BEL
        "u_ethernet_readout_interface/calfill_THset_9" BEL
        "u_ethernet_readout_interface/calfill_THset_10" BEL
        "u_ethernet_readout_interface/calfill_THset_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_0" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_1" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_2" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_3" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_4" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_5" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_6" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_7" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_8" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_9" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_10" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_12" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_13" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_14" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_15" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_16" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_17" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_18" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_19" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_20" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_21" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_22" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_23" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_24" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_25" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_26" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_27" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_28" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_29" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_30" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_31" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_wr_en" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_3" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_4" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_5" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_6" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_7" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_8" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_9" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_10" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_11" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_16" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_17" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_18" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_19" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_20" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_21" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_22" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_23" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_24" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_25" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_26" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_27" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_28" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_29" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_30" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_31" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_0" BEL
        "u_ethernet_readout_interface/clk_enable_counter_1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_2" BEL
        "u_ethernet_readout_interface/clk_enable_counter_3" BEL
        "u_ethernet_readout_interface/clk_enable_counter_4" BEL
        "u_ethernet_readout_interface/clk_enable_counter_5" BEL
        "u_ethernet_readout_interface/clk_enable_counter_6" BEL
        "u_ethernet_readout_interface/clk_enable_counter_7" BEL
        "u_ethernet_readout_interface/clk_enable_counter_8" BEL
        "u_ethernet_readout_interface/clk_enable_counter_9" BEL
        "u_ethernet_readout_interface/clk_enable_counter_10" BEL
        "u_ethernet_readout_interface/clk_enable_counter_11" BEL
        "u_ethernet_readout_interface/clk_enable_counter_12" BEL
        "u_ethernet_readout_interface/stat_cnt_0" BEL
        "u_ethernet_readout_interface/stat_cnt_1" BEL
        "u_ethernet_readout_interface/stat_cnt_2" BEL
        "u_ethernet_readout_interface/stat_cnt_3" BEL
        "u_ethernet_readout_interface/stat_cnt_4" BEL
        "u_ethernet_readout_interface/stat_cnt_5" BEL
        "u_ethernet_readout_interface/stat_cnt_6" BEL
        "u_ethernet_readout_interface/stat_cnt_7" BEL
        "u_ethernet_readout_interface/stat_cnt_8" BEL
        "u_ethernet_readout_interface/stat_cnt_9" BEL
        "u_ethernet_readout_interface/stat_cnt_10" BEL
        "u_ethernet_readout_interface/stat_cnt_11" BEL
        "u_ethernet_readout_interface/stat_cnt_12" BEL
        "u_ethernet_readout_interface/stat_cnt_13" BEL
        "u_ethernet_readout_interface/stat_cnt_14" BEL
        "u_ethernet_readout_interface/stat_cnt_15" BEL
        "u_ethernet_readout_interface/stat_cnt_16" BEL
        "u_ethernet_readout_interface/stat_cnt_17" BEL
        "u_ethernet_readout_interface/stat_cnt_18" BEL
        "u_ethernet_readout_interface/stat_cnt_19" BEL
        "u_ethernet_readout_interface/stat_cnt_20" BEL
        "u_ethernet_readout_interface/stat_cnt_21" BEL
        "u_ethernet_readout_interface/stat_cnt_22" BEL
        "u_ethernet_readout_interface/stat_cnt_23" BEL
        "u_ethernet_readout_interface/stat_cnt_24" BEL
        "u_ethernet_readout_interface/stat_cnt_25" BEL
        "u_ethernet_readout_interface/stat_cnt_26" BEL
        "u_ethernet_readout_interface/stat_cnt_27" BEL
        "u_ethernet_readout_interface/stat_cnt_28" BEL
        "u_ethernet_readout_interface/stat_cnt_29" BEL
        "u_ethernet_readout_interface/stat_cnt_30" BEL
        "u_ethernet_readout_interface/stat_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_31" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd5" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_cnt_0" BEL
        "u_ethernet_readout_interface/rcl_cnt_1" BEL
        "u_ethernet_readout_interface/rcl_cnt_2" BEL
        "u_ethernet_readout_interface/rcl_cnt_3" BEL
        "u_ethernet_readout_interface/rcl_cnt_4" BEL
        "u_ethernet_readout_interface/rcl_cnt_5" BEL
        "u_ethernet_readout_interface/rcl_cnt_6" BEL
        "u_ethernet_readout_interface/rcl_cnt_7" BEL
        "u_ethernet_readout_interface/rcl_cnt_8" BEL
        "u_ethernet_readout_interface/rcl_cnt_9" BEL
        "u_ethernet_readout_interface/rcl_cnt_10" BEL
        "u_ethernet_readout_interface/rcl_cnt_11" BEL
        "u_ethernet_readout_interface/rcl_cnt_12" BEL
        "u_ethernet_readout_interface/rcl_cnt_13" BEL
        "u_ethernet_readout_interface/rcl_cnt_14" BEL
        "u_ethernet_readout_interface/rcl_cnt_15" BEL
        "u_ethernet_readout_interface/rcl_cnt_16" BEL
        "u_ethernet_readout_interface/rcl_cnt_17" BEL
        "u_ethernet_readout_interface/rcl_cnt_18" BEL
        "u_ethernet_readout_interface/rcl_cnt_19" BEL
        "u_ethernet_readout_interface/rcl_cnt_20" BEL
        "u_ethernet_readout_interface/rcl_cnt_21" BEL
        "u_ethernet_readout_interface/rcl_cnt_22" BEL
        "u_ethernet_readout_interface/rcl_cnt_23" BEL
        "u_ethernet_readout_interface/cal_cur_HV_0" BEL
        "u_ethernet_readout_interface/calfill_start" BEL
        "u_ethernet_readout_interface/calfill_HVset_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_rd_en" BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        PIN "u_COUNTER_autoinit_rcl_populate/st.DSP48E_3_pins<92>" BEL
        "u_SamplingLgc/cfg_i_0" BEL "u_SamplingLgc/cfg_i_1" BEL
        "u_SamplingLgc/sstin" BEL "u_SamplingLgc/MAIN_CNT_0" BEL
        "u_SamplingLgc/MAIN_CNT_1" BEL "u_SamplingLgc/MAIN_CNT_2" BEL
        "u_SamplingLgc/MAIN_CNT_3" BEL "u_SamplingLgc/MAIN_CNT_4" BEL
        "u_SamplingLgc/MAIN_CNT_5" BEL "u_SamplingLgc/MAIN_CNT_6" BEL
        "u_SamplingLgc/MAIN_CNT_7" BEL "u_SamplingLgc/MAIN_CNT_8" BEL
        "u_SamplingLgc/next_state_FSM_FFd1" BEL "u_SamplingLgc/clk_cntr_0" BEL
        "u_SamplingLgc/clk_cntr_1" BEL "u_SamplingLgc/wr_addrclr" BEL
        "u_SamplingLgc/trigram_wea" BEL "u_ro_simple/trig_ctime_i_0" BEL
        "u_ro_simple/trig_ctime_i_1" BEL "u_ro_simple/trig_ctime_i_2" BEL
        "u_ro_simple/trig_ctime_i_3" BEL "u_ro_simple/trig_ctime_i_4" BEL
        "u_ro_simple/trig_ctime_i_5" BEL "u_ro_simple/trig_ctime_i_6" BEL
        "u_ro_simple/trig_ctime_i_7" BEL "u_ro_simple/trig_ctime_i_8" BEL
        "u_ro_simple/trig_ctime_i_9" BEL "u_ro_simple/trig_ctime_i_10" BEL
        "u_ro_simple/trig_ctime_i_11" BEL "u_ro_simple/trig_ctime_i_12" BEL
        "u_ro_simple/trig_ctime_i_13" BEL "u_ro_simple/trig_ctime_i_14" BEL
        "u_ro_simple/trig_ctime_i_15" BEL "u_ro_simple/smp_cnt_l_0" BEL
        "u_ro_simple/smp_cnt_l_1" BEL "u_ro_simple/smp_cnt_l_2" BEL
        "u_ro_simple/smp_cnt_l_3" BEL "u_ro_simple/smp_cnt_l_4" BEL
        "u_ro_simple/smp_cnt_l_5" BEL "u_ro_simple/smp_cnt_l_6" BEL
        "u_ro_simple/smp_cnt_l_7" BEL "u_ro_simple/smp_cnt_l_8" BEL
        "u_ro_simple/trg_1" BEL "u_ro_simple/nch_0" BEL "u_ro_simple/nch_1"
        BEL "u_ro_simple/nch_2" BEL "u_ro_simple/nch_3" BEL
        "u_ro_simple/qt_din_0" BEL "u_ro_simple/qt_din_1" BEL
        "u_ro_simple/qt_din_2" BEL "u_ro_simple/qt_din_3" BEL
        "u_ro_simple/qt_din_4" BEL "u_ro_simple/qt_din_5" BEL
        "u_ro_simple/qt_din_6" BEL "u_ro_simple/qt_din_7" BEL
        "u_ro_simple/qt_din_8" BEL "u_ro_simple/qt_din_9" BEL
        "u_ro_simple/qt_din_10" BEL "u_ro_simple/qt_din_11" BEL
        "u_ro_simple/qt_din_12" BEL "u_ro_simple/qt_din_13" BEL
        "u_ro_simple/qt_din_14" BEL "u_ro_simple/qt_din_15" BEL
        "u_ro_simple/qt_din_16" BEL "u_ro_simple/qt_din_17" BEL
        "u_ro_simple/asic_no_0" BEL "u_ro_simple/asic_no_1" BEL
        "u_ro_simple/asic_no_2" BEL "u_ro_simple/asic_no_3" BEL
        "u_ro_simple/win_cnt_0" BEL "u_ro_simple/win_cnt_1" BEL
        "u_ro_simple/win_cnt_2" BEL "u_ro_simple/win_cnt_3" BEL
        "u_ro_simple/win_cnt_4" BEL "u_ro_simple/win_cnt_5" BEL
        "u_ro_simple/win_cnt_6" BEL "u_ro_simple/ro_st_FSM_FFd5" BEL
        "u_ro_simple/ro_st_FSM_FFd4" BEL "u_ro_simple/ro_st_FSM_FFd3" BEL
        "u_ro_simple/ro_st_FSM_FFd2" BEL "u_ro_simple/ro_st_FSM_FFd1" BEL
        "u_ro_simple/busy" BEL "u_ro_simple/is_first_pack" BEL
        "u_ro_simple/qt_fifo_evt_rdy" BEL "u_ro_simple/qt_wr_en" BEL
        "u_ro_simple/Mshreg_trg_0" BEL "u_ro_simple/trg_0" BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92>" BEL
        "uut_pedram/update_req_i0_0" BEL "uut_pedram/u_ram_iface[0].u_ri/dr_0"
        BEL "uut_pedram/u_ram_iface[0].u_ri/dr_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/update_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/rw_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE1b" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/OEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/busy_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/bufstate" BEL
        "uut_pedram/u_ram_iface[0].u_ri/WEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tHZOE_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tREND_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_1" BEL
        "u_TARGETX_DAC_CONTROL/ENABLE_COUNTER" BEL
        "u_TARGETX_DAC_CONTROL/SCLK_i" BEL "u_TARGETX_DAC_CONTROL/SCLK" BEL
        "u_TARGETX_DAC_CONTROL/PCLK" BEL "u_TARGETX_DAC_CONTROL/SIN" BEL
        "u_TARGETX_DAC_CONTROL/cnt_0" BEL "u_TARGETX_DAC_CONTROL/cnt_1" BEL
        "u_TARGETX_DAC_CONTROL/cnt_2" BEL "u_TARGETX_DAC_CONTROL/cnt_3" BEL
        "u_TARGETX_DAC_CONTROL/cnt_4" BEL "u_TARGETX_DAC_CONTROL/cnt_5" BEL
        "u_TARGETX_DAC_CONTROL/cnt_6" BEL "u_TARGETX_DAC_CONTROL/cnt_7" BEL
        "u_TARGETX_DAC_CONTROL/cnt_8" BEL "u_TARGETX_DAC_CONTROL/cnt_9" BEL
        "u_TARGETX_DAC_CONTROL/cnt_10" BEL "u_TARGETX_DAC_CONTROL/cnt_11" BEL
        "u_TARGETX_DAC_CONTROL/cnt_12" BEL "u_TARGETX_DAC_CONTROL/cnt_13" BEL
        "u_TARGETX_DAC_CONTROL/cnt_14" BEL "u_TARGETX_DAC_CONTROL/cnt_15" BEL
        "u_TARGETX_DAC_CONTROL/cnt_16" BEL "u_TARGETX_DAC_CONTROL/cnt_17" BEL
        "u_TARGETX_DAC_CONTROL/cnt_18" BEL "u_TARGETX_DAC_CONTROL/cnt_19" BEL
        "u_TARGETX_DAC_CONTROL/cnt_20" BEL "u_TARGETX_DAC_CONTROL/cnt_21" BEL
        "u_TARGETX_DAC_CONTROL/cnt_22" BEL "u_TARGETX_DAC_CONTROL/cnt_23" BEL
        "u_TARGETX_DAC_CONTROL/cnt_24" BEL "u_TARGETX_DAC_CONTROL/cnt_25" BEL
        "u_TARGETX_DAC_CONTROL/cnt_26" BEL "u_TARGETX_DAC_CONTROL/cnt_27" BEL
        "u_TARGETX_DAC_CONTROL/cnt_28" BEL "u_TARGETX_DAC_CONTROL/cnt_29" BEL
        "u_TARGETX_DAC_CONTROL/cnt_30" BEL "u_TARGETX_DAC_CONTROL/cnt_31" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd5" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd4" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd3" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd2" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_0" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_2" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_3" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_4" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_5" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_6" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_7" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_8" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_9" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_10" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_11" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_12" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_13" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_14" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_15" BEL
        "u_TARGETX_DAC_CONTROL/PCLK_i" BEL "u_TARGETX_DAC_CONTROL/busy" BEL
        "u_TARGETX_DAC_CONTROL/SIN_i" BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL "inst_mpc_adc/clkCounter_0" BEL "inst_mpc_adc/clkCounter_1" BEL
        "inst_mpc_adc/clkCounter_2" BEL "inst_mpc_adc/clkCounter_3" BEL
        "inst_mpc_adc/clkCounter_4" BEL "inst_mpc_adc/clkCounter_5" BEL
        "inst_mpc_adc/clkCounter_6" BEL "inst_mpc_adc/clkCounter_7" BEL
        "inst_mpc_adc/clkCounter_8" BEL "inst_mpc_adc/clkCounter_9" BEL
        "inst_mpc_adc/clkCounter_10" BEL "inst_mpc_adc/i_runADC" BEL
        "inst_pulse_extent/i_state" BEL "inst_pulse_extent/i_extended" BEL
        "inst_pulse_extent/i_counter_0" BEL "inst_pulse_extent/i_counter_1"
        BEL "inst_pulse_extent/i_counter_2" BEL
        "inst_pulse_extent/i_counter_3" BEL "inst_pulse_extent/i_counter_4"
        BEL "inst_pulse_extent/i_counter_5" BEL
        "inst_pulse_extent/i_counter_6" BEL "inst_pulse_extent/i_counter_7"
        BEL "inst_pulse_extent/i_counter_8" BEL
        "inst_pulse_extent/i_counter_9" BEL "inst_pulse_extent/i_counter_10"
        BEL "inst_pulse_extent/i_counter_11" BEL
        "inst_pulse_extent/i_counter_12" BEL "inst_pulse_extent/i_counter_13"
        BEL "inst_pulse_extent/i_counter_14" BEL
        "inst_pulse_extent/i_counter_15" BEL "inst_pulse_extent/i_counter_16"
        BEL "inst_pulse_extent/i_counter_17" BEL
        "inst_pulse_extent/i_counter_18" BEL "inst_pulse_extent/i_counter_19"
        BEL "inst_pulse_extent/i_counter_20" BEL
        "inst_pulse_extent/i_counter_21" BEL "inst_pulse_extent/i_counter_22"
        BEL "inst_pulse_extent/i_counter_23" BEL
        "inst_pulse_extent/i_counter_24" BEL "inst_pulse_extent/i_counter_25"
        BEL "inst_pulse_extent/i_counter_26" BEL
        "inst_pulse_extent/i_counter_27" BEL "inst_pulse_extent/i_counter_28"
        BEL "inst_pulse_extent/i_counter_29" BEL
        "inst_pulse_extent/i_counter_30" BEL "inst_pulse_extent/i_counter_31"
        BEL "inst_pulse_extent/inst_input_edge/i_signal" BEL
        "inst_pulse_extent/inst_input_edge/OUT_RISING" BEL "FDCE_inst_rx_trig"
        BEL "gen_TDC_AMUX_S[0].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[1].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[2].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[3].TOP_TDC_AMUX_S" BEL
        "gen_TOP_AMUX_S[0].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[1].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[2].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[3].TOP_AMUX_FDCE" BEL "FDCE_inst_extrig" BEL
        "FDCE_inst_tx_trig" BEL "FDCE_inst_extrig_LED" BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18_pins<29>"
        PIN "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>";
TIMEGRP klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_clk3 =
        BEL "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_1" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_2" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_3" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_4" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_5" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_1" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_2" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_3" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_4" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_5" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_1" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_2" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_3" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_4" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_5" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_1" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_2" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_3" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_4" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_5" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_1" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_2" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_3" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_4" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_5" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_1" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_2" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_3" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_4" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_5" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_1" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_2" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_3" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_4" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_5" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_1" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_2" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_3" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_4" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_5" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_1" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_2" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_3" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_4" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_5" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_1" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_2" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_3" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_4" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_64g" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_2"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1"
        BEL
        "klm_scrod_trig_interface/run_ctrl_ins/u_runctrl_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL "klm_scrod_trig_interface/FDSE_inst_b2tt_runreset" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_0" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_1" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_2" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_clkout" BEL
        "u_ethernet_readout_interface/internal_RR_175_0" BEL
        "u_ethernet_readout_interface/internal_RR_175_1" BEL
        "u_ethernet_readout_interface/internal_RR_175_2" BEL
        "u_ethernet_readout_interface/internal_RR_175_3" BEL
        "u_ethernet_readout_interface/internal_RR_175_4" BEL
        "u_ethernet_readout_interface/internal_RR_175_5" BEL
        "u_ethernet_readout_interface/internal_RR_175_6" BEL
        "u_ethernet_readout_interface/internal_RR_175_7" BEL
        "u_ethernet_readout_interface/internal_RR_175_8" BEL
        "u_ethernet_readout_interface/internal_RR_175_9" BEL
        "u_ethernet_readout_interface/internal_RR_175_10" BEL
        "u_ethernet_readout_interface/internal_RR_175_11" BEL
        "u_ethernet_readout_interface/internal_RR_175_12" BEL
        "u_ethernet_readout_interface/internal_RR_175_13" BEL
        "u_ethernet_readout_interface/internal_RR_175_14" BEL
        "u_ethernet_readout_interface/internal_RR_177_0" BEL
        "u_ethernet_readout_interface/internal_RR_177_1" BEL
        "u_ethernet_readout_interface/internal_RR_177_2" BEL
        "u_ethernet_readout_interface/internal_RR_177_3" BEL
        "u_ethernet_readout_interface/internal_RR_177_4" BEL
        "u_ethernet_readout_interface/internal_RR_177_5" BEL
        "u_ethernet_readout_interface/internal_RR_177_6" BEL
        "u_ethernet_readout_interface/internal_RR_177_7" BEL
        "u_ethernet_readout_interface/internal_RR_177_8" BEL
        "u_ethernet_readout_interface/internal_RR_177_9" BEL
        "u_ethernet_readout_interface/internal_RR_177_10" BEL
        "u_ethernet_readout_interface/internal_RR_177_11" BEL
        "u_ethernet_readout_interface/internal_RR_177_12" BEL
        "u_ethernet_readout_interface/internal_RR_177_13" BEL
        "u_ethernet_readout_interface/internal_RR_177_14" BEL
        "u_ethernet_readout_interface/internal_RR_176_0" BEL
        "u_ethernet_readout_interface/internal_RR_176_1" BEL
        "u_ethernet_readout_interface/internal_RR_176_2" BEL
        "u_ethernet_readout_interface/internal_RR_176_3" BEL
        "u_ethernet_readout_interface/internal_RR_176_4" BEL
        "u_ethernet_readout_interface/internal_RR_176_5" BEL
        "u_ethernet_readout_interface/internal_RR_176_6" BEL
        "u_ethernet_readout_interface/internal_RR_176_7" BEL
        "u_ethernet_readout_interface/internal_RR_176_8" BEL
        "u_ethernet_readout_interface/internal_RR_176_9" BEL
        "u_ethernet_readout_interface/internal_RR_176_10" BEL
        "u_ethernet_readout_interface/internal_RR_176_11" BEL
        "u_ethernet_readout_interface/internal_RR_176_12" BEL
        "u_ethernet_readout_interface/internal_RR_176_13" BEL
        "u_ethernet_readout_interface/internal_RR_176_14" BEL
        "u_ethernet_readout_interface/internal_RR_174_0" BEL
        "u_ethernet_readout_interface/internal_RR_174_1" BEL
        "u_ethernet_readout_interface/internal_RR_174_2" BEL
        "u_ethernet_readout_interface/internal_RR_174_3" BEL
        "u_ethernet_readout_interface/internal_RR_174_4" BEL
        "u_ethernet_readout_interface/internal_RR_174_5" BEL
        "u_ethernet_readout_interface/internal_RR_174_6" BEL
        "u_ethernet_readout_interface/internal_RR_174_7" BEL
        "u_ethernet_readout_interface/internal_RR_174_8" BEL
        "u_ethernet_readout_interface/internal_RR_174_9" BEL
        "u_ethernet_readout_interface/internal_RR_174_10" BEL
        "u_ethernet_readout_interface/internal_RR_174_11" BEL
        "u_ethernet_readout_interface/internal_RR_174_12" BEL
        "u_ethernet_readout_interface/internal_RR_174_13" BEL
        "u_ethernet_readout_interface/internal_RR_174_14" BEL
        "u_ethernet_readout_interface/internal_RR_173_0" BEL
        "u_ethernet_readout_interface/internal_RR_173_1" BEL
        "u_ethernet_readout_interface/internal_RR_173_2" BEL
        "u_ethernet_readout_interface/internal_RR_173_3" BEL
        "u_ethernet_readout_interface/internal_RR_173_4" BEL
        "u_ethernet_readout_interface/internal_RR_173_5" BEL
        "u_ethernet_readout_interface/internal_RR_173_6" BEL
        "u_ethernet_readout_interface/internal_RR_173_7" BEL
        "u_ethernet_readout_interface/internal_RR_173_8" BEL
        "u_ethernet_readout_interface/internal_RR_173_9" BEL
        "u_ethernet_readout_interface/internal_RR_173_10" BEL
        "u_ethernet_readout_interface/internal_RR_173_11" BEL
        "u_ethernet_readout_interface/internal_RR_173_12" BEL
        "u_ethernet_readout_interface/internal_RR_173_13" BEL
        "u_ethernet_readout_interface/internal_RR_173_14" BEL
        "u_ethernet_readout_interface/internal_RR_172_0" BEL
        "u_ethernet_readout_interface/internal_RR_172_1" BEL
        "u_ethernet_readout_interface/internal_RR_172_2" BEL
        "u_ethernet_readout_interface/internal_RR_172_3" BEL
        "u_ethernet_readout_interface/internal_RR_172_4" BEL
        "u_ethernet_readout_interface/internal_RR_172_5" BEL
        "u_ethernet_readout_interface/internal_RR_172_6" BEL
        "u_ethernet_readout_interface/internal_RR_172_7" BEL
        "u_ethernet_readout_interface/internal_RR_172_8" BEL
        "u_ethernet_readout_interface/internal_RR_172_9" BEL
        "u_ethernet_readout_interface/internal_RR_172_10" BEL
        "u_ethernet_readout_interface/internal_RR_172_11" BEL
        "u_ethernet_readout_interface/internal_RR_172_12" BEL
        "u_ethernet_readout_interface/internal_RR_172_13" BEL
        "u_ethernet_readout_interface/internal_RR_172_14" BEL
        "u_ethernet_readout_interface/internal_RR_171_0" BEL
        "u_ethernet_readout_interface/internal_RR_171_1" BEL
        "u_ethernet_readout_interface/internal_RR_171_2" BEL
        "u_ethernet_readout_interface/internal_RR_171_3" BEL
        "u_ethernet_readout_interface/internal_RR_171_4" BEL
        "u_ethernet_readout_interface/internal_RR_171_5" BEL
        "u_ethernet_readout_interface/internal_RR_171_6" BEL
        "u_ethernet_readout_interface/internal_RR_171_7" BEL
        "u_ethernet_readout_interface/internal_RR_171_8" BEL
        "u_ethernet_readout_interface/internal_RR_171_9" BEL
        "u_ethernet_readout_interface/internal_RR_171_10" BEL
        "u_ethernet_readout_interface/internal_RR_171_11" BEL
        "u_ethernet_readout_interface/internal_RR_171_12" BEL
        "u_ethernet_readout_interface/internal_RR_171_13" BEL
        "u_ethernet_readout_interface/internal_RR_171_14" BEL
        "u_ethernet_readout_interface/internal_RR_170_0" BEL
        "u_ethernet_readout_interface/internal_RR_170_1" BEL
        "u_ethernet_readout_interface/internal_RR_170_2" BEL
        "u_ethernet_readout_interface/internal_RR_170_3" BEL
        "u_ethernet_readout_interface/internal_RR_170_4" BEL
        "u_ethernet_readout_interface/internal_RR_170_5" BEL
        "u_ethernet_readout_interface/internal_RR_170_6" BEL
        "u_ethernet_readout_interface/internal_RR_170_7" BEL
        "u_ethernet_readout_interface/internal_RR_170_8" BEL
        "u_ethernet_readout_interface/internal_RR_170_9" BEL
        "u_ethernet_readout_interface/internal_RR_170_10" BEL
        "u_ethernet_readout_interface/internal_RR_170_11" BEL
        "u_ethernet_readout_interface/internal_RR_170_12" BEL
        "u_ethernet_readout_interface/internal_RR_170_13" BEL
        "u_ethernet_readout_interface/internal_RR_170_14" BEL
        "u_ethernet_readout_interface/internal_RR_169_0" BEL
        "u_ethernet_readout_interface/internal_RR_169_1" BEL
        "u_ethernet_readout_interface/internal_RR_169_2" BEL
        "u_ethernet_readout_interface/internal_RR_169_3" BEL
        "u_ethernet_readout_interface/internal_RR_169_4" BEL
        "u_ethernet_readout_interface/internal_RR_169_5" BEL
        "u_ethernet_readout_interface/internal_RR_169_6" BEL
        "u_ethernet_readout_interface/internal_RR_169_7" BEL
        "u_ethernet_readout_interface/internal_RR_169_8" BEL
        "u_ethernet_readout_interface/internal_RR_169_9" BEL
        "u_ethernet_readout_interface/internal_RR_169_10" BEL
        "u_ethernet_readout_interface/internal_RR_169_11" BEL
        "u_ethernet_readout_interface/internal_RR_169_12" BEL
        "u_ethernet_readout_interface/internal_RR_169_13" BEL
        "u_ethernet_readout_interface/internal_RR_169_14" BEL
        "u_ethernet_readout_interface/internal_RR_168_0" BEL
        "u_ethernet_readout_interface/internal_RR_168_1" BEL
        "u_ethernet_readout_interface/internal_RR_168_2" BEL
        "u_ethernet_readout_interface/internal_RR_168_3" BEL
        "u_ethernet_readout_interface/internal_RR_168_4" BEL
        "u_ethernet_readout_interface/internal_RR_168_5" BEL
        "u_ethernet_readout_interface/internal_RR_168_6" BEL
        "u_ethernet_readout_interface/internal_RR_168_7" BEL
        "u_ethernet_readout_interface/internal_RR_168_8" BEL
        "u_ethernet_readout_interface/internal_RR_168_9" BEL
        "u_ethernet_readout_interface/internal_RR_168_10" BEL
        "u_ethernet_readout_interface/internal_RR_168_11" BEL
        "u_ethernet_readout_interface/internal_RR_168_12" BEL
        "u_ethernet_readout_interface/internal_RR_168_13" BEL
        "u_ethernet_readout_interface/internal_RR_168_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_0" BEL
        "u_ethernet_readout_interface/internal_RR_147_1" BEL
        "u_ethernet_readout_interface/internal_RR_147_2" BEL
        "u_ethernet_readout_interface/internal_RR_147_3" BEL
        "u_ethernet_readout_interface/internal_RR_147_4" BEL
        "u_ethernet_readout_interface/internal_RR_147_5" BEL
        "u_ethernet_readout_interface/internal_RR_147_6" BEL
        "u_ethernet_readout_interface/internal_RR_147_7" BEL
        "u_ethernet_readout_interface/internal_RR_147_8" BEL
        "u_ethernet_readout_interface/internal_RR_147_9" BEL
        "u_ethernet_readout_interface/internal_RR_147_10" BEL
        "u_ethernet_readout_interface/internal_RR_147_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_12" BEL
        "u_ethernet_readout_interface/internal_RR_147_13" BEL
        "u_ethernet_readout_interface/internal_RR_147_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_15" BEL
        "u_ethernet_readout_interface/internal_RR_146_0" BEL
        "u_ethernet_readout_interface/internal_RR_146_1" BEL
        "u_ethernet_readout_interface/internal_RR_146_2" BEL
        "u_ethernet_readout_interface/internal_RR_146_3" BEL
        "u_ethernet_readout_interface/internal_RR_146_4" BEL
        "u_ethernet_readout_interface/internal_RR_146_5" BEL
        "u_ethernet_readout_interface/internal_RR_146_6" BEL
        "u_ethernet_readout_interface/internal_RR_146_7" BEL
        "u_ethernet_readout_interface/internal_RR_146_8" BEL
        "u_ethernet_readout_interface/internal_RR_146_9" BEL
        "u_ethernet_readout_interface/internal_RR_146_10" BEL
        "u_ethernet_readout_interface/internal_RR_146_11" BEL
        "u_ethernet_readout_interface/internal_RR_146_12" BEL
        "u_ethernet_readout_interface/internal_RR_146_13" BEL
        "u_ethernet_readout_interface/internal_RR_146_14" BEL
        "u_ethernet_readout_interface/internal_RR_146_15" BEL
        "u_ethernet_readout_interface/internal_RR_145_0" BEL
        "u_ethernet_readout_interface/internal_RR_145_1" BEL
        "u_ethernet_readout_interface/internal_RR_145_2" BEL
        "u_ethernet_readout_interface/internal_RR_145_3" BEL
        "u_ethernet_readout_interface/internal_RR_145_4" BEL
        "u_ethernet_readout_interface/internal_RR_145_5" BEL
        "u_ethernet_readout_interface/internal_RR_145_6" BEL
        "u_ethernet_readout_interface/internal_RR_145_7" BEL
        "u_ethernet_readout_interface/internal_RR_145_8" BEL
        "u_ethernet_readout_interface/internal_RR_145_9" BEL
        "u_ethernet_readout_interface/internal_RR_145_10" BEL
        "u_ethernet_readout_interface/internal_RR_145_11" BEL
        "u_ethernet_readout_interface/internal_RR_145_12" BEL
        "u_ethernet_readout_interface/internal_RR_145_13" BEL
        "u_ethernet_readout_interface/internal_RR_145_14" BEL
        "u_ethernet_readout_interface/internal_RR_145_15" BEL
        "u_ethernet_readout_interface/internal_RR_144_0" BEL
        "u_ethernet_readout_interface/internal_RR_144_1" BEL
        "u_ethernet_readout_interface/internal_RR_144_2" BEL
        "u_ethernet_readout_interface/internal_RR_144_3" BEL
        "u_ethernet_readout_interface/internal_RR_144_4" BEL
        "u_ethernet_readout_interface/internal_RR_144_5" BEL
        "u_ethernet_readout_interface/internal_RR_144_6" BEL
        "u_ethernet_readout_interface/internal_RR_144_7" BEL
        "u_ethernet_readout_interface/internal_RR_144_8" BEL
        "u_ethernet_readout_interface/internal_RR_144_9" BEL
        "u_ethernet_readout_interface/internal_RR_144_10" BEL
        "u_ethernet_readout_interface/internal_RR_144_11" BEL
        "u_ethernet_readout_interface/internal_RR_144_12" BEL
        "u_ethernet_readout_interface/internal_RR_144_13" BEL
        "u_ethernet_readout_interface/internal_RR_144_14" BEL
        "u_ethernet_readout_interface/internal_RR_144_15" BEL
        "u_ethernet_readout_interface/internal_RR_143_0" BEL
        "u_ethernet_readout_interface/internal_RR_143_1" BEL
        "u_ethernet_readout_interface/internal_RR_143_2" BEL
        "u_ethernet_readout_interface/internal_RR_143_3" BEL
        "u_ethernet_readout_interface/internal_RR_143_4" BEL
        "u_ethernet_readout_interface/internal_RR_143_5" BEL
        "u_ethernet_readout_interface/internal_RR_143_6" BEL
        "u_ethernet_readout_interface/internal_RR_143_7" BEL
        "u_ethernet_readout_interface/internal_RR_143_8" BEL
        "u_ethernet_readout_interface/internal_RR_143_9" BEL
        "u_ethernet_readout_interface/internal_RR_143_10" BEL
        "u_ethernet_readout_interface/internal_RR_143_11" BEL
        "u_ethernet_readout_interface/internal_RR_143_12" BEL
        "u_ethernet_readout_interface/internal_RR_143_13" BEL
        "u_ethernet_readout_interface/internal_RR_143_14" BEL
        "u_ethernet_readout_interface/internal_RR_143_15" BEL
        "u_ethernet_readout_interface/internal_RR_142_0" BEL
        "u_ethernet_readout_interface/internal_RR_142_1" BEL
        "u_ethernet_readout_interface/internal_RR_142_2" BEL
        "u_ethernet_readout_interface/internal_RR_142_3" BEL
        "u_ethernet_readout_interface/internal_RR_142_4" BEL
        "u_ethernet_readout_interface/internal_RR_142_5" BEL
        "u_ethernet_readout_interface/internal_RR_142_6" BEL
        "u_ethernet_readout_interface/internal_RR_142_7" BEL
        "u_ethernet_readout_interface/internal_RR_142_8" BEL
        "u_ethernet_readout_interface/internal_RR_142_9" BEL
        "u_ethernet_readout_interface/internal_RR_142_10" BEL
        "u_ethernet_readout_interface/internal_RR_142_11" BEL
        "u_ethernet_readout_interface/internal_RR_142_12" BEL
        "u_ethernet_readout_interface/internal_RR_142_13" BEL
        "u_ethernet_readout_interface/internal_RR_142_14" BEL
        "u_ethernet_readout_interface/internal_RR_142_15" BEL
        "u_ethernet_readout_interface/internal_RR_141_0" BEL
        "u_ethernet_readout_interface/internal_RR_141_1" BEL
        "u_ethernet_readout_interface/internal_RR_141_2" BEL
        "u_ethernet_readout_interface/internal_RR_141_3" BEL
        "u_ethernet_readout_interface/internal_RR_141_4" BEL
        "u_ethernet_readout_interface/internal_RR_141_5" BEL
        "u_ethernet_readout_interface/internal_RR_141_6" BEL
        "u_ethernet_readout_interface/internal_RR_141_7" BEL
        "u_ethernet_readout_interface/internal_RR_141_8" BEL
        "u_ethernet_readout_interface/internal_RR_141_9" BEL
        "u_ethernet_readout_interface/internal_RR_141_10" BEL
        "u_ethernet_readout_interface/internal_RR_141_11" BEL
        "u_ethernet_readout_interface/internal_RR_141_12" BEL
        "u_ethernet_readout_interface/internal_RR_141_13" BEL
        "u_ethernet_readout_interface/internal_RR_141_14" BEL
        "u_ethernet_readout_interface/internal_RR_141_15" BEL
        "u_ethernet_readout_interface/internal_RR_140_0" BEL
        "u_ethernet_readout_interface/internal_RR_140_1" BEL
        "u_ethernet_readout_interface/internal_RR_140_2" BEL
        "u_ethernet_readout_interface/internal_RR_140_3" BEL
        "u_ethernet_readout_interface/internal_RR_140_4" BEL
        "u_ethernet_readout_interface/internal_RR_140_5" BEL
        "u_ethernet_readout_interface/internal_RR_140_6" BEL
        "u_ethernet_readout_interface/internal_RR_140_7" BEL
        "u_ethernet_readout_interface/internal_RR_140_8" BEL
        "u_ethernet_readout_interface/internal_RR_140_9" BEL
        "u_ethernet_readout_interface/internal_RR_140_10" BEL
        "u_ethernet_readout_interface/internal_RR_140_11" BEL
        "u_ethernet_readout_interface/internal_RR_140_12" BEL
        "u_ethernet_readout_interface/internal_RR_140_13" BEL
        "u_ethernet_readout_interface/internal_RR_140_14" BEL
        "u_ethernet_readout_interface/internal_RR_140_15" BEL
        "u_ethernet_readout_interface/internal_RR_139_0" BEL
        "u_ethernet_readout_interface/internal_RR_139_1" BEL
        "u_ethernet_readout_interface/internal_RR_139_2" BEL
        "u_ethernet_readout_interface/internal_RR_139_3" BEL
        "u_ethernet_readout_interface/internal_RR_139_4" BEL
        "u_ethernet_readout_interface/internal_RR_139_5" BEL
        "u_ethernet_readout_interface/internal_RR_139_6" BEL
        "u_ethernet_readout_interface/internal_RR_139_7" BEL
        "u_ethernet_readout_interface/internal_RR_139_8" BEL
        "u_ethernet_readout_interface/internal_RR_139_9" BEL
        "u_ethernet_readout_interface/internal_RR_139_10" BEL
        "u_ethernet_readout_interface/internal_RR_139_11" BEL
        "u_ethernet_readout_interface/internal_RR_139_12" BEL
        "u_ethernet_readout_interface/internal_RR_139_13" BEL
        "u_ethernet_readout_interface/internal_RR_139_14" BEL
        "u_ethernet_readout_interface/internal_RR_139_15" BEL
        "u_ethernet_readout_interface/internal_RR_138_0" BEL
        "u_ethernet_readout_interface/internal_RR_138_1" BEL
        "u_ethernet_readout_interface/internal_RR_138_2" BEL
        "u_ethernet_readout_interface/internal_RR_138_3" BEL
        "u_ethernet_readout_interface/internal_RR_138_4" BEL
        "u_ethernet_readout_interface/internal_RR_138_5" BEL
        "u_ethernet_readout_interface/internal_RR_138_6" BEL
        "u_ethernet_readout_interface/internal_RR_138_7" BEL
        "u_ethernet_readout_interface/internal_RR_138_8" BEL
        "u_ethernet_readout_interface/internal_RR_138_9" BEL
        "u_ethernet_readout_interface/internal_RR_138_10" BEL
        "u_ethernet_readout_interface/internal_RR_138_11" BEL
        "u_ethernet_readout_interface/internal_RR_138_12" BEL
        "u_ethernet_readout_interface/internal_RR_138_13" BEL
        "u_ethernet_readout_interface/internal_RR_138_14" BEL
        "u_ethernet_readout_interface/internal_RR_138_15" BEL
        "u_ethernet_readout_interface/internal_RR_128_1" BEL
        "u_ethernet_readout_interface/internal_RR_128_2" BEL
        "u_ethernet_readout_interface/internal_RR_128_3" BEL
        "u_ethernet_readout_interface/internal_RR_128_4" BEL
        "u_ethernet_readout_interface/internal_RR_128_5" BEL
        "u_ethernet_readout_interface/internal_RR_128_6" BEL
        "u_ethernet_readout_interface/internal_RR_128_7" BEL
        "u_ethernet_readout_interface/internal_RR_128_8" BEL
        "u_ethernet_readout_interface/mppc_dac_busy_i" BEL
        "u_ethernet_readout_interface/tx_dac_busy_i" BEL
        "u_ethernet_readout_interface/clk_en_cal" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_0" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_1" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_2" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_3" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_4" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_5" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_6" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_7" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_8" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_9" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_10" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_11" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_12" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_13" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_14" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_15" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_16" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_17" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_18" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_19" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_20" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_21" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_22" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_23" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_24" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_25" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_26" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_27" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_28" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_29" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_30" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_31" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_15" BEL
        "u_ethernet_readout_interface/rcl_asic_num_0" BEL
        "u_ethernet_readout_interface/rcl_asic_num_1" BEL
        "u_ethernet_readout_interface/rcl_asic_num_2" BEL
        "u_ethernet_readout_interface/rcl_asic_num_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_0" BEL
        "u_ethernet_readout_interface/stat_cnt_end_1" BEL
        "u_ethernet_readout_interface/stat_cnt_end_2" BEL
        "u_ethernet_readout_interface/stat_cnt_end_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_4" BEL
        "u_ethernet_readout_interface/stat_cnt_end_5" BEL
        "u_ethernet_readout_interface/stat_cnt_end_6" BEL
        "u_ethernet_readout_interface/stat_cnt_end_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_0" BEL
        "u_ethernet_readout_interface/scalers_max_9_1" BEL
        "u_ethernet_readout_interface/scalers_max_9_2" BEL
        "u_ethernet_readout_interface/scalers_max_9_3" BEL
        "u_ethernet_readout_interface/scalers_max_9_4" BEL
        "u_ethernet_readout_interface/scalers_max_9_5" BEL
        "u_ethernet_readout_interface/scalers_max_9_6" BEL
        "u_ethernet_readout_interface/scalers_max_9_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_8" BEL
        "u_ethernet_readout_interface/scalers_max_9_9" BEL
        "u_ethernet_readout_interface/scalers_max_9_10" BEL
        "u_ethernet_readout_interface/scalers_max_9_11" BEL
        "u_ethernet_readout_interface/scalers_max_9_12" BEL
        "u_ethernet_readout_interface/scalers_max_9_13" BEL
        "u_ethernet_readout_interface/scalers_max_9_14" BEL
        "u_ethernet_readout_interface/scalers_max_9_15" BEL
        "u_ethernet_readout_interface/scalers_max_9_16" BEL
        "u_ethernet_readout_interface/scalers_max_9_17" BEL
        "u_ethernet_readout_interface/scalers_max_9_18" BEL
        "u_ethernet_readout_interface/scalers_max_9_19" BEL
        "u_ethernet_readout_interface/scalers_max_9_20" BEL
        "u_ethernet_readout_interface/scalers_max_9_21" BEL
        "u_ethernet_readout_interface/scalers_max_9_22" BEL
        "u_ethernet_readout_interface/scalers_max_9_23" BEL
        "u_ethernet_readout_interface/scalers_max_9_24" BEL
        "u_ethernet_readout_interface/scalers_max_9_25" BEL
        "u_ethernet_readout_interface/scalers_max_9_26" BEL
        "u_ethernet_readout_interface/scalers_max_9_27" BEL
        "u_ethernet_readout_interface/scalers_max_9_28" BEL
        "u_ethernet_readout_interface/scalers_max_9_29" BEL
        "u_ethernet_readout_interface/scalers_max_9_30" BEL
        "u_ethernet_readout_interface/scalers_max_9_31" BEL
        "u_ethernet_readout_interface/scalers_max_8_0" BEL
        "u_ethernet_readout_interface/scalers_max_8_1" BEL
        "u_ethernet_readout_interface/scalers_max_8_2" BEL
        "u_ethernet_readout_interface/scalers_max_8_3" BEL
        "u_ethernet_readout_interface/scalers_max_8_4" BEL
        "u_ethernet_readout_interface/scalers_max_8_5" BEL
        "u_ethernet_readout_interface/scalers_max_8_6" BEL
        "u_ethernet_readout_interface/scalers_max_8_7" BEL
        "u_ethernet_readout_interface/scalers_max_8_8" BEL
        "u_ethernet_readout_interface/scalers_max_8_9" BEL
        "u_ethernet_readout_interface/scalers_max_8_10" BEL
        "u_ethernet_readout_interface/scalers_max_8_11" BEL
        "u_ethernet_readout_interface/scalers_max_8_12" BEL
        "u_ethernet_readout_interface/scalers_max_8_13" BEL
        "u_ethernet_readout_interface/scalers_max_8_14" BEL
        "u_ethernet_readout_interface/scalers_max_8_15" BEL
        "u_ethernet_readout_interface/scalers_max_8_16" BEL
        "u_ethernet_readout_interface/scalers_max_8_17" BEL
        "u_ethernet_readout_interface/scalers_max_8_18" BEL
        "u_ethernet_readout_interface/scalers_max_8_19" BEL
        "u_ethernet_readout_interface/scalers_max_8_20" BEL
        "u_ethernet_readout_interface/scalers_max_8_21" BEL
        "u_ethernet_readout_interface/scalers_max_8_22" BEL
        "u_ethernet_readout_interface/scalers_max_8_23" BEL
        "u_ethernet_readout_interface/scalers_max_8_24" BEL
        "u_ethernet_readout_interface/scalers_max_8_25" BEL
        "u_ethernet_readout_interface/scalers_max_8_26" BEL
        "u_ethernet_readout_interface/scalers_max_8_27" BEL
        "u_ethernet_readout_interface/scalers_max_8_28" BEL
        "u_ethernet_readout_interface/scalers_max_8_29" BEL
        "u_ethernet_readout_interface/scalers_max_8_30" BEL
        "u_ethernet_readout_interface/scalers_max_7_0" BEL
        "u_ethernet_readout_interface/scalers_max_7_1" BEL
        "u_ethernet_readout_interface/scalers_max_7_2" BEL
        "u_ethernet_readout_interface/scalers_max_7_3" BEL
        "u_ethernet_readout_interface/scalers_max_7_4" BEL
        "u_ethernet_readout_interface/scalers_max_7_5" BEL
        "u_ethernet_readout_interface/scalers_max_7_6" BEL
        "u_ethernet_readout_interface/scalers_max_7_7" BEL
        "u_ethernet_readout_interface/scalers_max_7_8" BEL
        "u_ethernet_readout_interface/scalers_max_7_9" BEL
        "u_ethernet_readout_interface/scalers_max_7_10" BEL
        "u_ethernet_readout_interface/scalers_max_7_11" BEL
        "u_ethernet_readout_interface/scalers_max_7_12" BEL
        "u_ethernet_readout_interface/scalers_max_7_13" BEL
        "u_ethernet_readout_interface/scalers_max_7_14" BEL
        "u_ethernet_readout_interface/scalers_max_7_15" BEL
        "u_ethernet_readout_interface/scalers_max_7_16" BEL
        "u_ethernet_readout_interface/scalers_max_7_17" BEL
        "u_ethernet_readout_interface/scalers_max_7_18" BEL
        "u_ethernet_readout_interface/scalers_max_7_19" BEL
        "u_ethernet_readout_interface/scalers_max_7_20" BEL
        "u_ethernet_readout_interface/scalers_max_7_21" BEL
        "u_ethernet_readout_interface/scalers_max_7_22" BEL
        "u_ethernet_readout_interface/scalers_max_7_23" BEL
        "u_ethernet_readout_interface/scalers_max_7_24" BEL
        "u_ethernet_readout_interface/scalers_max_7_25" BEL
        "u_ethernet_readout_interface/scalers_max_7_26" BEL
        "u_ethernet_readout_interface/scalers_max_7_27" BEL
        "u_ethernet_readout_interface/scalers_max_7_28" BEL
        "u_ethernet_readout_interface/scalers_max_7_29" BEL
        "u_ethernet_readout_interface/scalers_max_7_30" BEL
        "u_ethernet_readout_interface/scalers_max_6_0" BEL
        "u_ethernet_readout_interface/scalers_max_6_1" BEL
        "u_ethernet_readout_interface/scalers_max_6_2" BEL
        "u_ethernet_readout_interface/scalers_max_6_3" BEL
        "u_ethernet_readout_interface/scalers_max_6_4" BEL
        "u_ethernet_readout_interface/scalers_max_6_5" BEL
        "u_ethernet_readout_interface/scalers_max_6_6" BEL
        "u_ethernet_readout_interface/scalers_max_6_7" BEL
        "u_ethernet_readout_interface/scalers_max_6_8" BEL
        "u_ethernet_readout_interface/scalers_max_6_9" BEL
        "u_ethernet_readout_interface/scalers_max_6_10" BEL
        "u_ethernet_readout_interface/scalers_max_6_11" BEL
        "u_ethernet_readout_interface/scalers_max_6_12" BEL
        "u_ethernet_readout_interface/scalers_max_6_13" BEL
        "u_ethernet_readout_interface/scalers_max_6_14" BEL
        "u_ethernet_readout_interface/scalers_max_6_15" BEL
        "u_ethernet_readout_interface/scalers_max_6_16" BEL
        "u_ethernet_readout_interface/scalers_max_6_17" BEL
        "u_ethernet_readout_interface/scalers_max_6_18" BEL
        "u_ethernet_readout_interface/scalers_max_6_19" BEL
        "u_ethernet_readout_interface/scalers_max_6_20" BEL
        "u_ethernet_readout_interface/scalers_max_6_21" BEL
        "u_ethernet_readout_interface/scalers_max_6_22" BEL
        "u_ethernet_readout_interface/scalers_max_6_23" BEL
        "u_ethernet_readout_interface/scalers_max_6_24" BEL
        "u_ethernet_readout_interface/scalers_max_6_25" BEL
        "u_ethernet_readout_interface/scalers_max_6_26" BEL
        "u_ethernet_readout_interface/scalers_max_6_27" BEL
        "u_ethernet_readout_interface/scalers_max_6_28" BEL
        "u_ethernet_readout_interface/scalers_max_6_29" BEL
        "u_ethernet_readout_interface/scalers_max_6_30" BEL
        "u_ethernet_readout_interface/scalers_max_5_0" BEL
        "u_ethernet_readout_interface/scalers_max_5_1" BEL
        "u_ethernet_readout_interface/scalers_max_5_2" BEL
        "u_ethernet_readout_interface/scalers_max_5_3" BEL
        "u_ethernet_readout_interface/scalers_max_5_4" BEL
        "u_ethernet_readout_interface/scalers_max_5_5" BEL
        "u_ethernet_readout_interface/scalers_max_5_6" BEL
        "u_ethernet_readout_interface/scalers_max_5_7" BEL
        "u_ethernet_readout_interface/scalers_max_5_8" BEL
        "u_ethernet_readout_interface/scalers_max_5_9" BEL
        "u_ethernet_readout_interface/scalers_max_5_10" BEL
        "u_ethernet_readout_interface/scalers_max_5_11" BEL
        "u_ethernet_readout_interface/scalers_max_5_12" BEL
        "u_ethernet_readout_interface/scalers_max_5_13" BEL
        "u_ethernet_readout_interface/scalers_max_5_14" BEL
        "u_ethernet_readout_interface/scalers_max_5_15" BEL
        "u_ethernet_readout_interface/scalers_max_5_16" BEL
        "u_ethernet_readout_interface/scalers_max_5_17" BEL
        "u_ethernet_readout_interface/scalers_max_5_18" BEL
        "u_ethernet_readout_interface/scalers_max_5_19" BEL
        "u_ethernet_readout_interface/scalers_max_5_20" BEL
        "u_ethernet_readout_interface/scalers_max_5_21" BEL
        "u_ethernet_readout_interface/scalers_max_5_22" BEL
        "u_ethernet_readout_interface/scalers_max_5_23" BEL
        "u_ethernet_readout_interface/scalers_max_5_24" BEL
        "u_ethernet_readout_interface/scalers_max_5_25" BEL
        "u_ethernet_readout_interface/scalers_max_5_26" BEL
        "u_ethernet_readout_interface/scalers_max_5_27" BEL
        "u_ethernet_readout_interface/scalers_max_5_28" BEL
        "u_ethernet_readout_interface/scalers_max_5_29" BEL
        "u_ethernet_readout_interface/scalers_max_5_30" BEL
        "u_ethernet_readout_interface/scalers_max_4_0" BEL
        "u_ethernet_readout_interface/scalers_max_4_1" BEL
        "u_ethernet_readout_interface/scalers_max_4_2" BEL
        "u_ethernet_readout_interface/scalers_max_4_3" BEL
        "u_ethernet_readout_interface/scalers_max_4_4" BEL
        "u_ethernet_readout_interface/scalers_max_4_5" BEL
        "u_ethernet_readout_interface/scalers_max_4_6" BEL
        "u_ethernet_readout_interface/scalers_max_4_7" BEL
        "u_ethernet_readout_interface/scalers_max_4_8" BEL
        "u_ethernet_readout_interface/scalers_max_4_9" BEL
        "u_ethernet_readout_interface/scalers_max_4_10" BEL
        "u_ethernet_readout_interface/scalers_max_4_11" BEL
        "u_ethernet_readout_interface/scalers_max_4_12" BEL
        "u_ethernet_readout_interface/scalers_max_4_13" BEL
        "u_ethernet_readout_interface/scalers_max_4_14" BEL
        "u_ethernet_readout_interface/scalers_max_4_15" BEL
        "u_ethernet_readout_interface/scalers_max_4_16" BEL
        "u_ethernet_readout_interface/scalers_max_4_17" BEL
        "u_ethernet_readout_interface/scalers_max_4_18" BEL
        "u_ethernet_readout_interface/scalers_max_4_19" BEL
        "u_ethernet_readout_interface/scalers_max_4_20" BEL
        "u_ethernet_readout_interface/scalers_max_4_21" BEL
        "u_ethernet_readout_interface/scalers_max_4_22" BEL
        "u_ethernet_readout_interface/scalers_max_4_23" BEL
        "u_ethernet_readout_interface/scalers_max_4_24" BEL
        "u_ethernet_readout_interface/scalers_max_4_25" BEL
        "u_ethernet_readout_interface/scalers_max_4_26" BEL
        "u_ethernet_readout_interface/scalers_max_4_27" BEL
        "u_ethernet_readout_interface/scalers_max_4_28" BEL
        "u_ethernet_readout_interface/scalers_max_4_29" BEL
        "u_ethernet_readout_interface/scalers_max_4_30" BEL
        "u_ethernet_readout_interface/scalers_max_3_0" BEL
        "u_ethernet_readout_interface/scalers_max_3_1" BEL
        "u_ethernet_readout_interface/scalers_max_3_2" BEL
        "u_ethernet_readout_interface/scalers_max_3_3" BEL
        "u_ethernet_readout_interface/scalers_max_3_4" BEL
        "u_ethernet_readout_interface/scalers_max_3_5" BEL
        "u_ethernet_readout_interface/scalers_max_3_6" BEL
        "u_ethernet_readout_interface/scalers_max_3_7" BEL
        "u_ethernet_readout_interface/scalers_max_3_8" BEL
        "u_ethernet_readout_interface/scalers_max_3_9" BEL
        "u_ethernet_readout_interface/scalers_max_3_10" BEL
        "u_ethernet_readout_interface/scalers_max_3_11" BEL
        "u_ethernet_readout_interface/scalers_max_3_12" BEL
        "u_ethernet_readout_interface/scalers_max_3_13" BEL
        "u_ethernet_readout_interface/scalers_max_3_14" BEL
        "u_ethernet_readout_interface/scalers_max_3_15" BEL
        "u_ethernet_readout_interface/scalers_max_3_16" BEL
        "u_ethernet_readout_interface/scalers_max_3_17" BEL
        "u_ethernet_readout_interface/scalers_max_3_18" BEL
        "u_ethernet_readout_interface/scalers_max_3_19" BEL
        "u_ethernet_readout_interface/scalers_max_3_20" BEL
        "u_ethernet_readout_interface/scalers_max_3_21" BEL
        "u_ethernet_readout_interface/scalers_max_3_22" BEL
        "u_ethernet_readout_interface/scalers_max_3_23" BEL
        "u_ethernet_readout_interface/scalers_max_3_24" BEL
        "u_ethernet_readout_interface/scalers_max_3_25" BEL
        "u_ethernet_readout_interface/scalers_max_3_26" BEL
        "u_ethernet_readout_interface/scalers_max_3_27" BEL
        "u_ethernet_readout_interface/scalers_max_3_28" BEL
        "u_ethernet_readout_interface/scalers_max_3_29" BEL
        "u_ethernet_readout_interface/scalers_max_3_30" BEL
        "u_ethernet_readout_interface/scalers_max_2_0" BEL
        "u_ethernet_readout_interface/scalers_max_2_1" BEL
        "u_ethernet_readout_interface/scalers_max_2_2" BEL
        "u_ethernet_readout_interface/scalers_max_2_3" BEL
        "u_ethernet_readout_interface/scalers_max_2_4" BEL
        "u_ethernet_readout_interface/scalers_max_2_5" BEL
        "u_ethernet_readout_interface/scalers_max_2_6" BEL
        "u_ethernet_readout_interface/scalers_max_2_7" BEL
        "u_ethernet_readout_interface/scalers_max_2_8" BEL
        "u_ethernet_readout_interface/scalers_max_2_9" BEL
        "u_ethernet_readout_interface/scalers_max_2_10" BEL
        "u_ethernet_readout_interface/scalers_max_2_11" BEL
        "u_ethernet_readout_interface/scalers_max_2_12" BEL
        "u_ethernet_readout_interface/scalers_max_2_13" BEL
        "u_ethernet_readout_interface/scalers_max_2_14" BEL
        "u_ethernet_readout_interface/scalers_max_2_15" BEL
        "u_ethernet_readout_interface/scalers_max_2_16" BEL
        "u_ethernet_readout_interface/scalers_max_2_17" BEL
        "u_ethernet_readout_interface/scalers_max_2_18" BEL
        "u_ethernet_readout_interface/scalers_max_2_19" BEL
        "u_ethernet_readout_interface/scalers_max_2_20" BEL
        "u_ethernet_readout_interface/scalers_max_2_21" BEL
        "u_ethernet_readout_interface/scalers_max_2_22" BEL
        "u_ethernet_readout_interface/scalers_max_2_23" BEL
        "u_ethernet_readout_interface/scalers_max_2_24" BEL
        "u_ethernet_readout_interface/scalers_max_2_25" BEL
        "u_ethernet_readout_interface/scalers_max_2_26" BEL
        "u_ethernet_readout_interface/scalers_max_2_27" BEL
        "u_ethernet_readout_interface/scalers_max_2_28" BEL
        "u_ethernet_readout_interface/scalers_max_2_29" BEL
        "u_ethernet_readout_interface/scalers_max_2_30" BEL
        "u_ethernet_readout_interface/scalers_max_1_0" BEL
        "u_ethernet_readout_interface/scalers_max_1_1" BEL
        "u_ethernet_readout_interface/scalers_max_1_2" BEL
        "u_ethernet_readout_interface/scalers_max_1_3" BEL
        "u_ethernet_readout_interface/scalers_max_1_4" BEL
        "u_ethernet_readout_interface/scalers_max_1_5" BEL
        "u_ethernet_readout_interface/scalers_max_1_6" BEL
        "u_ethernet_readout_interface/scalers_max_1_7" BEL
        "u_ethernet_readout_interface/scalers_max_1_8" BEL
        "u_ethernet_readout_interface/scalers_max_1_9" BEL
        "u_ethernet_readout_interface/scalers_max_1_10" BEL
        "u_ethernet_readout_interface/scalers_max_1_11" BEL
        "u_ethernet_readout_interface/scalers_max_1_12" BEL
        "u_ethernet_readout_interface/scalers_max_1_13" BEL
        "u_ethernet_readout_interface/scalers_max_1_14" BEL
        "u_ethernet_readout_interface/scalers_max_1_15" BEL
        "u_ethernet_readout_interface/scalers_max_1_16" BEL
        "u_ethernet_readout_interface/scalers_max_1_17" BEL
        "u_ethernet_readout_interface/scalers_max_1_18" BEL
        "u_ethernet_readout_interface/scalers_max_1_19" BEL
        "u_ethernet_readout_interface/scalers_max_1_20" BEL
        "u_ethernet_readout_interface/scalers_max_1_21" BEL
        "u_ethernet_readout_interface/scalers_max_1_22" BEL
        "u_ethernet_readout_interface/scalers_max_1_23" BEL
        "u_ethernet_readout_interface/scalers_max_1_24" BEL
        "u_ethernet_readout_interface/scalers_max_1_25" BEL
        "u_ethernet_readout_interface/scalers_max_1_26" BEL
        "u_ethernet_readout_interface/scalers_max_1_27" BEL
        "u_ethernet_readout_interface/scalers_max_1_28" BEL
        "u_ethernet_readout_interface/scalers_max_1_29" BEL
        "u_ethernet_readout_interface/scalers_max_1_30" BEL
        "u_ethernet_readout_interface/scalers_max_0_0" BEL
        "u_ethernet_readout_interface/scalers_max_0_1" BEL
        "u_ethernet_readout_interface/scalers_max_0_2" BEL
        "u_ethernet_readout_interface/scalers_max_0_3" BEL
        "u_ethernet_readout_interface/scalers_max_0_4" BEL
        "u_ethernet_readout_interface/scalers_max_0_5" BEL
        "u_ethernet_readout_interface/scalers_max_0_6" BEL
        "u_ethernet_readout_interface/scalers_max_0_7" BEL
        "u_ethernet_readout_interface/scalers_max_0_8" BEL
        "u_ethernet_readout_interface/scalers_max_0_9" BEL
        "u_ethernet_readout_interface/scalers_max_0_10" BEL
        "u_ethernet_readout_interface/scalers_max_0_11" BEL
        "u_ethernet_readout_interface/scalers_max_0_12" BEL
        "u_ethernet_readout_interface/scalers_max_0_13" BEL
        "u_ethernet_readout_interface/scalers_max_0_14" BEL
        "u_ethernet_readout_interface/scalers_max_0_15" BEL
        "u_ethernet_readout_interface/scalers_max_0_16" BEL
        "u_ethernet_readout_interface/scalers_max_0_17" BEL
        "u_ethernet_readout_interface/scalers_max_0_18" BEL
        "u_ethernet_readout_interface/scalers_max_0_19" BEL
        "u_ethernet_readout_interface/scalers_max_0_20" BEL
        "u_ethernet_readout_interface/scalers_max_0_21" BEL
        "u_ethernet_readout_interface/scalers_max_0_22" BEL
        "u_ethernet_readout_interface/scalers_max_0_23" BEL
        "u_ethernet_readout_interface/scalers_max_0_24" BEL
        "u_ethernet_readout_interface/scalers_max_0_25" BEL
        "u_ethernet_readout_interface/scalers_max_0_26" BEL
        "u_ethernet_readout_interface/scalers_max_0_27" BEL
        "u_ethernet_readout_interface/scalers_max_0_28" BEL
        "u_ethernet_readout_interface/scalers_max_0_29" BEL
        "u_ethernet_readout_interface/scalers_max_0_30" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_6" BEL
        "u_ethernet_readout_interface/cal_start01_0" BEL
        "u_ethernet_readout_interface/cal_start01_1" BEL
        "u_ethernet_readout_interface/calfill_type" BEL
        "u_ethernet_readout_interface/calfill_mode_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_start01_0" BEL
        "u_ethernet_readout_interface/calfill_start01_1" BEL
        "u_ethernet_readout_interface/calfill_ch_mask_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_2" BEL
        "u_ethernet_readout_interface/cal_cur_TH_3" BEL
        "u_ethernet_readout_interface/cal_cur_TH_4" BEL
        "u_ethernet_readout_interface/cal_cur_TH_5" BEL
        "u_ethernet_readout_interface/cal_cur_TH_6" BEL
        "u_ethernet_readout_interface/cal_cur_TH_7" BEL
        "u_ethernet_readout_interface/cal_cur_TH_8" BEL
        "u_ethernet_readout_interface/cal_cur_TH_9" BEL
        "u_ethernet_readout_interface/cal_cur_TH_10" BEL
        "u_ethernet_readout_interface/cal_cur_TH_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_0" BEL
        "u_ethernet_readout_interface/_o32674_1" BEL
        "u_ethernet_readout_interface/_o32674_2" BEL
        "u_ethernet_readout_interface/_o32674_3" BEL
        "u_ethernet_readout_interface/_o32674_4" BEL
        "u_ethernet_readout_interface/_o32674_5" BEL
        "u_ethernet_readout_interface/_o32674_6" BEL
        "u_ethernet_readout_interface/_o32674_7" BEL
        "u_ethernet_readout_interface/_o32674_8" BEL
        "u_ethernet_readout_interface/_o32674_9" BEL
        "u_ethernet_readout_interface/_o32674_10" BEL
        "u_ethernet_readout_interface/_o32674_11" BEL
        "u_ethernet_readout_interface/_o32898_1" BEL
        "u_ethernet_readout_interface/_o32898_2" BEL
        "u_ethernet_readout_interface/_o32898_3" BEL
        "u_ethernet_readout_interface/_o32898_4" BEL
        "u_ethernet_readout_interface/_o32898_5" BEL
        "u_ethernet_readout_interface/_o32898_6" BEL
        "u_ethernet_readout_interface/_o32898_7" BEL
        "u_ethernet_readout_interface/_o32898_8" BEL
        "u_ethernet_readout_interface/_o32898_9" BEL
        "u_ethernet_readout_interface/_o32898_10" BEL
        "u_ethernet_readout_interface/_o32898_11" BEL
        "u_ethernet_readout_interface/_o33122_1" BEL
        "u_ethernet_readout_interface/_o33122_2" BEL
        "u_ethernet_readout_interface/_o33122_3" BEL
        "u_ethernet_readout_interface/_o33122_4" BEL
        "u_ethernet_readout_interface/_o33122_5" BEL
        "u_ethernet_readout_interface/_o33122_6" BEL
        "u_ethernet_readout_interface/_o33122_7" BEL
        "u_ethernet_readout_interface/_o33122_8" BEL
        "u_ethernet_readout_interface/_o33122_9" BEL
        "u_ethernet_readout_interface/_o33122_10" BEL
        "u_ethernet_readout_interface/_o33122_11" BEL
        "u_ethernet_readout_interface/_o33346_1" BEL
        "u_ethernet_readout_interface/_o33346_2" BEL
        "u_ethernet_readout_interface/_o33346_3" BEL
        "u_ethernet_readout_interface/_o33346_4" BEL
        "u_ethernet_readout_interface/_o33346_5" BEL
        "u_ethernet_readout_interface/_o33346_6" BEL
        "u_ethernet_readout_interface/_o33346_7" BEL
        "u_ethernet_readout_interface/_o33346_8" BEL
        "u_ethernet_readout_interface/_o33346_9" BEL
        "u_ethernet_readout_interface/_o33346_10" BEL
        "u_ethernet_readout_interface/_o33346_11" BEL
        "u_ethernet_readout_interface/_o33570_1" BEL
        "u_ethernet_readout_interface/_o33570_2" BEL
        "u_ethernet_readout_interface/_o33570_3" BEL
        "u_ethernet_readout_interface/_o33570_4" BEL
        "u_ethernet_readout_interface/_o33570_5" BEL
        "u_ethernet_readout_interface/_o33570_6" BEL
        "u_ethernet_readout_interface/_o33570_7" BEL
        "u_ethernet_readout_interface/_o33570_8" BEL
        "u_ethernet_readout_interface/_o33570_9" BEL
        "u_ethernet_readout_interface/_o33570_10" BEL
        "u_ethernet_readout_interface/_o33570_11" BEL
        "u_ethernet_readout_interface/_o33794_1" BEL
        "u_ethernet_readout_interface/_o33794_2" BEL
        "u_ethernet_readout_interface/_o33794_3" BEL
        "u_ethernet_readout_interface/_o33794_4" BEL
        "u_ethernet_readout_interface/_o33794_5" BEL
        "u_ethernet_readout_interface/_o33794_6" BEL
        "u_ethernet_readout_interface/_o33794_7" BEL
        "u_ethernet_readout_interface/_o33794_8" BEL
        "u_ethernet_readout_interface/_o33794_9" BEL
        "u_ethernet_readout_interface/_o33794_10" BEL
        "u_ethernet_readout_interface/_o33794_11" BEL
        "u_ethernet_readout_interface/_o34018_1" BEL
        "u_ethernet_readout_interface/_o34018_2" BEL
        "u_ethernet_readout_interface/_o34018_3" BEL
        "u_ethernet_readout_interface/_o34018_4" BEL
        "u_ethernet_readout_interface/_o34018_5" BEL
        "u_ethernet_readout_interface/_o34018_6" BEL
        "u_ethernet_readout_interface/_o34018_7" BEL
        "u_ethernet_readout_interface/_o34018_8" BEL
        "u_ethernet_readout_interface/_o34018_9" BEL
        "u_ethernet_readout_interface/_o34018_10" BEL
        "u_ethernet_readout_interface/_o34018_11" BEL
        "u_ethernet_readout_interface/_o34242_1" BEL
        "u_ethernet_readout_interface/_o34242_2" BEL
        "u_ethernet_readout_interface/_o34242_3" BEL
        "u_ethernet_readout_interface/_o34242_4" BEL
        "u_ethernet_readout_interface/_o34242_5" BEL
        "u_ethernet_readout_interface/_o34242_6" BEL
        "u_ethernet_readout_interface/_o34242_7" BEL
        "u_ethernet_readout_interface/_o34242_8" BEL
        "u_ethernet_readout_interface/_o34242_9" BEL
        "u_ethernet_readout_interface/_o34242_10" BEL
        "u_ethernet_readout_interface/_o34242_11" BEL
        "u_ethernet_readout_interface/_o34466_1" BEL
        "u_ethernet_readout_interface/_o34466_2" BEL
        "u_ethernet_readout_interface/_o34466_3" BEL
        "u_ethernet_readout_interface/_o34466_4" BEL
        "u_ethernet_readout_interface/_o34466_5" BEL
        "u_ethernet_readout_interface/_o34466_6" BEL
        "u_ethernet_readout_interface/_o34466_7" BEL
        "u_ethernet_readout_interface/_o34466_8" BEL
        "u_ethernet_readout_interface/_o34466_9" BEL
        "u_ethernet_readout_interface/_o34466_10" BEL
        "u_ethernet_readout_interface/_o34466_11" BEL
        "u_ethernet_readout_interface/_o34690_1" BEL
        "u_ethernet_readout_interface/_o34690_2" BEL
        "u_ethernet_readout_interface/_o34690_3" BEL
        "u_ethernet_readout_interface/_o34690_4" BEL
        "u_ethernet_readout_interface/_o34690_5" BEL
        "u_ethernet_readout_interface/_o34690_6" BEL
        "u_ethernet_readout_interface/_o34690_7" BEL
        "u_ethernet_readout_interface/_o34690_8" BEL
        "u_ethernet_readout_interface/_o34690_9" BEL
        "u_ethernet_readout_interface/_o34690_10" BEL
        "u_ethernet_readout_interface/_o34690_11" BEL
        "u_ethernet_readout_interface/calfill_THset_0" BEL
        "u_ethernet_readout_interface/calfill_THset_1" BEL
        "u_ethernet_readout_interface/calfill_THset_2" BEL
        "u_ethernet_readout_interface/calfill_THset_3" BEL
        "u_ethernet_readout_interface/calfill_THset_4" BEL
        "u_ethernet_readout_interface/calfill_THset_5" BEL
        "u_ethernet_readout_interface/calfill_THset_6" BEL
        "u_ethernet_readout_interface/calfill_THset_7" BEL
        "u_ethernet_readout_interface/calfill_THset_8" BEL
        "u_ethernet_readout_interface/calfill_THset_9" BEL
        "u_ethernet_readout_interface/calfill_THset_10" BEL
        "u_ethernet_readout_interface/calfill_THset_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_0" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_1" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_2" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_3" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_4" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_5" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_6" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_7" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_8" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_9" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_10" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_12" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_13" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_14" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_15" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_16" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_17" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_18" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_19" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_20" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_21" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_22" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_23" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_24" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_25" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_26" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_27" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_28" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_29" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_30" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_31" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_wr_en" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_3" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_4" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_5" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_6" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_7" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_8" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_9" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_10" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_11" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_16" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_17" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_18" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_19" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_20" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_21" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_22" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_23" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_24" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_25" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_26" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_27" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_28" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_29" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_30" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_31" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_0" BEL
        "u_ethernet_readout_interface/clk_enable_counter_1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_2" BEL
        "u_ethernet_readout_interface/clk_enable_counter_3" BEL
        "u_ethernet_readout_interface/clk_enable_counter_4" BEL
        "u_ethernet_readout_interface/clk_enable_counter_5" BEL
        "u_ethernet_readout_interface/clk_enable_counter_6" BEL
        "u_ethernet_readout_interface/clk_enable_counter_7" BEL
        "u_ethernet_readout_interface/clk_enable_counter_8" BEL
        "u_ethernet_readout_interface/clk_enable_counter_9" BEL
        "u_ethernet_readout_interface/clk_enable_counter_10" BEL
        "u_ethernet_readout_interface/clk_enable_counter_11" BEL
        "u_ethernet_readout_interface/clk_enable_counter_12" BEL
        "u_ethernet_readout_interface/stat_cnt_0" BEL
        "u_ethernet_readout_interface/stat_cnt_1" BEL
        "u_ethernet_readout_interface/stat_cnt_2" BEL
        "u_ethernet_readout_interface/stat_cnt_3" BEL
        "u_ethernet_readout_interface/stat_cnt_4" BEL
        "u_ethernet_readout_interface/stat_cnt_5" BEL
        "u_ethernet_readout_interface/stat_cnt_6" BEL
        "u_ethernet_readout_interface/stat_cnt_7" BEL
        "u_ethernet_readout_interface/stat_cnt_8" BEL
        "u_ethernet_readout_interface/stat_cnt_9" BEL
        "u_ethernet_readout_interface/stat_cnt_10" BEL
        "u_ethernet_readout_interface/stat_cnt_11" BEL
        "u_ethernet_readout_interface/stat_cnt_12" BEL
        "u_ethernet_readout_interface/stat_cnt_13" BEL
        "u_ethernet_readout_interface/stat_cnt_14" BEL
        "u_ethernet_readout_interface/stat_cnt_15" BEL
        "u_ethernet_readout_interface/stat_cnt_16" BEL
        "u_ethernet_readout_interface/stat_cnt_17" BEL
        "u_ethernet_readout_interface/stat_cnt_18" BEL
        "u_ethernet_readout_interface/stat_cnt_19" BEL
        "u_ethernet_readout_interface/stat_cnt_20" BEL
        "u_ethernet_readout_interface/stat_cnt_21" BEL
        "u_ethernet_readout_interface/stat_cnt_22" BEL
        "u_ethernet_readout_interface/stat_cnt_23" BEL
        "u_ethernet_readout_interface/stat_cnt_24" BEL
        "u_ethernet_readout_interface/stat_cnt_25" BEL
        "u_ethernet_readout_interface/stat_cnt_26" BEL
        "u_ethernet_readout_interface/stat_cnt_27" BEL
        "u_ethernet_readout_interface/stat_cnt_28" BEL
        "u_ethernet_readout_interface/stat_cnt_29" BEL
        "u_ethernet_readout_interface/stat_cnt_30" BEL
        "u_ethernet_readout_interface/stat_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_31" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd5" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_cnt_0" BEL
        "u_ethernet_readout_interface/rcl_cnt_1" BEL
        "u_ethernet_readout_interface/rcl_cnt_2" BEL
        "u_ethernet_readout_interface/rcl_cnt_3" BEL
        "u_ethernet_readout_interface/rcl_cnt_4" BEL
        "u_ethernet_readout_interface/rcl_cnt_5" BEL
        "u_ethernet_readout_interface/rcl_cnt_6" BEL
        "u_ethernet_readout_interface/rcl_cnt_7" BEL
        "u_ethernet_readout_interface/rcl_cnt_8" BEL
        "u_ethernet_readout_interface/rcl_cnt_9" BEL
        "u_ethernet_readout_interface/rcl_cnt_10" BEL
        "u_ethernet_readout_interface/rcl_cnt_11" BEL
        "u_ethernet_readout_interface/rcl_cnt_12" BEL
        "u_ethernet_readout_interface/rcl_cnt_13" BEL
        "u_ethernet_readout_interface/rcl_cnt_14" BEL
        "u_ethernet_readout_interface/rcl_cnt_15" BEL
        "u_ethernet_readout_interface/rcl_cnt_16" BEL
        "u_ethernet_readout_interface/rcl_cnt_17" BEL
        "u_ethernet_readout_interface/rcl_cnt_18" BEL
        "u_ethernet_readout_interface/rcl_cnt_19" BEL
        "u_ethernet_readout_interface/rcl_cnt_20" BEL
        "u_ethernet_readout_interface/rcl_cnt_21" BEL
        "u_ethernet_readout_interface/rcl_cnt_22" BEL
        "u_ethernet_readout_interface/rcl_cnt_23" BEL
        "u_ethernet_readout_interface/cal_cur_HV_0" BEL
        "u_ethernet_readout_interface/calfill_start" BEL
        "u_ethernet_readout_interface/calfill_HVset_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_rd_en" BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        PIN "u_COUNTER_autoinit_rcl_populate/st.DSP48E_3_pins<92>" BEL
        "u_SamplingLgc/cfg_i_0" BEL "u_SamplingLgc/cfg_i_1" BEL
        "u_SamplingLgc/sstin" BEL "u_SamplingLgc/MAIN_CNT_0" BEL
        "u_SamplingLgc/MAIN_CNT_1" BEL "u_SamplingLgc/MAIN_CNT_2" BEL
        "u_SamplingLgc/MAIN_CNT_3" BEL "u_SamplingLgc/MAIN_CNT_4" BEL
        "u_SamplingLgc/MAIN_CNT_5" BEL "u_SamplingLgc/MAIN_CNT_6" BEL
        "u_SamplingLgc/MAIN_CNT_7" BEL "u_SamplingLgc/MAIN_CNT_8" BEL
        "u_SamplingLgc/next_state_FSM_FFd1" BEL "u_SamplingLgc/clk_cntr_0" BEL
        "u_SamplingLgc/clk_cntr_1" BEL "u_SamplingLgc/wr_addrclr" BEL
        "u_SamplingLgc/trigram_wea" BEL "u_ro_simple/trig_ctime_i_0" BEL
        "u_ro_simple/trig_ctime_i_1" BEL "u_ro_simple/trig_ctime_i_2" BEL
        "u_ro_simple/trig_ctime_i_3" BEL "u_ro_simple/trig_ctime_i_4" BEL
        "u_ro_simple/trig_ctime_i_5" BEL "u_ro_simple/trig_ctime_i_6" BEL
        "u_ro_simple/trig_ctime_i_7" BEL "u_ro_simple/trig_ctime_i_8" BEL
        "u_ro_simple/trig_ctime_i_9" BEL "u_ro_simple/trig_ctime_i_10" BEL
        "u_ro_simple/trig_ctime_i_11" BEL "u_ro_simple/trig_ctime_i_12" BEL
        "u_ro_simple/trig_ctime_i_13" BEL "u_ro_simple/trig_ctime_i_14" BEL
        "u_ro_simple/trig_ctime_i_15" BEL "u_ro_simple/smp_cnt_l_0" BEL
        "u_ro_simple/smp_cnt_l_1" BEL "u_ro_simple/smp_cnt_l_2" BEL
        "u_ro_simple/smp_cnt_l_3" BEL "u_ro_simple/smp_cnt_l_4" BEL
        "u_ro_simple/smp_cnt_l_5" BEL "u_ro_simple/smp_cnt_l_6" BEL
        "u_ro_simple/smp_cnt_l_7" BEL "u_ro_simple/smp_cnt_l_8" BEL
        "u_ro_simple/trg_1" BEL "u_ro_simple/nch_0" BEL "u_ro_simple/nch_1"
        BEL "u_ro_simple/nch_2" BEL "u_ro_simple/nch_3" BEL
        "u_ro_simple/qt_din_0" BEL "u_ro_simple/qt_din_1" BEL
        "u_ro_simple/qt_din_2" BEL "u_ro_simple/qt_din_3" BEL
        "u_ro_simple/qt_din_4" BEL "u_ro_simple/qt_din_5" BEL
        "u_ro_simple/qt_din_6" BEL "u_ro_simple/qt_din_7" BEL
        "u_ro_simple/qt_din_8" BEL "u_ro_simple/qt_din_9" BEL
        "u_ro_simple/qt_din_10" BEL "u_ro_simple/qt_din_11" BEL
        "u_ro_simple/qt_din_12" BEL "u_ro_simple/qt_din_13" BEL
        "u_ro_simple/qt_din_14" BEL "u_ro_simple/qt_din_15" BEL
        "u_ro_simple/qt_din_16" BEL "u_ro_simple/qt_din_17" BEL
        "u_ro_simple/asic_no_0" BEL "u_ro_simple/asic_no_1" BEL
        "u_ro_simple/asic_no_2" BEL "u_ro_simple/asic_no_3" BEL
        "u_ro_simple/win_cnt_0" BEL "u_ro_simple/win_cnt_1" BEL
        "u_ro_simple/win_cnt_2" BEL "u_ro_simple/win_cnt_3" BEL
        "u_ro_simple/win_cnt_4" BEL "u_ro_simple/win_cnt_5" BEL
        "u_ro_simple/win_cnt_6" BEL "u_ro_simple/ro_st_FSM_FFd5" BEL
        "u_ro_simple/ro_st_FSM_FFd4" BEL "u_ro_simple/ro_st_FSM_FFd3" BEL
        "u_ro_simple/ro_st_FSM_FFd2" BEL "u_ro_simple/ro_st_FSM_FFd1" BEL
        "u_ro_simple/busy" BEL "u_ro_simple/is_first_pack" BEL
        "u_ro_simple/qt_fifo_evt_rdy" BEL "u_ro_simple/qt_wr_en" BEL
        "u_ro_simple/Mshreg_trg_0" BEL "u_ro_simple/trg_0" BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92>" BEL
        "uut_pedram/update_req_i0_0" BEL "uut_pedram/u_ram_iface[0].u_ri/dr_0"
        BEL "uut_pedram/u_ram_iface[0].u_ri/dr_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/update_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/rw_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE1b" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/OEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/busy_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/bufstate" BEL
        "uut_pedram/u_ram_iface[0].u_ri/WEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tHZOE_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tREND_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_1" BEL
        "u_TARGETX_DAC_CONTROL/ENABLE_COUNTER" BEL
        "u_TARGETX_DAC_CONTROL/SCLK_i" BEL "u_TARGETX_DAC_CONTROL/SCLK" BEL
        "u_TARGETX_DAC_CONTROL/PCLK" BEL "u_TARGETX_DAC_CONTROL/SIN" BEL
        "u_TARGETX_DAC_CONTROL/cnt_0" BEL "u_TARGETX_DAC_CONTROL/cnt_1" BEL
        "u_TARGETX_DAC_CONTROL/cnt_2" BEL "u_TARGETX_DAC_CONTROL/cnt_3" BEL
        "u_TARGETX_DAC_CONTROL/cnt_4" BEL "u_TARGETX_DAC_CONTROL/cnt_5" BEL
        "u_TARGETX_DAC_CONTROL/cnt_6" BEL "u_TARGETX_DAC_CONTROL/cnt_7" BEL
        "u_TARGETX_DAC_CONTROL/cnt_8" BEL "u_TARGETX_DAC_CONTROL/cnt_9" BEL
        "u_TARGETX_DAC_CONTROL/cnt_10" BEL "u_TARGETX_DAC_CONTROL/cnt_11" BEL
        "u_TARGETX_DAC_CONTROL/cnt_12" BEL "u_TARGETX_DAC_CONTROL/cnt_13" BEL
        "u_TARGETX_DAC_CONTROL/cnt_14" BEL "u_TARGETX_DAC_CONTROL/cnt_15" BEL
        "u_TARGETX_DAC_CONTROL/cnt_16" BEL "u_TARGETX_DAC_CONTROL/cnt_17" BEL
        "u_TARGETX_DAC_CONTROL/cnt_18" BEL "u_TARGETX_DAC_CONTROL/cnt_19" BEL
        "u_TARGETX_DAC_CONTROL/cnt_20" BEL "u_TARGETX_DAC_CONTROL/cnt_21" BEL
        "u_TARGETX_DAC_CONTROL/cnt_22" BEL "u_TARGETX_DAC_CONTROL/cnt_23" BEL
        "u_TARGETX_DAC_CONTROL/cnt_24" BEL "u_TARGETX_DAC_CONTROL/cnt_25" BEL
        "u_TARGETX_DAC_CONTROL/cnt_26" BEL "u_TARGETX_DAC_CONTROL/cnt_27" BEL
        "u_TARGETX_DAC_CONTROL/cnt_28" BEL "u_TARGETX_DAC_CONTROL/cnt_29" BEL
        "u_TARGETX_DAC_CONTROL/cnt_30" BEL "u_TARGETX_DAC_CONTROL/cnt_31" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd5" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd4" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd3" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd2" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_0" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_2" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_3" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_4" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_5" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_6" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_7" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_8" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_9" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_10" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_11" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_12" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_13" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_14" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_15" BEL
        "u_TARGETX_DAC_CONTROL/PCLK_i" BEL "u_TARGETX_DAC_CONTROL/busy" BEL
        "u_TARGETX_DAC_CONTROL/SIN_i" BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL "inst_mpc_adc/clkCounter_0" BEL "inst_mpc_adc/clkCounter_1" BEL
        "inst_mpc_adc/clkCounter_2" BEL "inst_mpc_adc/clkCounter_3" BEL
        "inst_mpc_adc/clkCounter_4" BEL "inst_mpc_adc/clkCounter_5" BEL
        "inst_mpc_adc/clkCounter_6" BEL "inst_mpc_adc/clkCounter_7" BEL
        "inst_mpc_adc/clkCounter_8" BEL "inst_mpc_adc/clkCounter_9" BEL
        "inst_mpc_adc/clkCounter_10" BEL "inst_mpc_adc/i_runADC" BEL
        "inst_pulse_extent/i_state" BEL "inst_pulse_extent/i_extended" BEL
        "inst_pulse_extent/i_counter_0" BEL "inst_pulse_extent/i_counter_1"
        BEL "inst_pulse_extent/i_counter_2" BEL
        "inst_pulse_extent/i_counter_3" BEL "inst_pulse_extent/i_counter_4"
        BEL "inst_pulse_extent/i_counter_5" BEL
        "inst_pulse_extent/i_counter_6" BEL "inst_pulse_extent/i_counter_7"
        BEL "inst_pulse_extent/i_counter_8" BEL
        "inst_pulse_extent/i_counter_9" BEL "inst_pulse_extent/i_counter_10"
        BEL "inst_pulse_extent/i_counter_11" BEL
        "inst_pulse_extent/i_counter_12" BEL "inst_pulse_extent/i_counter_13"
        BEL "inst_pulse_extent/i_counter_14" BEL
        "inst_pulse_extent/i_counter_15" BEL "inst_pulse_extent/i_counter_16"
        BEL "inst_pulse_extent/i_counter_17" BEL
        "inst_pulse_extent/i_counter_18" BEL "inst_pulse_extent/i_counter_19"
        BEL "inst_pulse_extent/i_counter_20" BEL
        "inst_pulse_extent/i_counter_21" BEL "inst_pulse_extent/i_counter_22"
        BEL "inst_pulse_extent/i_counter_23" BEL
        "inst_pulse_extent/i_counter_24" BEL "inst_pulse_extent/i_counter_25"
        BEL "inst_pulse_extent/i_counter_26" BEL
        "inst_pulse_extent/i_counter_27" BEL "inst_pulse_extent/i_counter_28"
        BEL "inst_pulse_extent/i_counter_29" BEL
        "inst_pulse_extent/i_counter_30" BEL "inst_pulse_extent/i_counter_31"
        BEL "inst_pulse_extent/inst_input_edge/i_signal" BEL
        "inst_pulse_extent/inst_input_edge/OUT_RISING" BEL "FDCE_inst_rx_trig"
        BEL "gen_TDC_AMUX_S[0].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[1].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[2].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[3].TOP_TDC_AMUX_S" BEL
        "gen_TOP_AMUX_S[0].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[1].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[2].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[3].TOP_AMUX_FDCE" BEL "FDCE_inst_extrig" BEL
        "FDCE_inst_tx_trig" BEL "FDCE_inst_extrig_LED" BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "rcl_auto_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18_pins<29>"
        PIN "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst/N_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>";
PIN klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst_pins<92>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst"
        PINNAME CLK;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<162>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME RXUSRCLK0;
PIN
        klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<349>
        = BEL
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i"
        PINNAME TXUSRCLK0;
TIMEGRP SYS_CLK2X = BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_we"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/to_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/to_valid_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_12"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_10"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_9"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_8"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_7"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_6"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_5"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_4"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_3"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_2"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[0].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[1].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[2].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_10" PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst_pins<92>"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/axis_bit"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/valid_shift_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/exttrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<162>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<349>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<162>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<349>"
        BEL "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_q0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_1" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_r" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_cnt_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD";
TIMEGRP klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 =
        BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/to_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/to_valid_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_12"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_10"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_9"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_8"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_7"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_6"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_5"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_4"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_3"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_2"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[0].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[1].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[2].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_10" PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst_pins<92>"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/axis_bit"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/valid_shift_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/exttrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_254g"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<162>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<349>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<162>"
        PIN
        "klm_scrod_trig_interface/gen_aurora_ins.aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/CCLT_GEN.gtpa1_dual_i_pins<349>"
        BEL "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_q0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_1" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_r" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_cnt_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD";
TIMEGRP TDC_2X_GRP = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_12"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_10"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_9"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_8"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_7"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_6"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_5"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_4"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_3"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_2"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_1"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_1"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin";
PIN
        klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV_pins<2>
        = BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP TTD_CLK = BEL "klm_scrod_trig_interface/b2tt_ins/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/seq_dcm_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/seq_dcm_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_ig" PIN
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV_pins<2>";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKAWRCLK;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18"
        PINNAME CLKA;
TIMEGRP J_CLK = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        BEL "U_icon_pro/U0/U_ICON/U_TDO_reg" BEL
        "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[30].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[31].u_ramb18/U_RAMB18_pins<28>";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 HIGH 50%;
TS_FPGA_CLK = PERIOD TIMEGRP "FPGA_CLK" 15.722 ns HIGH 50%;
TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP "TDC_2X_GRP"
        TS_TTD_CLK * 2;
TS_klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 =
        PERIOD TIMEGRP
        "klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254"
        TS_TTD_CLK / 2 HIGH 50%;
TS_klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_clk3 = PERIOD
        TIMEGRP
        "klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_clk3"
        TS_TTD_CLK / 0.5 HIGH 50%;
TS_klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127 =
        PERIOD TIMEGRP
        "klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127"
        TS_TTD_CLK HIGH 50%;
PIN extrig_OBUF_inst_pins<1> = BEL "extrig_OBUF_inst" PINNAME OUT;
PIN klm_scrod_trig_interface/mgttxdis_OBUF_GEN[1].mgttxdis_OBUF_pins<1> = BEL
        "klm_scrod_trig_interface/mgttxdis_OBUF_GEN[1].mgttxdis_OBUF" PINNAME
        OUT;
PIN klm_scrod_trig_interface/mgtmod2_OBUF_GEN[1].mgtmod2_OBUF_pins<1> = BEL
        "klm_scrod_trig_interface/mgtmod2_OBUF_GEN[1].mgtmod2_OBUF" PINNAME
        OUT;
PIN klm_scrod_trig_interface/mgtmod1_OBUF_GEN[1].mgtmod1_OBUF_pins<1> = BEL
        "klm_scrod_trig_interface/mgtmod1_OBUF_GEN[1].mgtmod1_OBUF" PINNAME
        OUT;
PIN EX_TRIGGER_SCROD_OBUF_pins<1> = BEL "EX_TRIGGER_SCROD_OBUF" PINNAME OUT;
PIN FDCE_inst_extrig_pins<2> = BEL "FDCE_inst_extrig" PINNAME Q;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN "extrig_OBUF_inst_pins<1>" TIG;
PIN "klm_scrod_trig_interface/mgttxdis_OBUF_GEN[1].mgttxdis_OBUF_pins<1>" TIG;
PIN "klm_scrod_trig_interface/mgtmod2_OBUF_GEN[1].mgtmod2_OBUF_pins<1>" TIG;
PIN "klm_scrod_trig_interface/mgtmod1_OBUF_GEN[1].mgtmod1_OBUF_pins<1>" TIG;
PIN "EX_TRIGGER_SCROD_OBUF_pins<1>" TIG;
PIN "FDCE_inst_extrig_pins<2>" TIG;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

