<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PROYECTO_FINAL_V3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proyecto_final.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="proyecto_final.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="proyecto_final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="proyecto_final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="proyecto_final.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="proyecto_final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proyecto_final.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="proyecto_final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="proyecto_final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="proyecto_final.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="proyecto_final.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="proyecto_final.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="proyecto_final.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proyecto_final.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="proyecto_final.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="proyecto_final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="proyecto_final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="proyecto_final.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="proyecto_final.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="proyecto_final.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proyecto_final.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="proyecto_final.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="proyecto_final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proyecto_final_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="proyecto_final_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proyecto_final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proyecto_final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proyecto_final_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="proyecto_final_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proyecto_final_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proyecto_final_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="proyecto_final_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="proyecto_final_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proyecto_final_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proyecto_final_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="proyecto_final_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="proyecto_final_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proyecto_final_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1719867543" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1719867543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720615761" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1021843493989402491" xil_pn:start_ts="1720615761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720615761" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7771785271299721056" xil_pn:start_ts="1720615761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719867543" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1719867543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720615761" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9199508409869942017" xil_pn:start_ts="1720615761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719867543" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1719867543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720615761" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4084047954893000598" xil_pn:start_ts="1720615761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720617619" xil_pn:in_ck="-6306226845875280687" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6306295042273487302" xil_pn:start_ts="1720617590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="proyecto_final.lso"/>
      <outfile xil_pn:name="proyecto_final.ngc"/>
      <outfile xil_pn:name="proyecto_final.ngr"/>
      <outfile xil_pn:name="proyecto_final.prj"/>
      <outfile xil_pn:name="proyecto_final.stx"/>
      <outfile xil_pn:name="proyecto_final.syr"/>
      <outfile xil_pn:name="proyecto_final.xst"/>
      <outfile xil_pn:name="proyecto_final_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1720617083" xil_pn:in_ck="155098904106" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6761629868126020074" xil_pn:start_ts="1720617083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720617633" xil_pn:in_ck="7828674351847255342" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2286830946891753774" xil_pn:start_ts="1720617622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="proyecto_final.bld"/>
      <outfile xil_pn:name="proyecto_final.ngd"/>
      <outfile xil_pn:name="proyecto_final_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1720617712" xil_pn:in_ck="7828674394465698319" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-2813571987086292429" xil_pn:start_ts="1720617633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="proyecto_final.pcf"/>
      <outfile xil_pn:name="proyecto_final_map.map"/>
      <outfile xil_pn:name="proyecto_final_map.mrp"/>
      <outfile xil_pn:name="proyecto_final_map.ncd"/>
      <outfile xil_pn:name="proyecto_final_map.ngm"/>
      <outfile xil_pn:name="proyecto_final_map.xrpt"/>
      <outfile xil_pn:name="proyecto_final_summary.xml"/>
      <outfile xil_pn:name="proyecto_final_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1720617803" xil_pn:in_ck="2364302107243455880" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="378965794422880756" xil_pn:start_ts="1720617712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="proyecto_final.ncd"/>
      <outfile xil_pn:name="proyecto_final.pad"/>
      <outfile xil_pn:name="proyecto_final.par"/>
      <outfile xil_pn:name="proyecto_final.ptwx"/>
      <outfile xil_pn:name="proyecto_final.unroutes"/>
      <outfile xil_pn:name="proyecto_final.xpi"/>
      <outfile xil_pn:name="proyecto_final_pad.csv"/>
      <outfile xil_pn:name="proyecto_final_pad.txt"/>
      <outfile xil_pn:name="proyecto_final_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1720617873" xil_pn:in_ck="-7782756593617251583" xil_pn:name="TRANEXT_bitFile_zynq" xil_pn:prop_ck="-8808622799194500101" xil_pn:start_ts="1720617833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="proyecto_final.bgn"/>
      <outfile xil_pn:name="proyecto_final.bit"/>
      <outfile xil_pn:name="proyecto_final.drc"/>
      <outfile xil_pn:name="proyecto_final.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1720617308" xil_pn:in_ck="-7782756593617264437" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7848542507718471525" xil_pn:start_ts="1720617306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1720617803" xil_pn:in_ck="7828668768831225355" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1720617785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="proyecto_final.twr"/>
      <outfile xil_pn:name="proyecto_final.twx"/>
    </transform>
  </transforms>

</generated_project>
