<!DOCTYPE HTML>
<html lang="en" class="sidebar-visible no-js light">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>NUMA系统 - itsusinn-books</title>


        <!-- Custom HTML head -->
        
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff" />

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">
        <link rel="stylesheet" href="../css/print.css" media="print">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="../highlight.css">
        <link rel="stylesheet" href="../tomorrow-night.css">
        <link rel="stylesheet" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->

    </head>
    <body>
    <div id="body-container">
        <!-- Provide site root to javascript -->
        <script>
            var path_to_root = "../";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "navy" : "light";
        </script>

        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            var html = document.querySelector('html');
            html.classList.remove('no-js')
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add('js');
        </script>

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            var html = document.querySelector('html');
            var sidebar = null;
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
            }
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <div class="sidebar-scrollbox">
                <ol class="chapter"><li class="chapter-item expanded "><a href="../cpu-memory.html"><strong aria-hidden="true">1.</strong> 每个程序员都应该了解的内存知识</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="../cpu-memory/1-introduction.html"><strong aria-hidden="true">1.1.</strong> 简介</a></li><li class="chapter-item expanded "><a href="../cpu-memory/2-commodity-hardware-today.html"><strong aria-hidden="true">1.2.</strong> 商业硬件现状</a></li><li class="chapter-item expanded "><a href="../cpu-memory/3-cpu-caches.html"><strong aria-hidden="true">1.3.</strong> CPU高速缓存</a></li><li class="chapter-item expanded "><a href="../cpu-memory/4-virtual-memory.html"><strong aria-hidden="true">1.4.</strong> 虚拟缓存</a></li><li class="chapter-item expanded "><a href="../cpu-memory/5-numa-support.html" class="active"><strong aria-hidden="true">1.5.</strong> NUMA系统</a></li><li class="chapter-item expanded "><a href="../cpu-memory/6-bypassing-the-cache.html"><strong aria-hidden="true">1.6.</strong> 高速缓存的优化</a></li><li class="chapter-item expanded "><a href="../cpu-memory/7-multi-thread-optimizations.html"><strong aria-hidden="true">1.7.</strong> 多线程的优化</a></li><li class="chapter-item expanded "><a href="../cpu-memory/8-memory-performance-tools.html"><strong aria-hidden="true">1.8.</strong> 内存性能工具</a></li><li class="chapter-item expanded "><a href="../cpu-memory/9-upcoming-technology.html"><strong aria-hidden="true">1.9.</strong> 未来的技术</a></li></ol></li></ol>
            </div>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle"></div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky bordered">
                    <div class="left-buttons">
                        <button id="sidebar-toggle" class="icon-button" type="button" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </button>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                    </div>

                    <h1 class="menu-title">itsusinn-books</h1>

                    <div class="right-buttons">
                        <a href="../print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>

                    </div>
                </div>

                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h2 id="5-numa-支持"><a class="header" href="#5-numa-支持">5 NUMA 支持</a></h2>
<p>在第二部分中，我们看到在某些机器上，访问物理内存特定区域的成本取决于访问的来源。这种类型的硬件需要操作系统和应用程序特别注意。我们将从 NUMA 硬件的一些细节开始，然后再介绍 Linux 内核为 NUMA 提供的一些支持。</p>
<h3 id="51-numa-hardware"><a class="header" href="#51-numa-hardware">5.1 NUMA Hardware</a></h3>
<p>非均匀内存体系结构越来越普遍。在最简单的 NUMA 形式中，处理器可以具有本地内存（参见图2.3），其访问成本比其他处理器本地内存要便宜。这种类型的 NUMA 系统的成本差异并不高，即 NUMA 因子很低。</p>
<p>NUMA 还特别用于大型机器。我们已经描述了许多处理器访问同一内存所带来的问题。对于商用硬件，所有处理器都将共享同一个北桥（暂不考虑 AMD Opteron NUMA 节点，它们有自己的问题）。这使得北桥成为一个严重的瓶颈，因为所有内存流量都通过它进行路由。当然，大型机器可以使用自定义硬件代替北桥，但是，除非使用的内存芯片具有多个端口，即它们可以从多个总线中使用，否则仍然存在瓶颈。多端口 RAM 很复杂，成本很高，因此几乎不会使用。</p>
<p>复杂度的下一个增加是 AMD 使用的模型，其中一种互连机制（在 AMD 的情况下是 Hypertransport，这是他们从 Digital 获得许可的技术）为未直接连接到 RAM 的处理器提供访问。这种方式可以形成的结构的大小受到限制，除非想任意增加直径（即任意两个节点之间的最大距离）。</p>
<blockquote>
<p><img src="assets/cpumemory.20.png" alt="img" /></p>
<p><strong>Figure 5.1: Hypercubes</strong></p>
</blockquote>
<p>高效的节点拓扑结构是超立方体，它将节点数限制为2C，其中C是每个节点的互连接口数。对于所有带有2n个CPU的系统，超立方体具有最小的直径。图5.1显示了前三个超立方体。每个超立方体的直径为C，这是绝对最小的。AMD的第一代Opteron处理器每个处理器有三个HyperTransport连接。至少有一个处理器必须连接一个Southbridge，这意味着目前可以直接且高效地实现C=2的超立方体。下一代处理器宣布将有四个连接，到那时C=3的超立方体将成为可能。</p>
<p>但这并不意味着不支持更大的处理器积累。一些公司已经开发了交叉开关，允许使用更大的处理器集合（例如Newisys的Horus）。但是这些交叉开关会增加NUMA因素，并且在一定数量的处理器上不再有效。</p>
<p>下一步是连接CPU组并为它们实现共享内存。所有这样的系统都需要专用硬件，绝不是商品系统。这样的设计存在多个复杂度级别。一个仍然非常接近商品机的系统是IBM x445和类似的机器。它们可以作为普通的4U，8路机器购买，带有x86和x86-64处理器。然后可以将两个（在某些时候最多四个）这样的机器连接起来，以共享内存的方式作为一个单一的机器。所使用的互连引入了一个显著的NUMA因素，这是操作系统以及应用程序必须考虑的。</p>
<p>在另一端的系统中，像SGI的Altix就是专门设计用于互连。SGI的NUMAlink互连结构非常快且延迟低，这些都是高性能计算（HPC）的要求，特别是当使用消息传递接口（MPI）时。缺点当然是这种复杂性和专业化非常昂贵。它们可以实现相对较低的NUMA因素，但由于这些机器可以拥有数千个CPU并且互连的容量有限，NUMA因素实际上是动态的，取决于工作负载而可能达到不可接受的水平。</p>
<p>更常见的解决方案是使用高速网络连接商品机集群。但这些不是NUMA机器；它们不实现共享地址空间，因此不属于本文讨论的任何类别。</p>
<h3 id="52-os-support-for-numa"><a class="header" href="#52-os-support-for-numa">5.2 OS Support for NUMA</a></h3>
<p>To support NUMA machines, the OS has to take the distributed nature of the memory into account.  For instance, if a process is run on a given processor, the physical RAM assigned to the process's address space should come from local memory.  Otherwise each instruction has to access remote memory for code and data.  There are special cases to be taken into account which are only present in NUMA machines.  The text segment of DSOs is normally present exactly once in a machine's physical RAM.  But if the DSO is used by processes and threads on all CPUs (for instance, the basic runtime libraries like <code>libc</code>) this means that all but a few processors have to have remote accesses.  The OS ideally would “mirror” such DSOs into each processor's physical RAM and use local copies.  This is an optimization, not a requirement, and generally hard to implement.  It might not be supported or only in a limited fashion.</p>
<p>To avoid making the situation worse, the OS should not migrate a process or thread from one node to another.  The OS should already try to avoid migrating processes on normal multi-processor machines because migrating from one processor to another means the cache content is lost.  If load distribution requires migrating a process or thread off of a processor, the OS can usually pick an arbitrary new processor which has sufficient capacity left.  In NUMA environments the selection of the new processor is a bit more limited.  The newly selected processor should not have higher access costs to the memory the process is using than the old processor; this restricts the list of targets.  If there is no free processor matching that criteria available, the OS has no choice but to migrate to a processor where memory access is more expensive.</p>
<p>In this situation there are two possible ways forward.  First, one can hope the situation is temporary and the process can be migrated back to a better-suited processor.  Alternatively, the OS can also migrate the process's memory to physical pages which are closer to the newly-used processor. This is quite an expensive operation.  Possibly huge amounts of memory have to be copied, albeit not necessarily in one step.  While this is happening the process, at least briefly, has to be stopped so that modifications to the old pages are correctly migrated.  There are a whole list of other requirements for page migration to be efficient and fast.  In short, the OS should avoid it unless it is really necessary.</p>
<p>Generally, it cannot be assumed that all processes on a NUMA machine use the same amount of memory such that, with the distribution of processes across the processors, memory usage is also equally distributed.  In fact, unless the applications running on the machines are very specific (common in the HPC world, but not outside) the memory use will be very unequal.  Some applications will use vast amounts of memory, others hardly any.  This will, sooner or later, lead to problems if memory is always allocated local to the processor where the request is originated.  The system will eventually run out of memory local to nodes running large processes.</p>
<p>In response to these severe problems, memory is, by default, not allocated exclusively on the local node.  To utilize all the system's memory the default strategy is to stripe the memory.  This guarantees equal use of all the memory of the system.  As a side effect, it becomes possible to freely migrate processes between processors since, on average, the access cost to all the memory used does not change.  For small NUMA factors, striping is acceptable but still not optimal (see data in Section 5.4).</p>
<p>This is a pessimization which helps the system avoid severe problems and  makes it more predictable under normal operation.  But it does decrease overall system performance, in some situations significantly. This is why Linux allows the memory allocation rules to be selected by each process.  A process can select a different strategy for itself and its children.  We will introduce the interfaces which can be used for this in Section 6.</p>
<h3 id="53-published-information"><a class="header" href="#53-published-information">5.3 Published Information</a></h3>
<p>The kernel publishes, through the <code>sys</code> pseudo file system (sysfs), information about the processor caches below</p>
<pre><code>/sys/devices/system/cpu/cpu*/cache
</code></pre>
<p>In Section 6.2.1 we will see interfaces which can be used to query the size of the various caches.  What is important here is the topology of the caches.  The directories above contain subdirectories (named <code>index*</code>) which list information about the various caches the CPU possesses.  The files <code>type</code>, <code>level</code>, and <code>shared_cpu_map</code> are the important files in these directories as far as the topology is concerned.  For an Intel Core 2 QX6700 the information looks as in Table 5.1.</p>
<blockquote>
<div class="table-wrapper"><table><thead><tr><th></th><th>type</th><th>level</th><th>shared_cpu_map</th><th></th></tr></thead><tbody>
<tr><td><code>cpu0</code></td><td>index0</td><td>Data</td><td>1</td><td>00000001</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000001</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000003</td></tr>
<tr><td><code>cpu1</code></td><td>index0</td><td>Data</td><td>1</td><td>00000002</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000003</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000003</td></tr>
<tr><td><code>cpu2</code></td><td>index0</td><td>Data</td><td>1</td><td>00000004</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000004</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>0000000c</td></tr>
<tr><td><code>cpu3</code></td><td>index0</td><td>Data</td><td>1</td><td>00000008</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000008</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>0000000c</td></tr>
</tbody></table>
</div>
<p><strong>Table 5.1: <code>sysfs</code> Information for Core 2 CPU Caches</strong></p>
</blockquote>
<p>What this data means is as follows:</p>
<ul>
<li>
<p>Each core {The knowledge that <code>cpu0</code> to <code>cpu3</code>  are cores comes from another place that will be explained shortly.}  has three caches: L1i, L1d, L2.</p>
</li>
<li>
<p>The L1d and L1i caches are not shared with anybody—each core  has its own set of caches.  This is indicated by the bitmap  in shared_cpu_maphaving only one set bit.</p>
</li>
<li>
<p>The L2 cache on <code>cpu0</code> and <code>cpu1</code> is shared, as is the  L2 on <code>cpu2</code> and <code>cpu3</code>.</p>
</li>
</ul>
<p>If the CPU had more cache levels, there would be more <code>index*</code> directories.</p>
<p>For a four-socket, dual-core Opteron machine the cache information looks like Table 5.2:</p>
<blockquote>
<div class="table-wrapper"><table><thead><tr><th></th><th>type</th><th>level</th><th>shared_cpu_map</th><th></th></tr></thead><tbody>
<tr><td><code>cpu0</code></td><td>index0</td><td>Data</td><td>1</td><td>00000001</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000001</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000001</td></tr>
<tr><td><code>cpu1</code></td><td>index0</td><td>Data</td><td>1</td><td>00000002</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000002</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000002</td></tr>
<tr><td><code>cpu2</code></td><td>index0</td><td>Data</td><td>1</td><td>00000004</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000004</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000004</td></tr>
<tr><td><code>cpu3</code></td><td>index0</td><td>Data</td><td>1</td><td>00000008</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000008</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000008</td></tr>
<tr><td><code>cpu4</code></td><td>index0</td><td>Data</td><td>1</td><td>00000010</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000010</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000010</td></tr>
<tr><td><code>cpu5</code></td><td>index0</td><td>Data</td><td>1</td><td>00000020</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000020</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000020</td></tr>
<tr><td><code>cpu6</code></td><td>index0</td><td>Data</td><td>1</td><td>00000040</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000040</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000040</td></tr>
<tr><td><code>cpu7</code></td><td>index0</td><td>Data</td><td>1</td><td>00000080</td></tr>
<tr><td></td><td>index1</td><td>Instruction</td><td>1</td><td>00000080</td></tr>
<tr><td></td><td>index2</td><td>Unified</td><td>2</td><td>00000080</td></tr>
</tbody></table>
</div>
<p><strong>Table 5.2: <code>sysfs</code> Information for Opteron CPU Caches</strong></p>
</blockquote>
<p>As can be seen these processors also have three caches: L1i, L1d, L2.  None of the cores shares any level of cache.  The interesting part for this system is the processor topology.  Without this additional information one cannot make sense of the cache data.  The <code>sys</code> file system exposes this information in the files below</p>
<pre><code>    /sys/devices/system/cpu/cpu*/topology
</code></pre>
<p>Table 5.3 shows the interesting files in this hierarchy for the SMP Opteron machine.</p>
<blockquote>
<div class="table-wrapper"><table><thead><tr><th></th><th><code>physical_package_id</code></th><th><code>core_id</code></th><th><code>core_siblings</code></th><th><code>thread_siblings</code></th></tr></thead><tbody>
<tr><td><code>cpu0</code></td><td>0</td><td>0</td><td>00000003</td><td>00000001</td></tr>
<tr><td><code>cpu1</code></td><td>1</td><td>00000003</td><td>00000002</td><td></td></tr>
<tr><td><code>cpu2</code></td><td>1</td><td>0</td><td>0000000c</td><td>00000004</td></tr>
<tr><td><code>cpu3</code></td><td>1</td><td>0000000c</td><td>00000008</td><td></td></tr>
<tr><td><code>cpu4</code></td><td>2</td><td>0</td><td>00000030</td><td>00000010</td></tr>
<tr><td><code>cpu5</code></td><td>1</td><td>00000030</td><td>00000020</td><td></td></tr>
<tr><td><code>cpu6</code></td><td>3</td><td>0</td><td>000000c0</td><td>00000040</td></tr>
<tr><td><code>cpu7</code></td><td>1</td><td>000000c0</td><td>00000080</td><td></td></tr>
</tbody></table>
</div>
<p><strong>Table 5.3: <code>sysfs</code> Information for Opteron CPU Topology</strong></p>
</blockquote>
<p>Taking Table 5.2 and Table 5.3 together we can see that no CPU has hyper-threads (the <code>thread_siblings</code> bitmaps have one bit set), that the system in fact has four processors (<code>physical_package_id</code> 0 to 3), that each processor has two cores, and that none of the cores share any cache.  This is exactly what corresponds  to earlier Opterons.</p>
<p>What is completely missing in the data provided so far is information about the nature of NUMA on this machine.  Any SMP Opteron machine is a NUMA machine.  For this data we have to look at yet another part of the <code>sys</code> file system which exists on NUMA machines, namely in the hierarchy below</p>
<pre><code>    /sys/devices/system/node
</code></pre>
<p>This directory contains a subdirectory for every NUMA node on the system.  In the node-specific directories there are a number of files.  The important files and their content for the Opteron machine described in the previous two tables are shown in Table 5.4.</p>
<blockquote>
<div class="table-wrapper"><table><thead><tr><th></th><th><code>cpumap</code></th><th><code>distance</code></th></tr></thead><tbody>
<tr><td><code>node0</code></td><td>00000003</td><td>10 20 20 20</td></tr>
<tr><td><code>node1</code></td><td>0000000c</td><td>20 10 20 20</td></tr>
<tr><td><code>node2</code></td><td>00000030</td><td>20 20 10 20</td></tr>
<tr><td><code>node3</code></td><td>000000c0</td><td>20 20 20 10</td></tr>
</tbody></table>
</div>
<p><strong>Table 5.4: <code>sysfs</code> Information for Opteron Nodes</strong></p>
</blockquote>
<p>This information ties all the rest together; now we have a complete picture of the architecture of the machine.  We already know that the machine has four processors.  Each processor constitutes its own node as can be seen by the bits set in the value in <code>cpumap</code> file in the <code>node*</code> directories.  The <code>distance</code> files in those directories contains a set of values, one for each node, which represent a cost of memory accesses at the respective nodes.  In this example all local memory accesses have the cost 10, all remote access to any other node has the cost 20.  {<em>This is, by the way, incorrect.  The ACPI information is apparently wrong since, although the processors used have three coherent HyperTransport links, at least one processor must be connected to a Southbridge.  At least one pair of nodes must therefore have a larger distance.</em>}  This means that, even though the processors are organized as a two-dimensional hypercube (see Figure 5.1), accesses between processors which are not directly connected is not more expensive.  The relative values of the costs should be usable as an estimate of the actual difference of the access times.  The accuracy of all this information is another question.</p>
<h3 id="54-remote-access-costs"><a class="header" href="#54-remote-access-costs">5.4 Remote Access Costs</a></h3>
<p>The distance is relevant, though.  In [amdccnuma] AMD documents the NUMA cost of a four socket machine.  For write operations the numbers are shown in Figure 5.3.</p>
<blockquote>
<p><img src="assets/cpumemory.49.png" alt="img" /></p>
<p><strong>Figure 5.3: Read/Write Performance with Multiple Nodes</strong></p>
</blockquote>
<p>Writes are slower than reads, this is no surprise.  The interesting parts are the costs of the 1- and 2-hop cases.  The two 1-hop cases actually have slightly different costs.  See [amdccnuma] for the details.  The fact we need to remember from this chart is that 2-hop reads and writes are 30% and 49% (respectively) slower than 0-hop reads.  2-hop writes are 32% slower than 0-hop writes, and 17% slower than 1-hop writes. The relative position of processor and memory nodes can make a big difference.  The next generation of processors from AMD will feature four coherent HyperTransport links per processor.  In that case a four socket machine would have diameter of one.  With eight sockets the same problem returns, with a vengeance, since the diameter of a hypercube with eight nodes is three.</p>
<p>All this information is available but it is cumbersome to use.  In Section 6.5 we will see an interface which helps accessing and using this information easier.</p>
<p>The last piece of information the system provides is in the status of a process itself.  It is possible to determine how the memory-mapped files, Copy-On-Write (COW) pages and anonymous memory are distributed over the nodes in the  system. {<em>Copy-On-Write is a method often used in OS implementations when a memory page has one user at first and then has to be copied to allow independent users.  In many situations the copying is unnecessary, at all or at first, in which case it makes sense to only copy when either user modifies the memory.  The operating system intercepts the write operation, duplicates the memory page, and then allows the write instruction to proceed.</em>}  Each process has a file <code>/proc/**PID**/numa_maps</code>, where <code>**PID**</code> is the ID of the process, as shown in Figure 5.2.</p>
<blockquote>
<pre><code>00400000 default file=/bin/cat mapped=3 N3=3
00504000 default file=/bin/cat anon=1 dirty=1 mapped=2 N3=2
00506000 default heap anon=3 dirty=3 active=0 N3=3
38a9000000 default file=/lib64/ld-2.4.so mapped=22 mapmax=47 N1=22
38a9119000 default file=/lib64/ld-2.4.so anon=1 dirty=1 N3=1
38a911a000 default file=/lib64/ld-2.4.so anon=1 dirty=1 N3=1
38a9200000 default file=/lib64/libc-2.4.so mapped=53 mapmax=52 N1=51 N2=2
38a933f000 default file=/lib64/libc-2.4.so
38a943f000 default file=/lib64/libc-2.4.so anon=1 dirty=1 mapped=3 mapmax=32 N1=2 N3=1
38a9443000 default file=/lib64/libc-2.4.so anon=1 dirty=1 N3=1
38a9444000 default anon=4 dirty=4 active=0 N3=4
2b2bbcdce000 default anon=1 dirty=1 N3=1
2b2bbcde4000 default anon=2 dirty=2 N3=2
2b2bbcde6000 default file=/usr/lib/locale/locale-archive mapped=11 mapmax=8 N0=11
7fffedcc7000 default stack anon=2 dirty=2 N3=2
</code></pre>
<p><strong>Figure 5.2: Content of <code>/proc/\*PID\*/numa_maps</code></strong></p>
</blockquote>
<p>The important information in the file is the values for <code>N0</code> to <code>N3</code>, which indicate the number of pages allocated for the memory area on nodes 0 to 3.  It is a good guess that the program was executed on a core on node 3.  The program itself and the dirtied pages are allocated on that node.  Read-only mappings, such as the first mapping for <code>ld-2.4.so</code> and <code>libc-2.4.so</code> as well as the shared file <code>locale-archive</code> are allocated on other nodes.</p>
<p>As we have seen in Figure 5.3 the read performance across nodes falls by 9% and 30% respectively for 1- and 2-hop reads. For execution, such reads are needed and, if the L2 cache is missed, each cache line incurs these additional costs.  All the costs measured for large workloads beyond the size of the cache would have to be increased by 9%/30% if the memory is remote to the processor.</p>
<blockquote>
<p><img src="assets/cpumemory.66.png" alt="img" /></p>
<p><strong>Figure 5.4: Operating on Remote Memory</strong></p>
</blockquote>
<p>To see the effects in the real world we can measure the bandwidth as in Section 3.5.1 but this time with the memory being on a remote node, one hop away.  The result of this test when compared with the data for using local memory can be seen in Figure 5.4.  The numbers have a few big spikes in both directions which are the result of a problem of measuring multi-threaded code and can be ignored.  The important information in this graph is that read operations are always 20% slower.  This is significantly slower than the 9% in Figure 5.3, which is, most likely, not a number for uninterrupted read/write operations and might refer to older processor revisions.  Only AMD knows.</p>
<p>For working set sizes which fit into the caches, the performance of write and copy operations is also 20% slower.  For working sets exceeding the size of the caches, the write performance is not measurably slower than the operation on the local node.  The speed of the interconnect is fast enough to keep up with the memory.  The dominating factor is the time spent waiting on the main memory.</p>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../cpu-memory/4-virtual-memory.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next" href="../cpu-memory/6-bypassing-the-cache.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../cpu-memory/4-virtual-memory.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next" href="../cpu-memory/6-bypassing-the-cache.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>


        <script src="../elasticlunr.min.js"></script>
        <script src="../mark.min.js"></script>
        <script src="../searcher.js"></script>

        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->


    </div>
    </body>
</html>
