/*********************************************************************\r
*This file is part of CycleFC                                         *               
*                                                                     *
*Original code © Ala Hadid 2009 - 2015                                *
*Code maintainance by Snappy Pupper (@snappypupper on Twitter)        *
*Code updated: October 2023                                           *
*                                                                     *                                                                     
*CycleFC is a fork of the original MyNES,                             *
*which is free software: you can redistribute it and/or modify        *
*it under the terms of the GNU General Public License as published by *
*the Free Software Foundation, either version 3 of the License, or    *
*(at your option) any later version.                                  *
*                                                                     *
*You should have received a copy of the GNU General Public License    *
*along with this program.  If not, see <http://www.gnu.org/licenses/>.*
\*********************************************************************/
namespace CycleCore.Nes
{
    class Mapper47 : Mapper
    {
        public Mapper47(NesSystem nesSystem)
            : base(nesSystem) { }
        byte[] reg = new byte[8];
        byte bank = 0;
        byte prg0 = 0;
        byte prg1 = 1;
        byte chr01 = 0;
        byte chr23 = 2;
        byte chr4 = 4;
        byte chr5 = 5;
        byte chr6 = 6;
        byte chr7 = 7;
        byte irq_enable = 0;
        byte irq_counter = 0;
        byte irq_latch = 0;
        public override void Poke(int address, byte data)
        {
            if (address == 0x6000)
            {
                bank = (byte)((data & 0x01) << 1);
                SetBank_CPU();
                SetBank_PPU();
            }
            else if (address >= 0x8000)
            {
                switch (address & 0xE001)
                {
                    case 0x8000:
                        reg[0] = data;
                        SetBank_CPU();
                        SetBank_PPU();
                        break;
                    case 0x8001:
                        reg[1] = data;
                        switch (reg[0] & 0x07)
                        {
                            case 0x00:
                                chr01 = (byte)(data & 0xFE);
                                SetBank_PPU();
                                break;
                            case 0x01:
                                chr23 = (byte)(data & 0xFE);
                                SetBank_PPU();
                                break;
                            case 0x02:
                                chr4 = data;
                                SetBank_PPU();
                                break;
                            case 0x03:
                                chr5 = data;
                                SetBank_PPU();
                                break;
                            case 0x04:
                                chr6 = data;
                                SetBank_PPU();
                                break;
                            case 0x05:
                                chr7 = data;
                                SetBank_PPU();
                                break;
                            case 0x06:
                                prg0 = data;
                                SetBank_CPU();
                                break;
                            case 0x07:
                                prg1 = data;
                                SetBank_CPU();
                                break;
                        }
                        break;
                    case 0xA000:
                        reg[2] = data;
                        if ((data & 0x01) == 0x01)
                            cartridge.Mirroring = Mirroring.ModeHorz;
                        else
                            cartridge.Mirroring = Mirroring.ModeVert;
                        break;
                    case 0xA001:
                        reg[3] = data;
                        break;
                    case 0xC000:
                        reg[4] = data;
                        irq_counter = data;
                        break;
                    case 0xC001:
                        reg[5] = data;
                        irq_latch = data;
                        break;
                    case 0xE000:
                        reg[6] = data;
                        irq_enable = 0;
                        cpu.Interrupt(NesCpu.IsrType.External, false);
                        break;
                    case 0xE001:
                        reg[7] = data;
                        irq_enable = 1;
                        break;
                }
            }
        }
        protected override void Initialize(bool initializing)
        {
            cpuMemory.Map(0x6000, 0x7FFF, Poke);
            if (!cartridge.HasCharRam)
            {
                chr01 = 0;
                chr23 = 2;
                chr4 = 4;
                chr5 = 5;
                chr6 = 6;
                chr7 = 7;
            }
            else
            {
                chr01 = chr23 = chr4 = chr5 = chr6 = chr7 = 0;
            }
            if (cartridge.HasCharRam)
                cpuMemory.FillChr(16);
            SetBank_CPU();
            SetBank_PPU();
        }
        public override void TickScanlineTimer()
        {
            if (irq_enable != 0)
            {
                if ((--irq_counter) == 0)
                {
                    irq_counter = irq_latch;
                    cpu.Interrupt(NesCpu.IsrType.External, true);
                }
            }
        }
        void SetBank_CPU()
        {
            if ((reg[0] & 0x40) == 0x40)
            {
                cpuMemory.Switch8kPrgRom((bank * 8 + 14) * 2, 0);
                cpuMemory.Switch8kPrgRom((bank * 8 + prg1) * 2, 1);
                cpuMemory.Switch8kPrgRom((bank * 8 + prg0) * 2, 2);
                cpuMemory.Switch8kPrgRom((bank * 8 + 15) * 2, 3);
            }
            else
            {
                cpuMemory.Switch8kPrgRom((bank * 8 + prg0) * 2, 0);
                cpuMemory.Switch8kPrgRom((bank * 8 + prg1) * 2, 1);
                cpuMemory.Switch8kPrgRom((bank * 8 + 14) * 2, 2);
                cpuMemory.Switch8kPrgRom((bank * 8 + 15) * 2, 3);
            }
        }
        void SetBank_PPU()
        {
            if (!cartridge.HasCharRam)
            {
                if ((reg[0] & 0x80) == 0x80)
                {
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr4, 0);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr5, 1);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr6, 2);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr7, 3);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr01 + 0, 4);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr01 + 1, 5);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr23 + 0, 6);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr23 + 1, 7);
                }
                else
                {
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr01 + 0, 0);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr01 + 1, 1);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr23 + 0, 2);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr23 + 1, 3);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr4, 4);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr5, 5);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr6, 6);
                    cpuMemory.Switch1kChrRom((bank & 0x02) * 64 + chr7, 7);
                }
            }
        }
        public override void SaveState(StateStream stateStream)
        {
            stateStream.Write(reg);
            stateStream.Write(bank);
            stateStream.Write(prg0);
            stateStream.Write(prg1);
            stateStream.Write(chr01);
            stateStream.Write(chr23);
            stateStream.Write(chr4);
            stateStream.Write(chr5);
            stateStream.Write(chr6);
            stateStream.Write(chr7);
            stateStream.Write(irq_enable);
            stateStream.Write(irq_counter);
            stateStream.Write(irq_latch);
            base.SaveState(stateStream);
        }
        public override void LoadState(StateStream stateStream)
        {
            stateStream.Read(reg);
            bank = stateStream.ReadByte();
            prg0 = stateStream.ReadByte();
            prg1 = stateStream.ReadByte();
            chr01 = stateStream.ReadByte();
            chr23 = stateStream.ReadByte();
            chr4 = stateStream.ReadByte();
            chr5 = stateStream.ReadByte();
            chr6 = stateStream.ReadByte();
            chr7 = stateStream.ReadByte();
            irq_enable = stateStream.ReadByte();
            irq_counter = stateStream.ReadByte();
            irq_latch = stateStream.ReadByte();
            base.LoadState(stateStream);
        }
    }
}