--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50678 paths analyzed, 6742 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.103ns.
--------------------------------------------------------------------------------
Slack:                  10.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.784 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.AQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_1
    SLICE_X4Y19.B2       net (fanout=95)       3.124   f6_addr[1]
    SLICE_X4Y19.DMUX     Topbd                 0.695   f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[1]_rt
                                                       f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.B3       net (fanout=1)        1.823   f4_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.B        Tilo                  0.235   addr_d<3>_0
                                                       f4_mems_control/Mmux_addr_d10
    RAMB16_X0Y4.ADDRA3   net (fanout=4)        2.398   addr_d<3>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.105ns (1.760ns logic, 7.345ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  11.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.950ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X4Y17.A1       net (fanout=11)       2.258   f4_mems_control/Mmux_addr_d19
    SLICE_X4Y17.A        Tilo                  0.254   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.374   addr_d<2>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.950ns (1.808ns logic, 7.142ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  11.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_3 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.784 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_3 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.CQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_3
    SLICE_X4Y19.D2       net (fanout=65)       3.147   f6_addr[3]
    SLICE_X4Y19.DMUX     Topdd                 0.463   f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[3]_rt
                                                       f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.B3       net (fanout=1)        1.823   f4_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.B        Tilo                  0.235   addr_d<3>_0
                                                       f4_mems_control/Mmux_addr_d10
    RAMB16_X0Y4.ADDRA3   net (fanout=4)        2.398   addr_d<3>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.896ns (1.528ns logic, 7.368ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  11.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_7_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.755ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.679 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_7_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   addr_q_7_1
                                                       f6_mems_control/addr_q_7_1
    SLICE_X12Y32.B2      net (fanout=8)        2.709   addr_q_7_1
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y12.ADDRA10 net (fanout=4)        1.997   addr_d<10>_0
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.755ns (1.852ns logic, 6.903ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  11.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.792 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.AQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_1
    SLICE_X4Y19.B2       net (fanout=95)       3.124   f6_addr[1]
    SLICE_X4Y19.DMUX     Topbd                 0.695   f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[1]_rt
                                                       f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.B3       net (fanout=1)        1.823   f4_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.B        Tilo                  0.235   addr_d<3>_0
                                                       f4_mems_control/Mmux_addr_d10
    RAMB16_X0Y6.ADDRA3   net (fanout=4)        2.160   addr_d<3>_1
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (1.760ns logic, 7.107ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.679 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   f6_addr[8]
                                                       f6_mems_control/addr_q_5
    SLICE_X12Y32.B1      net (fanout=93)       2.547   f6_addr[5]
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y12.ADDRA10 net (fanout=4)        1.997   addr_d<10>_0
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.688ns (1.947ns logic, 6.741ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  11.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_2 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.788ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.784 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_2 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_2
    SLICE_X4Y19.C4       net (fanout=96)       2.966   f6_addr[2]
    SLICE_X4Y19.DMUX     Topcd                 0.536   f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[2]_rt
                                                       f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.B3       net (fanout=1)        1.823   f4_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.B        Tilo                  0.235   addr_d<3>_0
                                                       f4_mems_control/Mmux_addr_d10
    RAMB16_X0Y4.ADDRA3   net (fanout=4)        2.398   addr_d<3>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.601ns logic, 7.187ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  11.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_11 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.679 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_11 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   f6_addr[12]
                                                       f6_mems_control/addr_q_11
    SLICE_X12Y32.B3      net (fanout=65)       2.538   f6_addr[11]
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y12.ADDRA10 net (fanout=4)        1.997   addr_d<10>_0
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.630ns (1.898ns logic, 6.732ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  11.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.620ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.679 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.DQ       Tcko                  0.476   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X12Y32.B5      net (fanout=64)       2.528   f6_addr[12]
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y12.ADDRA10 net (fanout=4)        1.997   addr_d<10>_0
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.620ns (1.898ns logic, 6.722ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  11.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_3 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.658ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.792 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_3 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.CQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_3
    SLICE_X4Y19.D2       net (fanout=65)       3.147   f6_addr[3]
    SLICE_X4Y19.DMUX     Topdd                 0.463   f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[3]_rt
                                                       f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.B3       net (fanout=1)        1.823   f4_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.B        Tilo                  0.235   addr_d<3>_0
                                                       f4_mems_control/Mmux_addr_d10
    RAMB16_X0Y6.ADDRA3   net (fanout=4)        2.160   addr_d<3>_1
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.658ns (1.528ns logic, 7.130ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  11.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_7_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.537ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.689 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_7_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   addr_q_7_1
                                                       f6_mems_control/addr_q_7_1
    SLICE_X12Y32.B2      net (fanout=8)        2.709   addr_q_7_1
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y8.ADDRA10  net (fanout=4)        1.779   addr_d<10>_0
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (1.852ns logic, 6.685ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  11.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.598ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X5Y21.A3       net (fanout=11)       1.516   f4_mems_control/Mmux_addr_d19
    SLICE_X5Y21.A        Tilo                  0.259   addr_d<7>_1
                                                       f4_mems_control/Mmux_addr_d151
    RAMB16_X0Y4.ADDRA8   net (fanout=4)        1.759   addr_d<8>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (1.813ns logic, 6.785ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  11.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.596ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.696 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.525   f6_addr[8]
                                                       f6_mems_control/addr_q_6
    SLICE_X12Y42.B2      net (fanout=95)       1.637   f6_addr[6]
    SLICE_X12Y42.B       Tilo                  0.254   f4_din[11]
                                                       f3_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X7Y42.D1       net (fanout=2)        1.358   addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X7Y42.D        Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y41.A3       net (fanout=3)        0.965   f6_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y41.A        Tilo                  0.259   addr_q_2_1
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X4Y43.B1       net (fanout=15)       1.031   f6_mems_control/Mmux_addr_d19
    SLICE_X4Y43.B        Tilo                  0.254   addr_q_6_1
                                                       f6_mems_control/Mmux_addr_d131
    RAMB16_X0Y28.ADDRA6  net (fanout=5)        1.654   addr_d[6]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
                                                       mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (1.951ns logic, 6.645ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.696 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X11Y43.B2      net (fanout=12)       1.732   state_q_FSM_FFd1_5
    SLICE_X11Y43.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X6Y32.C3       net (fanout=7)        1.610   f6_mems_SPI_busy
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X4Y17.A1       net (fanout=11)       2.258   f4_mems_control/Mmux_addr_d19
    SLICE_X4Y17.A        Tilo                  0.254   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.374   addr_d<2>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (1.624ns logic, 6.974ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.689 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   f6_addr[8]
                                                       f6_mems_control/addr_q_5
    SLICE_X12Y32.B1      net (fanout=93)       2.547   f6_addr[5]
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y8.ADDRA10  net (fanout=4)        1.779   addr_d<10>_0
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (1.947ns logic, 6.523ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  11.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_2 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.550ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.792 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_2 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_2
    SLICE_X4Y19.C4       net (fanout=96)       2.966   f6_addr[2]
    SLICE_X4Y19.DMUX     Topcd                 0.536   f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[2]_rt
                                                       f4_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.B3       net (fanout=1)        1.823   f4_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.B        Tilo                  0.235   addr_d<3>_0
                                                       f4_mems_control/Mmux_addr_d10
    RAMB16_X0Y6.ADDRA3   net (fanout=4)        2.160   addr_d<3>_1
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.550ns (1.601ns logic, 6.949ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.523ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.792 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X4Y17.A1       net (fanout=11)       2.258   f4_mems_control/Mmux_addr_d19
    SLICE_X4Y17.A        Tilo                  0.254   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y6.ADDRA2   net (fanout=4)        0.947   addr_d<2>_1
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (1.808ns logic, 6.715ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  11.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.519ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.696 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.525   f6_addr[8]
                                                       f6_mems_control/addr_q_6
    SLICE_X12Y42.B2      net (fanout=95)       1.637   f6_addr[6]
    SLICE_X12Y42.B       Tilo                  0.254   f4_din[11]
                                                       f3_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X7Y42.D1       net (fanout=2)        1.358   addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X7Y42.D        Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y41.A3       net (fanout=3)        0.965   f6_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y41.A        Tilo                  0.259   addr_q_2_1
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X6Y46.C3       net (fanout=15)       1.074   f6_mems_control/Mmux_addr_d19
    SLICE_X6Y46.C        Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d31
    RAMB16_X0Y28.ADDRA11 net (fanout=4)        1.553   addr_d[11]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
                                                       mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.519ns (1.932ns logic, 6.587ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_11 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.412ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_11 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   f6_addr[12]
                                                       f6_mems_control/addr_q_11
    SLICE_X12Y32.B3      net (fanout=65)       2.538   f6_addr[11]
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y8.ADDRA10  net (fanout=4)        1.779   addr_d<10>_0
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.412ns (1.898ns logic, 6.514ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_2_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.517ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.784 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_2_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   addr_q_2_1
                                                       f6_mems_control/addr_q_2_1
    SLICE_X8Y37.D5       net (fanout=1)        0.945   addr_q_2_1
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X4Y17.A1       net (fanout=11)       2.258   f4_mems_control/Mmux_addr_d19
    SLICE_X4Y17.A        Tilo                  0.254   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.374   addr_d<2>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.517ns (1.808ns logic, 6.709ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  11.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X7Y21.A1       net (fanout=11)       1.688   f4_mems_control/Mmux_addr_d19
    SLICE_X7Y21.A        Tilo                  0.259   addr_d<11>_1
                                                       f4_mems_control/Mmux_addr_d31
    RAMB16_X0Y4.ADDRA11  net (fanout=4)        1.493   addr_d<11>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (1.813ns logic, 6.691ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  11.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.DQ       Tcko                  0.476   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X12Y32.B5      net (fanout=64)       2.528   f6_addr[12]
    SLICE_X12Y32.B       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y32.A4      net (fanout=1)        0.640   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X12Y32.A       Tilo                  0.254   f2_din[7]
                                                       f5_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X12Y32.C1      net (fanout=3)        0.559   f5_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X12Y32.C       Tilo                  0.255   f2_din[7]
                                                       f5_mems_control/Mmux_addr_d191
    SLICE_X17Y29.A5      net (fanout=11)       0.998   f5_mems_control/Mmux_addr_d19
    SLICE_X17Y29.A       Tilo                  0.259   addr_d<7>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y8.ADDRA10  net (fanout=4)        1.779   addr_d<10>_0
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.402ns (1.898ns logic, 6.504ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_15 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.495ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_15 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_15
    SLICE_X8Y37.D6       net (fanout=6)        0.923   f6_addr[15]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X4Y17.A1       net (fanout=11)       2.258   f4_mems_control/Mmux_addr_d19
    SLICE_X4Y17.A        Tilo                  0.254   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.374   addr_d<2>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.495ns (1.808ns logic, 6.687ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  11.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.501ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.696 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.525   f6_addr[8]
                                                       f6_mems_control/addr_q_6
    SLICE_X12Y42.B2      net (fanout=95)       1.637   f6_addr[6]
    SLICE_X12Y42.B       Tilo                  0.254   f4_din[11]
                                                       f3_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X7Y42.D1       net (fanout=2)        1.358   addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X7Y42.D        Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y41.A3       net (fanout=3)        0.965   f6_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y41.A        Tilo                  0.259   addr_q_2_1
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X6Y46.D3       net (fanout=15)       1.028   f6_mems_control/Mmux_addr_d19
    SLICE_X6Y46.D        Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        1.581   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
                                                       mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.501ns (1.932ns logic, 6.569ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X6Y20.A2       net (fanout=11)       1.669   f4_mems_control/Mmux_addr_d19
    SLICE_X6Y20.A        Tilo                  0.235   addr_d<13>_1
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X0Y4.ADDRA13  net (fanout=4)        1.514   addr_d<13>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (1.789ns logic, 6.693ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  11.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_3 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.689 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_3 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.CQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_3
    SLICE_X14Y28.D5      net (fanout=65)       3.291   f6_addr[3]
    SLICE_X14Y28.DMUX    Topdd                 0.446   f5_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy[3]
                                                       f6_addr[3]_rt.4
                                                       f5_mems_control/Madd_addr_q[15]_GND_27_o_add_97_OUT_cy<3>
    SLICE_X6Y33.D4       net (fanout=1)        1.275   f5_mems_control/addr_q[15]_GND_27_o_add_97_OUT[3]
    SLICE_X6Y33.D        Tilo                  0.235   addr_d<3>_0
                                                       f5_mems_control/Mmux_addr_d10
    RAMB16_X1Y8.ADDRA3   net (fanout=4)        2.311   addr_d<3>_0
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.388ns (1.511ns logic, 6.877ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  11.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.463ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.784 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AMUX     Tshcko                0.518   f2_MEMS_SPI_CLOCK_OBUF
                                                       f6_mems_spi_master/state_q_FSM_FFd2
    SLICE_X11Y43.B6      net (fanout=86)       1.555   state_q_FSM_FFd2_5
    SLICE_X11Y43.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X6Y32.C3       net (fanout=7)        1.610   f6_mems_SPI_busy
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X4Y17.A1       net (fanout=11)       2.258   f4_mems_control/Mmux_addr_d19
    SLICE_X4Y17.A        Tilo                  0.254   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.374   addr_d<2>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (1.666ns logic, 6.797ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X5Y21.B2       net (fanout=11)       1.700   f4_mems_control/Mmux_addr_d19
    SLICE_X5Y21.B        Tilo                  0.259   addr_d<7>_1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X0Y4.ADDRA7   net (fanout=4)        1.441   addr_d<7>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (1.813ns logic, 6.651ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  11.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.468ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.696 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.525   f6_addr[8]
                                                       f6_mems_control/addr_q_6
    SLICE_X12Y42.B2      net (fanout=95)       1.637   f6_addr[6]
    SLICE_X12Y42.B       Tilo                  0.254   f4_din[11]
                                                       f3_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X7Y42.D1       net (fanout=2)        1.358   addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X7Y42.D        Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y41.A3       net (fanout=3)        0.965   f6_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y41.A        Tilo                  0.259   addr_q_2_1
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X4Y44.A6       net (fanout=15)       0.801   f6_mems_control/Mmux_addr_d19
    SLICE_X4Y44.A        Tilo                  0.254   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d121
    RAMB16_X0Y28.ADDRA5  net (fanout=4)        1.756   addr_d[5]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
                                                       mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.468ns (1.951ns logic, 6.517ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  11.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.454ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.784 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_14
    SLICE_X8Y37.D1       net (fanout=6)        1.378   f6_addr[14]
    SLICE_X8Y37.D        Tilo                  0.254   _n0230<1>3
                                                       f2_mems_control/_n0230<1>31
    SLICE_X6Y32.A1       net (fanout=8)        1.586   _n0230<1>3
    SLICE_X6Y32.A        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y32.C1       net (fanout=2)        0.546   f4_mems_control/addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y32.C        Tilo                  0.235   addr_d<4>_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X5Y20.A1       net (fanout=11)       1.717   f4_mems_control/Mmux_addr_d19
    SLICE_X5Y20.A        Tilo                  0.259   addr_d<5>_1
                                                       f4_mems_control/Mmux_addr_d131
    RAMB16_X0Y4.ADDRA6   net (fanout=4)        1.414   addr_d<6>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.454ns (1.813ns logic, 6.641ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT2/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT4/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT4/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT2/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT3/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT4/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT1/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT3/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT1/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT4/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_6/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f4_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.103|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 50678 paths, 0 nets, and 9681 connections

Design statistics:
   Minimum period:   9.103ns{1}   (Maximum frequency: 109.854MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 13 18:27:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 433 MB



