# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/yoba/intelFPGA_lite/18.1/mdel2/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files {/home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:26 on Sep 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files" /home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 17:08:27 on Sep 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files {/home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files/signext_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:27 on Sep 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files" /home/yoba/Desktop/Trabajos-lab/Arq/TP1/Files/signext_tb.sv 
# -- Compiling module signext_tb
# 
# Top level modules:
# 	signext_tb
# End time: 17:08:27 on Sep 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  signext_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" signext_tb 
# Start time: 17:08:27 on Sep 08,2021
# Loading sv_std.std
# Loading work.signext_tb
# Loading work.signext
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# outputs = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# stdin: <EOF>
# End time: 17:08:37 on Sep 08,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 8
