# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
XDG_VTNR=7
_RDI_DONT_SET_XILINX_AS_PATH=True
XILINX_XD=/tools/Xilinx/SDx/2018.3
XDG_SESSION_ID=c2
XDG_GREETER_DATA_DIR=/var/lib/lightdm-data/steve
CLUTTER_IM_MODULE=xim
DBUS_STARTER_ADDRESS=unix:abstract=/tmp/dbus-K1lJnCesNm,guid=7b08603bce1ed30617db52a45d43672c
GPG_AGENT_INFO=/home/steve/.gnupg/S.gpg-agent:0:1
NVM_CD_FLAGS=
XILINX_DSP=
TERM=xterm-256color
XDG_MENU_PREFIX=gnome-
SHELL=/bin/bash
VTE_VERSION=4205
MAKEFLAGS=
DERBY_HOME=/usr/lib/jvm/java-11-oracle/db
CONDA_SHLVL=1
QT_LINUX_ACCESSIBILITY_ALWAYS_ON=1
MYVIVADO=
CONDA_PROMPT_MODIFIER=(base) 
WINDOWID=90178061
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2018.3/tps/lnx64
GNOME_KEYRING_CONTROL=
UPSTART_SESSION=unix:abstract=/com/ubuntu/upstart-session/1000/2771
HDI_PROCESSOR=x86_64
SYNTH_COMMON=/tools/Xilinx/SDx/2018.3/scripts/rt/data
GTK_MODULES=gail:atk-bridge:unity-gtk-module
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/tools/Xilinx/SDx/2018.3/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/tools/Xilinx/SDK/2018.3/bin:/tools/Xilinx/SDK/2018.3/bin
RDI_OPT_EXT=.o
USER=steve
NVM_DIR=/home/steve/.nvm
LD_LIBRARY_PATH=/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/runtime/lib/x86_64:/tools/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib:/tools/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
QT_ACCESSIBILITY=1
UNITY_HAS_3D_SUPPORT=true
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session0
CONDA_EXE=/home/steve/anaconda3/bin/conda
RDI_PATCHROOT=
TCL_LIBRARY=/tools/Xilinx/SDx/2018.3/tps/tcl/tcl8.5
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
MAKE_TERMOUT=/dev/pts/11
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_PLATFORM=lnx64
ZEITGEIST_DATA_PATH=/home/steve/.local/share/zeitgeist
DEFAULTS_PATH=/usr/share/gconf/ubuntu.default.path
SESSION_MANAGER=local/Steven-F:@/tmp/.ICE-unix/3022,unix/Steven-F:/tmp/.ICE-unix/3022
MAKELEVEL=1
RDI_BUILD=yes
FABRIC_VERSION=hlfv11
MFLAGS=
RT_LIBPATH=/tools/Xilinx/SDx/2018.3/scripts/rt/data
UNITY_DEFAULT_PROFILE=unity
_CE_CONDA=
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/usr/share/upstart/xdg:/etc/xdg
RDI_LIBDIR=/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o
DESKTOP_SESSION=ubuntu
PATH=/tools/Xilinx/Vivado/2018.3/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/SDK/2018.3/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/SDx/2018.3/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/SDK/2018.3/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/SDx/2018.3/bin:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/bin:/tools/Xilinx/SDK/2018.3/bin:/tools/Xilinx/Vivado/2018.3/bin:/tools/Xilinx/SDx/2018.3/tps/lnx64/libxslt/bin:/tools/Xilinx/SDK/2018.3/gnu/arm/lin/bin:/home/steve/anaconda3/bin:/home/steve/anaconda3/condabin:/home/steve/.nvm/versions/node/v8.9.0/bin:/tools/Xilinx/SDK/2018.3/gnu/microblaze/lin/bin:/tools/Xilinx/SDK/2018.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/SDK/2018.3/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/SDK/2018.3/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/SDK/2018.3/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/SDK/2018.3/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/SDK/2018.3/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/SDK/2018.3/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/DocNav:/home/steve/bin:/home/steve/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/lib/jvm/java-11-oracle/bin:/usr/lib/jvm/java-11-oracle/db/bin
QT_QPA_PLATFORMTHEME=appmenu-qt5
QT_IM_MODULE=ibus
CONDA_PREFIX=/home/steve/anaconda3
XDG_SESSION_TYPE=x11
PWD=/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1
JOB=xsession-init
XIL_CHECK_TCL_DEBUG=False
XMODIFIERS=@im
HLFBIN1_1=//home/steve/Fabric/fabric-network/networkup/docker/binaries/v1.1
JAVA_HOME=/usr/lib/jvm/java-11-oracle
GNOME_KEYRING_PID=
LANG=en_US.UTF-8
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2018.3
MANDATORY_PATH=/usr/share/gconf/ubuntu.mandatory.path
GDM_LANG=en_US
HDI_APPROOT=/tools/Xilinx/SDx/2018.3
COMPIZ_CONFIG_PROFILE=ubuntu
IM_CONFIG_PHASE=1
SYSTEMC_HOME=/home/steve/Downloads/systemc-2.3.3/
CHANNEL=foo
XILINX_VIVADO=/tools/Xilinx/Vivado/2018.3
GDMSESSION=ubuntu
_CE_M=
FABRIC_CC_SRC=/home/steve/go/src/github.com/deblk/temp-cc
XILINX_SDK=/tools/Xilinx/SDK/2018.3
DBUS_STARTER_BUS_TYPE=session
SESSIONTYPE=gnome-session
CRYPTO_CONFIG=//home/steve/Fabric/fabric-network/networkup/docker/crypto/v1.1/crypto-config*
GTK2_MODULES=overlay-scrollbar
XILINX_OPENCL=/tools/Xilinx/SDx/2018.3
ISL_IOSTREAMS_RSA=/tools/Xilinx/SDx/2018.3/tps/isl
XDG_SEAT=seat0
SHLVL=5
HOME=/home/steve
RDI_BASEROOT=/tools/Xilinx/SDx
LANGUAGE=en_US
RDI_APPROOT=/tools/Xilinx/SDx/2018.3
UPSTART_INSTANCE=
LOGNAME=steve
XDG_SESSION_DESKTOP=ubuntu
CONDA_PYTHON_EXE=/home/steve/anaconda3/bin/python
UPSTART_EVENTS=starting
PYTHONPATH=/path/to/spooNN/hls-nn-lib/training:
RDI_JAVA_PLATFORM=
MAKE_TERMERR=/dev/pts/11
J2SDKDIR=/usr/lib/jvm/java-11-oracle
QT4_IM_MODULE=xim
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-K1lJnCesNm,guid=7b08603bce1ed30617db52a45d43672c
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop
RDI_BINROOT=/tools/Xilinx/SDx/2018.3/bin
LESSOPEN=| /usr/bin/lesspipe %s
NVM_BIN=/home/steve/.nvm/versions/node/v8.9.0/bin
GOPATH=/home/steve/go
CONDA_DEFAULT_ENV=base
XILINX_SDX=/tools/Xilinx/SDx/2018.3
INSTANCE=
UPSTART_JOB=dbus
RDI_PROG=/tools/Xilinx/SDx/2018.3/bin/unwrapped/lnx64.o/vpl
DBUS_DEBUG_OUTPUT=1
XDG_RUNTIME_DIR=/run/user/1000
DISPLAY=:0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XIL_NO_OVERRIDE=0
XILINX_PLANAHEAD=/tools/Xilinx/SDx/2018.3
J2REDIR=/usr/lib/jvm/java-11-oracle
GTK_IM_MODULE=ibus
XDG_CURRENT_DESKTOP=Unity
HDIPRELDPATH=/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/tools/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/tools/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/tools/Xilinx/SDx/2018.3/lib/lnx64.o:/tools/Xilinx/SDx/2018.3/runtime/lib/x86_64:/tools/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib:/tools/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib
LESSCLOSE=/usr/bin/lesspipe %s %s
RDI_INSTALLVER=2018.3
RDI_DATADIR=/tools/Xilinx/SDx/2018.3/data
XAUTHORITY=/home/steve/.Xauthority
RDI_INSTALLROOT=/tools/Xilinx
_=/tools/Xilinx/SDx/2018.3/bin/unwrapped/lnx64.o/vpl


------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 14 Aug 2019 15:40:42
------------------------------------------
step: running vivado to generate bitstream
timestamp: 14 Aug 2019 15:40:42
launch dir: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado
cmd: /tools/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/ipirun.tcl -messageDb /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 14 August 2019 15:40:49
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 14 August 2019 15:40:49
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 14 August 2019 15:40:52
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files bare.bd]
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 14 August 2019 15:40:54
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 14 August 2019 15:40:55
   -----------------------
   VPL internal step: save_bd_design
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 14 August 2019 15:41:59
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 14 August 2019 15:42:01
   -----------------------
   VPL internal step: assign_bd_address
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 14 August 2019 15:42:01
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 14 August 2019 15:42:02
   -----------------------
   VPL internal step: save_bd_design
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 14 August 2019 15:42:02
   -----------------------
   VPL internal step: writing address_map.xml
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 14 August 2019 15:42:02
   -----------------------
   VPL internal step: writing debug ip layout
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 14 August 2019 15:42:02
   -----------------------
   VPL internal step: generate_target all [get_files bare.bd]
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 14 August 2019 15:42:02
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files bare.bd]]
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 14 August 2019 15:42:34
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 14 August 2019 15:42:47
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files bare.bd]]
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 14 August 2019 15:42:48
   -----------------------
   VPL internal step: writing user synth clock constraints in output/bare_ooc_copy.xdc
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 14 August 2019 15:42:48
   -----------------------
   VPL internal step: add_files output/bare_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 14 August 2019 15:42:48
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 14 August 2019 15:42:48
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 14 August 2019 15:42:48
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 14 August 2019 15:42:55
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 4  
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 14 August 2019 15:42:55
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_ps7_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_axis_dwc_dm_0_tx_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_axis_dwc_dm_1_tx_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_axis_dwc_dm_2_tx_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_axis_dwc_dm_3_tx_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_axis_dwc_dm_4_tx_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s00_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_MLP_1_if_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_dm_4_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_dm_5_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_xbar_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_dm_2_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m01_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_dm_1_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_dm_3_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_MLP_1_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_dm_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_axis_dwc_dm_5_rx_0_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s00_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_auto_pc_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m00_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_xbar_1_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s02_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s02_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s03_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s03_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s04_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s04_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s05_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s05_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m00_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m00_regslice_1_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_auto_pc_1_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m02_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m03_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m04_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m05_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_m06_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s01_data_fifo_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s01_regslice_0_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s00_regslice_1_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launched run bare_s00_data_fifo_1_synth_1
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 14 August 2019 15:50:23
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 14 August 2019 15:53:22
status: success
