#-----------------------------------------------------------
# Vivado v2017.1_sdx_AR70350 (64-bit)
# SW Build 1933108 on Fri Jul 14 11:54:19 MDT 2017
# IP Build 1908669 on Fri Jul 14 13:31:24 MDT 2017
# Start of session at: Wed Feb 21 18:57:51 2018
# Process ID: 12293
# Current directory: /home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp
# Command line: vivado -mode batch -source generate_ip.tcl
# Log file: /home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/vivado.log
# Journal file: /home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/jhpeltenburg/.Xilinx/Vivado/Vivado_init.tcl'
*Modifying Vivado command: launch_runs (aws_proc_overrides.tcl)
script dir /home/jhpeltenburg/projects/aws-fpga/hdk/common/shell_v071417d3/hlx/build/scripts
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.1.op/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.1.op/Vivado/scripts/init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source generate_ip.tcl
# source $::env(HDK_DIR)/common/shell_stable/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# create_project -in_memory -part [DEVICE_TYPE] -force
# read_ip [ list \
#   $::env(CL_DIR)/design/ip/axi_interconnect_top/axi_interconnect_top.xci
# ]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1.op/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_clocks.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/synth/axi_interconnect_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/fifo_generator_v13_1_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/fifo_generator_v13_1_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/sim/axi_interconnect_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_impl_clocks.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/doc/axi_interconnect_v1_7_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_interconnect_top' generated file not found '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_sim_netlist.v'. Please regenerate to continue.
# generate_target all [get_files $::env(CL_DIR)/design/ip/axi_interconnect_top/axi_interconnect_top.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_interconnect_top'...
# synth_ip [get_files $::env(CL_DIR)/design/ip/axi_interconnect_top/axi_interconnect_top.xci] -force
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_interconnect_top'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_interconnect_top'...
create_project -in_memory generateNetlistIP -part xcvu9p-flgb2104-2-i
read_ip /home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1.op/Vivado/data/ip'.
Command: synth_design -top axi_interconnect_top -part xcvu9p-flgb2104-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -52 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1382.879 ; gain = 0.000 ; free physical = 10097 ; free virtual = 30074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_top' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/synth/axi_interconnect_top.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_top' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:30166]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_NUM_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_THREAD_ID_PORT_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S02_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S03_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S04_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S05_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S06_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S07_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S08_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S09_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S00_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S01_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S02_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S03_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S04_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S05_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S06_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S07_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S08_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S09_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S10_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S11_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S12_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S13_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S14_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S15_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S00_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S01_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S02_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S03_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S04_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S05_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S06_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S07_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S08_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S09_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S10_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S11_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S12_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S13_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S14_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S15_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_M00_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_M00_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S00_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S01_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S02_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S03_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S04_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S05_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S06_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S07_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S08_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S09_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S10_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S11_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S12_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S13_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S14_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S15_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S00_AXI_WRITE_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_S01_AXI_WRITE_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_S02_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S03_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S04_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S05_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S06_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S07_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S08_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S09_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S10_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S11_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S12_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S13_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S14_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S15_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S00_AXI_READ_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_S01_AXI_READ_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_S02_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S03_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S04_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S05_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S06_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S07_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S08_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S09_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S10_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S11_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S12_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S13_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S14_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S15_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M00_AXI_WRITE_ISSUING bound to: 32 - type: integer 
	Parameter C_M00_AXI_READ_ISSUING bound to: 32 - type: integer 
	Parameter C_S00_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S02_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S03_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S04_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S05_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S06_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S07_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S08_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S09_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S10_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S11_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S12_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S13_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S14_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S15_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S00_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_S01_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_S02_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S03_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S04_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S05_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S06_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S07_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S08_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S09_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S10_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S11_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S12_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S13_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S14_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S15_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_S01_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_S02_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S03_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S04_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S05_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S06_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S07_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S08_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S09_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S10_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S11_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S12_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S13_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S14_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S15_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_M00_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_S00_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S01_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S02_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S03_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S04_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S05_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S06_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S07_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S08_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S09_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S10_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S11_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S12_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S13_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S14_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S15_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S00_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S01_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S02_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S03_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S04_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S05_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S06_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S07_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S08_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S09_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S10_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S11_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S12_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S13_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S14_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S15_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M00_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M00_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S00_AXI_REGISTER bound to: 1'b1 
	Parameter C_S01_AXI_REGISTER bound to: 1'b1 
	Parameter C_S02_AXI_REGISTER bound to: 1'b0 
	Parameter C_S03_AXI_REGISTER bound to: 1'b0 
	Parameter C_S04_AXI_REGISTER bound to: 1'b0 
	Parameter C_S05_AXI_REGISTER bound to: 1'b0 
	Parameter C_S06_AXI_REGISTER bound to: 1'b0 
	Parameter C_S07_AXI_REGISTER bound to: 1'b0 
	Parameter C_S08_AXI_REGISTER bound to: 1'b0 
	Parameter C_S09_AXI_REGISTER bound to: 1'b0 
	Parameter C_S10_AXI_REGISTER bound to: 1'b0 
	Parameter C_S11_AXI_REGISTER bound to: 1'b0 
	Parameter C_S12_AXI_REGISTER bound to: 1'b0 
	Parameter C_S13_AXI_REGISTER bound to: 1'b0 
	Parameter C_S14_AXI_REGISTER bound to: 1'b0 
	Parameter C_S15_AXI_REGISTER bound to: 1'b0 
	Parameter C_M00_AXI_REGISTER bound to: 1'b1 
	Parameter P_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter P_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter P_OR_DATA_WIDTHS bound to: 512 - type: integer 
	Parameter P_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter P_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter P_M_AXI_HIGH_ADDR bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 512'b00000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter P_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter P_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000011000000000000000000000000000000110 
	Parameter K bound to: 720720 - type: integer 
	Parameter P_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000 
	Parameter P_S_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter P_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter P_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter P_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter P_S_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter P_S_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter P_S_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter P_S_AXI_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_REGISTER bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_interconnect' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:27325]
	Parameter C_BASEFAMILY bound to: virtexuplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 512'b00000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_S_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter C_M_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_INTERCONNECT_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_S_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_S_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_S_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_S_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_M_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_M_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_M_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_AW_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_AR_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_W_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_R_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_B_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_AW_REGISTER bound to: 8 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 8 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 8 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 8 - type: integer 
	Parameter C_M_AXI_B_REGISTER bound to: 8 - type: integer 
	Parameter C_INTERCONNECT_R_REGISTER bound to: 0 - type: integer 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_S_AXI_DEBUG_SLOT bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_SLOT bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_M_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010 
	Parameter P_S_AXI_ID_WIDTH_MAX1 bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000110 
	Parameter P_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_RANGE_CHECK bound to: 0 - type: integer 
	Parameter P_ADDR_DECODE bound to: 0 - type: integer 
	Parameter P_IGNORE_RID bound to: 0 - type: integer 
	Parameter P_AXI3_BYPASS bound to: 0 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000110 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AW_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_AXI_AR_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_AXI_W_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_AXI_R_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_AXI_B_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_AUTO bound to: 8 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 64 - type: integer 
	Parameter C_AWID_RIGHT bound to: 94 - type: integer 
	Parameter C_AWID_LEN bound to: 6 - type: integer 
	Parameter C_AW_SIZE bound to: 100 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 6 - type: integer 
	Parameter C_W_SIZE bound to: 583 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 6 - type: integer 
	Parameter C_B_SIZE bound to: 8 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 64 - type: integer 
	Parameter C_ARID_RIGHT bound to: 94 - type: integer 
	Parameter C_ARID_LEN bound to: 6 - type: integer 
	Parameter C_AR_SIZE bound to: 100 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 6 - type: integer 
	Parameter C_R_SIZE bound to: 521 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11424]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11424]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 100 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice' (1#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 583 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized0' (1#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized1' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized1' (1#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized2' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 521 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized2' (1#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice' (2#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AW_REGISTER bound to: 8 - type: integer 
	Parameter C_AXI_AR_REGISTER bound to: 8 - type: integer 
	Parameter C_AXI_W_REGISTER bound to: 8 - type: integer 
	Parameter C_AXI_R_REGISTER bound to: 8 - type: integer 
	Parameter C_AXI_B_REGISTER bound to: 8 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_AUTO bound to: 8 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 64 - type: integer 
	Parameter C_AWID_RIGHT bound to: 94 - type: integer 
	Parameter C_AWID_LEN bound to: 10 - type: integer 
	Parameter C_AW_SIZE bound to: 104 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 10 - type: integer 
	Parameter C_W_SIZE bound to: 587 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 10 - type: integer 
	Parameter C_B_SIZE bound to: 12 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 64 - type: integer 
	Parameter C_ARID_RIGHT bound to: 94 - type: integer 
	Parameter C_ARID_LEN bound to: 10 - type: integer 
	Parameter C_AR_SIZE bound to: 104 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 10 - type: integer 
	Parameter C_R_SIZE bound to: 525 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized3' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 104 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized3' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized4' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 587 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized4' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized5' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized5' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized6' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 525 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized6' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized0' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank__parameterized0' (3#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_protocol_conv_bank' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20919]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_IGNORE_RID bound to: 0 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI3_BYPASS bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_protocol_conv_bank' (4#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20919]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_converter_bank' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000110 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_M_AXI_ACLK_RATIO bound to: 64'b0000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_HEMISPHERE bound to: si - type: string 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONDITIONAL_PACK bound to: 1 - type: integer 
	Parameter P_NEVER_PACK bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ROUNDING_OFFSET bound to: 360360 - type: integer 
	Parameter P_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_LOAD_CNT bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 64 - type: integer 
	Parameter C_AWID_RIGHT bound to: 94 - type: integer 
	Parameter C_AWID_LEN bound to: 6 - type: integer 
	Parameter C_AW_SIZE bound to: 100 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_W_SIZE bound to: 577 - type: integer 
	Parameter C_W_FIFOGEN_SIZE bound to: 583 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 6 - type: integer 
	Parameter C_B_SIZE bound to: 8 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 64 - type: integer 
	Parameter C_ARID_RIGHT bound to: 94 - type: integer 
	Parameter C_ARID_LEN bound to: 6 - type: integer 
	Parameter C_AR_SIZE bound to: 100 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 6 - type: integer 
	Parameter C_R_SIZE bound to: 521 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5494]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5494]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5494]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5495]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5495]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5495]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5496]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5496]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5496]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5497]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5497]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5498]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5498]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5499]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5499]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter' (5#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_converter_bank' (6#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_converter_bank__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_HEMISPHERE bound to: mi - type: string 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONDITIONAL_PACK bound to: 1 - type: integer 
	Parameter P_NEVER_PACK bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ROUNDING_OFFSET bound to: 360360 - type: integer 
	Parameter P_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_LOAD_CNT bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 64 - type: integer 
	Parameter C_AWID_RIGHT bound to: 94 - type: integer 
	Parameter C_AWID_LEN bound to: 10 - type: integer 
	Parameter C_AW_SIZE bound to: 104 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_W_SIZE bound to: 577 - type: integer 
	Parameter C_W_FIFOGEN_SIZE bound to: 587 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 10 - type: integer 
	Parameter C_B_SIZE bound to: 12 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 64 - type: integer 
	Parameter C_ARID_RIGHT bound to: 94 - type: integer 
	Parameter C_ARID_LEN bound to: 10 - type: integer 
	Parameter C_AR_SIZE bound to: 104 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 10 - type: integer 
	Parameter C_R_SIZE bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter__parameterized0' (6#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_converter_bank__parameterized0' (6#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000110 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 99 - type: integer 
	Parameter P_WIDTH_WACH bound to: 99 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 521 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 577 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo' (34#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank' (35#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 103 - type: integer 
	Parameter P_WIDTH_WACH bound to: 103 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 525 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 577 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo__parameterized0' (35#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank__parameterized0' (35#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_crossbar' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8161]
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_INTERCONNECT_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_R_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_crossbar' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:17479]
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_R_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 105 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 105 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000000010000000000000000000000000001000000000 
	Parameter P_M_AXI_PROTOCOL bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter P_SI_WRITE_CONNECTIVITY bound to: 544'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_SI_READ_CONNECTIVITY bound to: 544'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_MI_WRITE_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_MI_READ_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:18063]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:18063]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000111111 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 526 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 6 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 64 - type: integer 
	Parameter P_NUM_THREADS bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_arbiter_resp' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:3130]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element n_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:3250]
WARNING: [Synth 8-6014] Unused sequential element carry_rr_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:3251]
WARNING: [Synth 8-6014] Unused sequential element mask_rr_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:3252]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_arbiter_resp' (36#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:3130]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 526 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc' (37#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor' (38#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000111111 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 14 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 6 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 64 - type: integer 
	Parameter P_NUM_THREADS bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized0' (38#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized0' (38#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_splitter' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24212]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_splitter' (39#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24212]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_wdata_router' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24753]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_ndeep_srl' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20678]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/SDx/2017.1.op/Vivado/scripts/rt/data/unisim_comp.v:43823]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (40#1) [/opt/Xilinx/SDx/2017.1.op/Vivado/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_ndeep_srl' (41#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20678]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo' (42#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_wdata_router' (43#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24753]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized1' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000001111111 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 526 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 6 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 64 - type: integer 
	Parameter P_NUM_THREADS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized1' (43#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized2' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000001111111 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 14 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 6 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 64 - type: integer 
	Parameter P_NUM_THREADS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized2' (43#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_addr_decoder' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1655]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_TARGET_ENC bound to: 0 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000111111 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_comparator_static' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15130]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 10'b0000000000 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 2 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_carry_and' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:13047]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_carry_and' (44#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:13047]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_comparator_static' (45#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15130]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_comparator_static__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15130]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 10'b0001000000 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 2 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_comparator_static__parameterized0' (45#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:15130]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_addr_decoder' (46#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1655]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_wdata_mux' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24580]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0' (46#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized1' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized1' (46#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_wdata_mux' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24580]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized1' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 1 - type: integer 
	Parameter C_AWID_RIGHT bound to: 31 - type: integer 
	Parameter C_AWID_LEN bound to: 10 - type: integer 
	Parameter C_AW_SIZE bound to: 41 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 10 - type: integer 
	Parameter C_W_SIZE bound to: 587 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 10 - type: integer 
	Parameter C_B_SIZE bound to: 12 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 1 - type: integer 
	Parameter C_ARID_RIGHT bound to: 31 - type: integer 
	Parameter C_ARID_LEN bound to: 10 - type: integer 
	Parameter C_AR_SIZE bound to: 41 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 10 - type: integer 
	Parameter C_R_SIZE bound to: 525 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized7' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 41 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized7' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized8' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 587 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized8' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized1' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_wdata_mux__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24580]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized1' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_ndeep_srl__parameterized0' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20678]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_ndeep_srl__parameterized0' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20678]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized1' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_wdata_mux__parameterized0' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24580]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized2' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 1 - type: integer 
	Parameter C_AWID_RIGHT bound to: 31 - type: integer 
	Parameter C_AWID_LEN bound to: 10 - type: integer 
	Parameter C_AW_SIZE bound to: 41 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 10 - type: integer 
	Parameter C_W_SIZE bound to: 587 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 10 - type: integer 
	Parameter C_B_SIZE bound to: 12 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 1 - type: integer 
	Parameter C_ARID_RIGHT bound to: 31 - type: integer 
	Parameter C_ARID_LEN bound to: 10 - type: integer 
	Parameter C_AR_SIZE bound to: 41 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 10 - type: integer 
	Parameter C_R_SIZE bound to: 525 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized9' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 525 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized9' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized2' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_addr_arbiter' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1286]
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 105 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized2' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized2' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized3' [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized3' (47#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.any_prio_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1457]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.which_prio_hot_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1459]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.which_prio_enc_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1460]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.current_highest_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1461]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.nr_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1501]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.carry_rr_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1502]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.mask_rr_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1503]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1499]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_addr_arbiter' (48#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:1286]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_crossbar' (49#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:17479]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_crossbar' (50#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8161]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_interconnect' (51#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:27325]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_top' (52#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:30166]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_top' (53#1) [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/synth/axi_interconnect_top.v:68]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[31]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[30]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[29]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[28]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[27]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[26]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[25]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[24]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[23]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[22]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[21]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[20]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[19]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[18]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[17]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[16]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[15]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[14]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[13]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[12]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[11]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[10]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[9]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[8]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWVALID
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[31]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[30]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[29]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[28]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[27]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[26]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[25]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[24]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[23]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[22]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[21]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[20]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_WDATA[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1686.754 ; gain = 303.875 ; free physical = 9805 ; free virtual = 29791
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 1686.754 ; gain = 303.875 ; free physical = 9848 ; free virtual = 29835
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S02_AXI_ACLK S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc:49]
WARNING: [Constraints 18-633] Creating clock ACLK with 4 sources. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc:49]
Finished Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3086.801 ; gain = 78.000 ; free physical = 8451 ; free virtual = 28454
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:10 ; elapsed = 00:03:07 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 9032 ; free virtual = 29035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:10 ; elapsed = 00:03:07 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 9032 ; free virtual = 29035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:07 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 9032 ; free virtual = 29035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized0'
INFO: [Synth 8-5544] ROM "s_ready_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized2'
INFO: [Synth 8-5544] ROM "s_ready_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized4'
INFO: [Synth 8-5544] ROM "s_ready_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized6'
INFO: [Synth 8-5544] ROM "s_ready_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23969]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23969]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8054]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23969]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:24002]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized0'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized2'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized4'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized6'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7463]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:8007]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:18 ; elapsed = 00:03:15 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 9121 ; free virtual = 29125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 134   
	   2 Input      5 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 220   
+---Registers : 
	              587 Bit    Registers := 2     
	              583 Bit    Registers := 4     
	              577 Bit    Registers := 3     
	              525 Bit    Registers := 6     
	              521 Bit    Registers := 6     
	              105 Bit    Registers := 2     
	              104 Bit    Registers := 2     
	              100 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 54    
	                1 Bit    Registers := 297   
+---Muxes : 
	   2 Input    587 Bit        Muxes := 1     
	   2 Input    583 Bit        Muxes := 2     
	   2 Input    525 Bit        Muxes := 2     
	   2 Input    521 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 384   
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 128   
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 166   
	   5 Input      2 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 49    
	   2 Input      1 Bit        Muxes := 107   
	   4 Input      1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_interconnect_v1_7_13_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              583 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    583 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              521 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    521 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              104 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              587 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    587 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              525 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    525 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axi_clock_converter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_interconnect_v1_7_13_axi_clock_converter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              521 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              525 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	              105 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_interconnect_v1_7_13_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module axi_interconnect_v1_7_13_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 33    
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 96    
	   3 Input      6 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1     
Module axi_interconnect_v1_7_13_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 33    
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 96    
	   3 Input      6 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1     
Module axi_interconnect_v1_7_13_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 33    
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 96    
	   3 Input      6 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1     
Module axi_interconnect_v1_7_13_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 33    
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 96    
	   3 Input      6 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1     
Module axi_interconnect_v1_7_13_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              525 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.accept_cnt_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:23959]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_no_aresetn_sync.m_axi_reset_out_n_i_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5580]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_no_aresetn_sync.m_axi_reset_out_n_i_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5580]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_no_aresetn_sync.s_axi_reset_out_n_i_reg was removed.  [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:5583]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_reg' and it is trimmed from '587' to '577' bits. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7433]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_reg' and it is trimmed from '587' to '577' bits. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/hdl/axi_interconnect_v1_7_vl_rfs.v:7442]
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[26]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[35]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[8]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[17]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[18]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[19]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[20]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[21]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[22]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[23]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[24]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[25]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[27]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[28]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[29]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[30]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[31]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[32]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[33]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[34]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[1]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[2]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[3]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[4]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[5]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[6]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[7]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[9]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[10]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[11]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[12]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[13]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[14]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[15]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[16]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[62]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[71]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[44]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[53]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[54]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[55]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[56]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[57]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[58]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[59]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[60]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[61]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[63]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[64]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[65]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[66]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[67]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[68]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[69]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[70]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[36]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[37]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[39]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[40]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[41]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[42]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[43]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[45]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[46]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[47]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[48]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[49]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[50]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[51]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[52]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[98]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[107]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[80]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[89]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[90]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[91]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[92]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[93]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[94]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[95]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[96]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[97]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[99]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[100]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[101]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[102]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[103]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[104]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[105]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[106]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[72]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[73]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[74]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[75]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[76]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[77]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[78]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[79]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[81]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[524]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[28].active_region_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[28].active_target_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[29].active_region_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[29].active_target_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[31].active_region_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[31].active_target_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[30].active_region_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[30].active_target_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[24].active_region_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[24].active_target_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[25].active_region_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[25].active_target_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[26].active_region_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[26].active_target_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[27].active_region_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[27].active_target_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[16].active_region_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[16].active_target_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[17].active_region_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[17].active_target_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[18].active_region_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[18].active_target_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[19].active_region_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[19].active_target_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[20].active_region_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[20].active_target_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[21].active_region_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[21].active_target_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[22].active_region_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[22].active_target_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[23].active_region_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[23].active_target_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[4].active_region_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[4].active_target_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[5].active_region_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[6].active_region_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[6].active_target_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[7].active_region_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[7].active_target_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[0].active_region_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[1].active_region_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[1].active_target_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[2].active_region_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[2].active_target_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[3].active_region_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[3].active_target_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[12].active_region_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[12].active_target_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[13].active_region_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[13].active_target_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[14].active_region_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[14].active_target_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[15].active_region_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[15].active_target_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[8].active_region_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[8].active_target_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[9].active_region_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[9].active_target_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[10].active_region_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[10].active_target_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[11].active_region_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[11].active_target_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[28].active_region_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[28].active_target_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[29].active_region_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[29].active_target_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[31].active_region_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[31].active_target_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[30].active_region_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[30].active_target_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[24].active_region_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[24].active_target_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[25].active_region_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[25].active_target_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[26].active_region_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[26].active_target_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[27].active_region_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[27].active_target_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[16].active_region_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[16].active_target_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[17].active_region_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[17].active_target_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[18].active_region_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[18].active_target_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[19].active_region_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[19].active_target_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[20].active_region_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[20].active_target_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[21].active_region_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[21].active_target_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[22].active_region_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[22].active_target_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[23].active_region_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[23].active_target_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[4].active_region_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[4].active_target_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[5].active_region_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd /\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (aw_pipe/storage_data1_reg[16]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw_pipe/storage_data1_reg[7]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw_pipe/storage_data1_reg[6]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw_pipe/storage_data1_reg[5]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw_pipe/storage_data1_reg[4]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data2_reg[582]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data2_reg[581]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data2_reg[580]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data2_reg[579]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data2_reg[578]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data2_reg[577]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data1_reg[582]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data1_reg[581]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data1_reg[580]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data1_reg[579]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data1_reg[578]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w_pipe/storage_data1_reg[577]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar_pipe/storage_data1_reg[16]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar_pipe/storage_data1_reg[7]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar_pipe/storage_data1_reg[6]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar_pipe/storage_data1_reg[5]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar_pipe/storage_data1_reg[4]) is unused and will be removed from module axi_interconnect_v1_7_13_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[104]) is unused and will be removed from module axi_interconnect_v1_7_13_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[93]) is unused and will be removed from module axi_interconnect_v1_7_13_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[92]) is unused and will be removed from module axi_interconnect_v1_7_13_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[91]) is unused and will be removed from module axi_interconnect_v1_7_13_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[90]) is unused and will be removed from module axi_interconnect_v1_7_13_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[86]) is unused and will be removed from module axi_interconnect_v1_7_13_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[31].active_region_reg[255]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[31].active_region_reg[254]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[31].active_region_reg[253]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[31].active_region_reg[252]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[31].active_region_reg[248]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[30].active_region_reg[247]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[30].active_region_reg[246]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[30].active_region_reg[245]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[30].active_region_reg[244]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[30].active_region_reg[240]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[29].active_region_reg[239]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[29].active_region_reg[238]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[29].active_region_reg[237]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[29].active_region_reg[236]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[29].active_region_reg[232]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[28].active_region_reg[231]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[28].active_region_reg[230]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[28].active_region_reg[229]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[28].active_region_reg[228]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[28].active_region_reg[224]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[27].active_region_reg[223]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[27].active_region_reg[222]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[27].active_region_reg[221]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[27].active_region_reg[220]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[27].active_region_reg[216]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[26].active_region_reg[215]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[26].active_region_reg[214]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[26].active_region_reg[213]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[26].active_region_reg[212]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[26].active_region_reg[208]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[25].active_region_reg[207]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[25].active_region_reg[206]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[25].active_region_reg[205]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[25].active_region_reg[204]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[25].active_region_reg[200]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[24].active_region_reg[199]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[24].active_region_reg[198]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[24].active_region_reg[197]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[24].active_region_reg[196]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[24].active_region_reg[192]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[23].active_region_reg[191]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[23].active_region_reg[190]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[23].active_region_reg[189]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[23].active_region_reg[188]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[23].active_region_reg[184]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[22].active_region_reg[183]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[22].active_region_reg[182]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[22].active_region_reg[181]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[22].active_region_reg[180]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[22].active_region_reg[176]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[21].active_region_reg[175]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[21].active_region_reg[174]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[21].active_region_reg[173]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[21].active_region_reg[172]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[21].active_region_reg[168]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[20].active_region_reg[167]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[20].active_region_reg[166]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[20].active_region_reg[165]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[20].active_region_reg[164]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[20].active_region_reg[160]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[19].active_region_reg[159]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[19].active_region_reg[158]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[19].active_region_reg[157]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[19].active_region_reg[156]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[19].active_region_reg[152]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[18].active_region_reg[151]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[18].active_region_reg[150]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[18].active_region_reg[149]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[18].active_region_reg[148]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[18].active_region_reg[144]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[17].active_region_reg[143]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.gen_thread_loop[17].active_region_reg[142]) is unused and will be removed from module axi_interconnect_v1_7_13_si_transactor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:36 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 9119 ; free virtual = 29124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:03:46 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8677 ; free virtual = 28712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:03:48 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8640 ; free virtual = 28675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:54 ; elapsed = 00:03:54 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8632 ; free virtual = 28667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:55 ; elapsed = 00:03:55 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8631 ; free virtual = 28666
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:55 ; elapsed = 00:03:55 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8631 ; free virtual = 28666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 00:03:58 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8616 ; free virtual = 28651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:03:58 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8616 ; free virtual = 28651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:03:58 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8621 ; free virtual = 28656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:03:58 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8621 ; free virtual = 28656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |   107|
|2     |LUT2     |   138|
|3     |LUT3     |  4689|
|4     |LUT4     |   222|
|5     |LUT5     |   100|
|6     |LUT6     |   146|
|7     |MUXCY    |   120|
|8     |RAMB18E2 |    96|
|9     |SRLC32E  |     3|
|10    |FDCE     |    18|
|11    |FDPE     |   126|
|12    |FDRE     | 12245|
|13    |FDSE     |    81|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                                                                        |Module                                                           |Cells |
+------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                                                             |                                                                 | 18091|
|2     |  inst                                                                                          |axi_interconnect_v1_7_13_top                                     | 18091|
|3     |    axi_interconnect_inst                                                                       |axi_interconnect_v1_7_13_axi_interconnect                        | 18086|
|4     |      crossbar_samd                                                                             |axi_interconnect_v1_7_13_axi_crossbar                            |  2728|
|5     |        \gen_samd.crossbar_samd                                                                 |axi_interconnect_v1_7_13_crossbar                                |  2726|
|6     |          \gen_crossbar.addr_arbiter_ar                                                         |axi_interconnect_v1_7_13_addr_arbiter                            |   123|
|7     |          \gen_crossbar.addr_arbiter_aw                                                         |axi_interconnect_v1_7_13_addr_arbiter_258                        |   132|
|8     |          \gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w                            |axi_interconnect_v1_7_13_wdata_mux                               |   606|
|9     |            \gen_wmux.mux_w                                                                     |axi_interconnect_v1_7_13_mux_enc__parameterized1                 |   576|
|10    |            \gen_wmux.wmux_aw_fifo                                                              |axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0       |    30|
|11    |              \gen_srls[0].gen_rep[0].srl_nx1                                                   |axi_interconnect_v1_7_13_ndeep_srl_269                           |     1|
|12    |          \gen_crossbar.gen_master_slots[0].reg_slice_mi                                        |axi_interconnect_v1_7_13_axi_register_slice__parameterized1      |  1654|
|13    |            b_pipe                                                                              |axi_interconnect_v1_7_13_axic_register_slice__parameterized5_267 |    37|
|14    |            r_pipe                                                                              |axi_interconnect_v1_7_13_axic_register_slice__parameterized6_268 |  1616|
|15    |          \gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w                            |axi_interconnect_v1_7_13_wdata_mux__parameterized0               |     7|
|16    |            \gen_wmux.wmux_aw_fifo                                                              |axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized1       |     7|
|17    |          \gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar                         |axi_interconnect_v1_7_13_si_transactor                           |    22|
|18    |            \gen_multi_thread.arbiter_resp_inst                                                 |axi_interconnect_v1_7_13_arbiter_resp_266                        |     6|
|19    |          \gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw                        |axi_interconnect_v1_7_13_si_transactor__parameterized0           |    23|
|20    |            \gen_multi_thread.arbiter_resp_inst                                                 |axi_interconnect_v1_7_13_arbiter_resp_265                        |     8|
|21    |          \gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si                          |axi_interconnect_v1_7_13_splitter                                |     7|
|22    |          \gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w                          |axi_interconnect_v1_7_13_wdata_router                            |    41|
|23    |            wrouter_aw_fifo                                                                     |axi_interconnect_v1_7_13_axic_reg_srl_fifo_263                   |    41|
|24    |              \gen_srls[0].gen_rep[0].srl_nx1                                                   |axi_interconnect_v1_7_13_ndeep_srl_264                           |     3|
|25    |          \gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar                         |axi_interconnect_v1_7_13_si_transactor__parameterized1           |    22|
|26    |            \gen_multi_thread.arbiter_resp_inst                                                 |axi_interconnect_v1_7_13_arbiter_resp_262                        |     6|
|27    |          \gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw                        |axi_interconnect_v1_7_13_si_transactor__parameterized2           |    23|
|28    |            \gen_multi_thread.arbiter_resp_inst                                                 |axi_interconnect_v1_7_13_arbiter_resp                            |     8|
|29    |          \gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si                          |axi_interconnect_v1_7_13_splitter_259                            |     7|
|30    |          \gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w                          |axi_interconnect_v1_7_13_wdata_router_260                        |    40|
|31    |            wrouter_aw_fifo                                                                     |axi_interconnect_v1_7_13_axic_reg_srl_fifo                       |    40|
|32    |              \gen_srls[0].gen_rep[0].srl_nx1                                                   |axi_interconnect_v1_7_13_ndeep_srl                               |     3|
|33    |          \gen_crossbar.splitter_aw_mi                                                          |axi_interconnect_v1_7_13_splitter_261                            |     4|
|34    |      mi_converter_bank                                                                         |axi_interconnect_v1_7_13_converter_bank__parameterized0          |    27|
|35    |        \gen_conv_slot[0].clock_conv_inst                                                       |axi_interconnect_v1_7_13_axi_clock_converter__parameterized0     |    27|
|36    |      mi_data_fifo_bank                                                                         |axi_interconnect_v1_7_13_data_fifo_bank__parameterized0          |  1478|
|37    |        \gen_fifo_slot[0].data_fifo_inst                                                        |axi_interconnect_v1_7_13_axi_data_fifo__parameterized0           |  1478|
|38    |          \gen_fifo.fifo_gen_inst                                                               |fifo_generator_v13_1_4__parameterized0                           |  1473|
|39    |            inst_fifo_gen                                                                       |fifo_generator_v13_1_4_synth__parameterized0                     |  1473|
|40    |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                          |fifo_generator_top__parameterized1                               |   710|
|41    |                \grf.rf                                                                         |fifo_generator_ramfifo__parameterized1                           |   710|
|42    |                  \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic_235                                                     |    66|
|43    |                    \gr1.gr1_int.rfwft                                                          |rd_fwft_253                                                      |    21|
|44    |                    \grss.rsts                                                                  |rd_status_flags_ss_254                                           |    13|
|45    |                      c1                                                                        |compare_256                                                      |     6|
|46    |                      c2                                                                        |compare_257                                                      |     5|
|47    |                    rpntr                                                                       |rd_bin_cntr_255                                                  |    32|
|48    |                  \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic_236                                                     |    61|
|49    |                    \gwss.wsts                                                                  |wr_status_flags_ss_249                                           |    17|
|50    |                      c0                                                                        |compare_251                                                      |     6|
|51    |                      c1                                                                        |compare_252                                                      |     5|
|52    |                    wpntr                                                                       |wr_bin_cntr_250                                                  |    44|
|53    |                  \gntv_or_sync_fifo.mem                                                        |memory__parameterized1                                           |   540|
|54    |                    \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6__parameterized3                               |    15|
|55    |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth__parameterized1                         |    15|
|56    |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top__parameterized1                                  |    15|
|57    |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr__parameterized1                         |    15|
|58    |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width__parameterized31                          |     1|
|59    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized31                        |     1|
|60    |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized41                          |     1|
|61    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized41                        |     1|
|62    |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized42                          |     1|
|63    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized42                        |     1|
|64    |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized43                          |     1|
|65    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized43                        |     1|
|66    |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized44                          |     1|
|67    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized44                        |     1|
|68    |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized45                          |     1|
|69    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized45                        |     1|
|70    |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized32                          |     1|
|71    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized32                        |     1|
|72    |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized33                          |     1|
|73    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized33                        |     1|
|74    |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized34                          |     1|
|75    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized34                        |     1|
|76    |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized35                          |     1|
|77    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized35                        |     1|
|78    |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized36                          |     1|
|79    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized36                        |     1|
|80    |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized37                          |     1|
|81    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized37                        |     1|
|82    |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized38                          |     1|
|83    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized38                        |     1|
|84    |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized39                          |     1|
|85    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized39                        |     1|
|86    |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized40                          |     1|
|87    |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized40                        |     1|
|88    |                  rstblk                                                                        |reset_blk_ramfifo_237                                            |    43|
|89    |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff_238                                              |     1|
|90    |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_239                                              |     2|
|91    |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_240                                              |     1|
|92    |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_241                                              |     1|
|93    |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_242                                              |     3|
|94    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_243                                              |     1|
|95    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_244                                              |     1|
|96    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_245                                              |     2|
|97    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_246                                              |     2|
|98    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_247                                              |     2|
|99    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_248                                              |     2|
|100   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                         |fifo_generator_top_171                                           |   763|
|101   |                \grf.rf                                                                         |fifo_generator_ramfifo_172                                       |   763|
|102   |                  \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic_173                                                     |    66|
|103   |                    \gr1.gr1_int.rfwft                                                          |rd_fwft_230                                                      |    21|
|104   |                    \grss.rsts                                                                  |rd_status_flags_ss_231                                           |    13|
|105   |                      c1                                                                        |compare_233                                                      |     6|
|106   |                      c2                                                                        |compare_234                                                      |     5|
|107   |                    rpntr                                                                       |rd_bin_cntr_232                                                  |    32|
|108   |                  \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic_174                                                     |    61|
|109   |                    \gwss.wsts                                                                  |wr_status_flags_ss_226                                           |    17|
|110   |                      c0                                                                        |compare_228                                                      |     6|
|111   |                      c1                                                                        |compare_229                                                      |     5|
|112   |                    wpntr                                                                       |wr_bin_cntr_227                                                  |    44|
|113   |                  \gntv_or_sync_fifo.mem                                                        |memory_175                                                       |   594|
|114   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6_188                                           |    17|
|115   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth_189                                     |    17|
|116   |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top_190                                              |    17|
|117   |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr_191                                     |    17|
|118   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width_192                                       |     1|
|119   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper_225                                     |     1|
|120   |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized9_193                       |     1|
|121   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized9_224                     |     1|
|122   |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized10_194                      |     1|
|123   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized10_223                    |     1|
|124   |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized11_195                      |     1|
|125   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized11_222                    |     1|
|126   |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized12_196                      |     1|
|127   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized12_221                    |     1|
|128   |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized13_197                      |     1|
|129   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized13_220                    |     1|
|130   |                            \ramloop[15].ram.r                                                  |blk_mem_gen_prim_width__parameterized14_198                      |     1|
|131   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized14_219                    |     1|
|132   |                            \ramloop[16].ram.r                                                  |blk_mem_gen_prim_width__parameterized15_199                      |     1|
|133   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized15_218                    |     1|
|134   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized0_200                       |     1|
|135   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized0_217                     |     1|
|136   |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized1_201                       |     1|
|137   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized1_216                     |     1|
|138   |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized2_202                       |     1|
|139   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized2_215                     |     1|
|140   |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized3_203                       |     1|
|141   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized3_214                     |     1|
|142   |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized4_204                       |     1|
|143   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized4_213                     |     1|
|144   |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized5_205                       |     1|
|145   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized5_212                     |     1|
|146   |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized6_206                       |     1|
|147   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized6_211                     |     1|
|148   |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized7_207                       |     1|
|149   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized7_210                     |     1|
|150   |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized8_208                       |     1|
|151   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized8_209                     |     1|
|152   |                  rstblk                                                                        |reset_blk_ramfifo_176                                            |    42|
|153   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff_177                                              |     1|
|154   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_178                                              |     2|
|155   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_179                                              |     1|
|156   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_180                                              |     1|
|157   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_181                                              |     3|
|158   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_182                                              |     1|
|159   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_183                                              |     1|
|160   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_184                                              |     2|
|161   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_185                                              |     2|
|162   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_186                                              |     2|
|163   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_187                                              |     2|
|164   |      mi_register_slice_bank                                                                    |axi_interconnect_v1_7_13_register_slice_bank__parameterized0     |  3566|
|165   |        \gen_reg_slot[0].register_slice_inst                                                    |axi_interconnect_v1_7_13_axi_register_slice__parameterized0      |  3566|
|166   |          ar_pipe                                                                               |axi_interconnect_v1_7_13_axic_register_slice__parameterized3     |   104|
|167   |          aw_pipe                                                                               |axi_interconnect_v1_7_13_axic_register_slice__parameterized3_170 |   102|
|168   |          b_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized5     |    18|
|169   |          r_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized6     |  1593|
|170   |          w_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized4     |  1748|
|171   |      si_converter_bank                                                                         |axi_interconnect_v1_7_13_converter_bank                          |    56|
|172   |        \gen_conv_slot[0].clock_conv_inst                                                       |axi_interconnect_v1_7_13_axi_clock_converter                     |    28|
|173   |        \gen_conv_slot[1].clock_conv_inst                                                       |axi_interconnect_v1_7_13_axi_clock_converter_169                 |    28|
|174   |      si_data_fifo_bank                                                                         |axi_interconnect_v1_7_13_data_fifo_bank                          |  2945|
|175   |        \gen_fifo_slot[0].data_fifo_inst                                                        |axi_interconnect_v1_7_13_axi_data_fifo                           |  1472|
|176   |          \gen_fifo.fifo_gen_inst                                                               |fifo_generator_v13_1_4__1                                        |  1469|
|177   |            inst_fifo_gen                                                                       |fifo_generator_v13_1_4_synth_44                                  |  1469|
|178   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                          |fifo_generator_top__parameterized0_45                            |   706|
|179   |                \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0_110                       |   706|
|180   |                  \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic_111                                                     |    66|
|181   |                    \gr1.gr1_int.rfwft                                                          |rd_fwft_164                                                      |    21|
|182   |                    \grss.rsts                                                                  |rd_status_flags_ss_165                                           |    13|
|183   |                      c1                                                                        |compare_167                                                      |     6|
|184   |                      c2                                                                        |compare_168                                                      |     5|
|185   |                    rpntr                                                                       |rd_bin_cntr_166                                                  |    32|
|186   |                  \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic_112                                                     |    61|
|187   |                    \gwss.wsts                                                                  |wr_status_flags_ss_160                                           |    17|
|188   |                      c0                                                                        |compare_162                                                      |     6|
|189   |                      c1                                                                        |compare_163                                                      |     5|
|190   |                    wpntr                                                                       |wr_bin_cntr_161                                                  |    44|
|191   |                  \gntv_or_sync_fifo.mem                                                        |memory__parameterized0_113                                       |   536|
|192   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6__parameterized1_126                           |    15|
|193   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth__parameterized0_127                     |    15|
|194   |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top__parameterized0_128                              |    15|
|195   |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr__parameterized0_129                     |    15|
|196   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width__parameterized16_130                      |     1|
|197   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized16_159                    |     1|
|198   |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized26_131                      |     1|
|199   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized26_158                    |     1|
|200   |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized27_132                      |     1|
|201   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized27_157                    |     1|
|202   |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized28_133                      |     1|
|203   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized28_156                    |     1|
|204   |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized29_134                      |     1|
|205   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized29_155                    |     1|
|206   |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized30_135                      |     1|
|207   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized30_154                    |     1|
|208   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized17_136                      |     1|
|209   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized17_153                    |     1|
|210   |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized18_137                      |     1|
|211   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized18_152                    |     1|
|212   |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized19_138                      |     1|
|213   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized19_151                    |     1|
|214   |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized20_139                      |     1|
|215   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized20_150                    |     1|
|216   |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized21_140                      |     1|
|217   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized21_149                    |     1|
|218   |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized22_141                      |     1|
|219   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized22_148                    |     1|
|220   |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized23_142                      |     1|
|221   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized23_147                    |     1|
|222   |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized24_143                      |     1|
|223   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized24_146                    |     1|
|224   |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized25_144                      |     1|
|225   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized25_145                    |     1|
|226   |                  rstblk                                                                        |reset_blk_ramfifo_114                                            |    43|
|227   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff_115                                              |     1|
|228   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_116                                              |     2|
|229   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_117                                              |     1|
|230   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_118                                              |     1|
|231   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_119                                              |     3|
|232   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_120                                              |     1|
|233   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_121                                              |     1|
|234   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_122                                              |     2|
|235   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_123                                              |     2|
|236   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_124                                              |     2|
|237   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_125                                              |     2|
|238   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                         |fifo_generator_top_46                                            |   763|
|239   |                \grf.rf                                                                         |fifo_generator_ramfifo_47                                        |   763|
|240   |                  \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic_48                                                      |    66|
|241   |                    \gr1.gr1_int.rfwft                                                          |rd_fwft_105                                                      |    21|
|242   |                    \grss.rsts                                                                  |rd_status_flags_ss_106                                           |    13|
|243   |                      c1                                                                        |compare_108                                                      |     6|
|244   |                      c2                                                                        |compare_109                                                      |     5|
|245   |                    rpntr                                                                       |rd_bin_cntr_107                                                  |    32|
|246   |                  \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic_49                                                      |    61|
|247   |                    \gwss.wsts                                                                  |wr_status_flags_ss_101                                           |    17|
|248   |                      c0                                                                        |compare_103                                                      |     6|
|249   |                      c1                                                                        |compare_104                                                      |     5|
|250   |                    wpntr                                                                       |wr_bin_cntr_102                                                  |    44|
|251   |                  \gntv_or_sync_fifo.mem                                                        |memory_50                                                        |   594|
|252   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6_63                                            |    17|
|253   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth_64                                      |    17|
|254   |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top_65                                               |    17|
|255   |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr_66                                      |    17|
|256   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width_67                                        |     1|
|257   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper_100                                     |     1|
|258   |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized9_68                        |     1|
|259   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized9_99                      |     1|
|260   |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized10_69                       |     1|
|261   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized10_98                     |     1|
|262   |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized11_70                       |     1|
|263   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized11_97                     |     1|
|264   |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized12_71                       |     1|
|265   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized12_96                     |     1|
|266   |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized13_72                       |     1|
|267   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized13_95                     |     1|
|268   |                            \ramloop[15].ram.r                                                  |blk_mem_gen_prim_width__parameterized14_73                       |     1|
|269   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized14_94                     |     1|
|270   |                            \ramloop[16].ram.r                                                  |blk_mem_gen_prim_width__parameterized15_74                       |     1|
|271   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized15_93                     |     1|
|272   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized0_75                        |     1|
|273   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized0_92                      |     1|
|274   |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized1_76                        |     1|
|275   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized1_91                      |     1|
|276   |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized2_77                        |     1|
|277   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized2_90                      |     1|
|278   |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized3_78                        |     1|
|279   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized3_89                      |     1|
|280   |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized4_79                        |     1|
|281   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized4_88                      |     1|
|282   |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized5_80                        |     1|
|283   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized5_87                      |     1|
|284   |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized6_81                        |     1|
|285   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized6_86                      |     1|
|286   |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized7_82                        |     1|
|287   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized7_85                      |     1|
|288   |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized8_83                        |     1|
|289   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized8_84                      |     1|
|290   |                  rstblk                                                                        |reset_blk_ramfifo_51                                             |    42|
|291   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff_52                                               |     1|
|292   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_53                                               |     2|
|293   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_54                                               |     1|
|294   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_55                                               |     1|
|295   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_56                                               |     3|
|296   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_57                                               |     1|
|297   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_58                                               |     1|
|298   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_59                                               |     2|
|299   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_60                                               |     2|
|300   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_61                                               |     2|
|301   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_62                                               |     2|
|302   |        \gen_fifo_slot[1].data_fifo_inst                                                        |axi_interconnect_v1_7_13_axi_data_fifo_7                         |  1473|
|303   |          \gen_fifo.fifo_gen_inst                                                               |fifo_generator_v13_1_4                                           |  1469|
|304   |            inst_fifo_gen                                                                       |fifo_generator_v13_1_4_synth                                     |  1469|
|305   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                          |fifo_generator_top__parameterized0                               |   706|
|306   |                \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0                           |   706|
|307   |                  \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic_21                                                      |    66|
|308   |                    \gr1.gr1_int.rfwft                                                          |rd_fwft_39                                                       |    21|
|309   |                    \grss.rsts                                                                  |rd_status_flags_ss_40                                            |    13|
|310   |                      c1                                                                        |compare_42                                                       |     6|
|311   |                      c2                                                                        |compare_43                                                       |     5|
|312   |                    rpntr                                                                       |rd_bin_cntr_41                                                   |    32|
|313   |                  \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic_22                                                      |    61|
|314   |                    \gwss.wsts                                                                  |wr_status_flags_ss_35                                            |    17|
|315   |                      c0                                                                        |compare_37                                                       |     6|
|316   |                      c1                                                                        |compare_38                                                       |     5|
|317   |                    wpntr                                                                       |wr_bin_cntr_36                                                   |    44|
|318   |                  \gntv_or_sync_fifo.mem                                                        |memory__parameterized0                                           |   536|
|319   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6__parameterized1                               |    15|
|320   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth__parameterized0                         |    15|
|321   |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top__parameterized0                                  |    15|
|322   |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr__parameterized0                         |    15|
|323   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width__parameterized16                          |     1|
|324   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized16                        |     1|
|325   |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized26                          |     1|
|326   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized26                        |     1|
|327   |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized27                          |     1|
|328   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized27                        |     1|
|329   |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized28                          |     1|
|330   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized28                        |     1|
|331   |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized29                          |     1|
|332   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized29                        |     1|
|333   |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized30                          |     1|
|334   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized30                        |     1|
|335   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized17                          |     1|
|336   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized17                        |     1|
|337   |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized18                          |     1|
|338   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized18                        |     1|
|339   |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized19                          |     1|
|340   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized19                        |     1|
|341   |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized20                          |     1|
|342   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized20                        |     1|
|343   |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized21                          |     1|
|344   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized21                        |     1|
|345   |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized22                          |     1|
|346   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized22                        |     1|
|347   |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized23                          |     1|
|348   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized23                        |     1|
|349   |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized24                          |     1|
|350   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized24                        |     1|
|351   |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized25                          |     1|
|352   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized25                        |     1|
|353   |                  rstblk                                                                        |reset_blk_ramfifo_23                                             |    43|
|354   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff_24                                               |     1|
|355   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_25                                               |     2|
|356   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_26                                               |     1|
|357   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_27                                               |     1|
|358   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_28                                               |     3|
|359   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_29                                               |     1|
|360   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_30                                               |     1|
|361   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_31                                               |     2|
|362   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_32                                               |     2|
|363   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_33                                               |     2|
|364   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_34                                               |     2|
|365   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                         |fifo_generator_top                                               |   763|
|366   |                \grf.rf                                                                         |fifo_generator_ramfifo                                           |   763|
|367   |                  \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic                                                         |    66|
|368   |                    \gr1.gr1_int.rfwft                                                          |rd_fwft                                                          |    21|
|369   |                    \grss.rsts                                                                  |rd_status_flags_ss                                               |    13|
|370   |                      c1                                                                        |compare_19                                                       |     6|
|371   |                      c2                                                                        |compare_20                                                       |     5|
|372   |                    rpntr                                                                       |rd_bin_cntr                                                      |    32|
|373   |                  \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic                                                         |    61|
|374   |                    \gwss.wsts                                                                  |wr_status_flags_ss                                               |    17|
|375   |                      c0                                                                        |compare                                                          |     6|
|376   |                      c1                                                                        |compare_18                                                       |     5|
|377   |                    wpntr                                                                       |wr_bin_cntr                                                      |    44|
|378   |                  \gntv_or_sync_fifo.mem                                                        |memory                                                           |   594|
|379   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6                                               |    17|
|380   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth                                         |    17|
|381   |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top                                                  |    17|
|382   |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr                                         |    17|
|383   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width                                           |     1|
|384   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper                                         |     1|
|385   |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized9                           |     1|
|386   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized9                         |     1|
|387   |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized10                          |     1|
|388   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized10                        |     1|
|389   |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized11                          |     1|
|390   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized11                        |     1|
|391   |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized12                          |     1|
|392   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized12                        |     1|
|393   |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized13                          |     1|
|394   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized13                        |     1|
|395   |                            \ramloop[15].ram.r                                                  |blk_mem_gen_prim_width__parameterized14                          |     1|
|396   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized14                        |     1|
|397   |                            \ramloop[16].ram.r                                                  |blk_mem_gen_prim_width__parameterized15                          |     1|
|398   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized15                        |     1|
|399   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized0                           |     1|
|400   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized0                         |     1|
|401   |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized1                           |     1|
|402   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized1                         |     1|
|403   |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized2                           |     1|
|404   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized2                         |     1|
|405   |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized3                           |     1|
|406   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized3                         |     1|
|407   |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized4                           |     1|
|408   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized4                         |     1|
|409   |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized5                           |     1|
|410   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized5                         |     1|
|411   |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized6                           |     1|
|412   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized6                         |     1|
|413   |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized7                           |     1|
|414   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized7                         |     1|
|415   |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized8                           |     1|
|416   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized8                         |     1|
|417   |                  rstblk                                                                        |reset_blk_ramfifo                                                |    42|
|418   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff                                                  |     1|
|419   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_8                                                |     2|
|420   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_9                                                |     1|
|421   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_10                                               |     1|
|422   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_11                                               |     3|
|423   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_12                                               |     1|
|424   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_13                                               |     1|
|425   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_14                                               |     2|
|426   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_15                                               |     2|
|427   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_16                                               |     2|
|428   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_17                                               |     2|
|429   |      si_register_slice_bank                                                                    |axi_interconnect_v1_7_13_register_slice_bank                     |  7286|
|430   |        \gen_reg_slot[0].register_slice_inst                                                    |axi_interconnect_v1_7_13_axi_register_slice                      |  3738|
|431   |          ar_pipe                                                                               |axi_interconnect_v1_7_13_axic_register_slice_2                   |   195|
|432   |          aw_pipe                                                                               |axi_interconnect_v1_7_13_axic_register_slice_3                   |   197|
|433   |          b_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized1_4   |    14|
|434   |          r_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized2_5   |  1582|
|435   |          w_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized0_6   |  1749|
|436   |        \gen_reg_slot[1].register_slice_inst                                                    |axi_interconnect_v1_7_13_axi_register_slice_0                    |  3548|
|437   |          ar_pipe                                                                               |axi_interconnect_v1_7_13_axic_register_slice                     |   100|
|438   |          aw_pipe                                                                               |axi_interconnect_v1_7_13_axic_register_slice_1                   |   102|
|439   |          b_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized1     |    14|
|440   |          r_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized2     |  1582|
|441   |          w_pipe                                                                                |axi_interconnect_v1_7_13_axic_register_slice__parameterized0     |  1749|
+------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:03:58 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8622 ; free virtual = 28657
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4392 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:25 ; elapsed = 00:03:29 . Memory (MB): peak = 3086.801 ; gain = 303.875 ; free physical = 8648 ; free virtual = 28684
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:03:58 . Memory (MB): peak = 3086.801 ; gain = 1703.922 ; free physical = 8648 ; free virtual = 28684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S02_AXI_ACLK S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc:49]
WARNING: [Constraints 18-633] Creating clock ACLK with 4 sources. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc:49]
Finished Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_impl_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_impl_clocks.xdc] for cell 'inst'
Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_clocks.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  (CARRY4) => CARRY8: 24 instances

636 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:05 ; elapsed = 00:04:05 . Memory (MB): peak = 3086.801 ; gain = 1762.352 ; free physical = 8584 ; free virtual = 28620
INFO: [Coretcl 2-1174] Renamed 440 cell refs.
WARNING: [Constraints 18-633] Creating clock ACLK with 4 sources. [/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top_ooc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jhpeltenburg/workspace/fletcher/platforms/aws-f1/regexp/design/ip/axi_interconnect_top/axi_interconnect_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3174.844 ; gain = 88.043 ; free physical = 8535 ; free virtual = 28578
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:04:19 ; elapsed = 00:04:18 . Memory (MB): peak = 3174.844 ; gain = 1871.391 ; free physical = 8690 ; free virtual = 28746
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 19:02:20 2018...
