// Seed: 2234442597
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4
);
  assign id_2 = id_3;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output wor id_2
    , id_39,
    input tri id_3,
    input wor id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output wire id_8,
    input wire id_9,
    output supply1 id_10,
    input tri0 id_11,
    output uwire id_12,
    output wire id_13,
    input tri id_14,
    output supply1 id_15,
    output uwire id_16
    , id_40,
    input tri id_17,
    output tri id_18,
    input supply1 id_19,
    input uwire id_20,
    output wire id_21,
    input tri id_22,
    input uwire id_23,
    input tri0 id_24,
    input tri0 id_25,
    output tri id_26,
    output tri0 id_27,
    output wor id_28,
    input wand id_29,
    input tri0 id_30,
    input tri id_31,
    input uwire id_32,
    input uwire id_33,
    input tri id_34,
    output tri1 id_35,
    output uwire id_36,
    output tri0 id_37
);
  module_0(
      id_34, id_15, id_35, id_9, id_4
  );
endmodule
