
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.215120                       # Number of seconds simulated
sim_ticks                                215119787500                       # Number of ticks simulated
final_tick                               215119787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30914                       # Simulator instruction rate (inst/s)
host_op_rate                                    49790                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21147946                       # Simulator tick rate (ticks/s)
host_mem_usage                                4979388                       # Number of bytes of host memory used
host_seconds                                 10172.14                       # Real time elapsed on the host
sim_insts                                   314459472                       # Number of instructions simulated
sim_ops                                     506474537                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          200896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        50613120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50814016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       200896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        200896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22947840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22947840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           790830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              793969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        358560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             358560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             933880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          235278775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236212654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        933880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           933880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       106674706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106674706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       106674706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            933880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         235278775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            342887360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      793969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     358560                       # Number of write requests accepted
system.mem_ctrls.readBursts                    793969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   358560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               50798144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22946368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50814016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22947840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22751                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  215119668500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                793969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               358560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  664441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       274899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.252471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.508966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.754780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148874     54.16%     54.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39801     14.48%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19859      7.22%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13021      4.74%     80.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7268      2.64%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5812      2.11%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5741      2.09%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5562      2.02%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28961     10.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       274899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.155679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.959307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    442.475708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        21942     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21949                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18397     83.82%     83.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              373      1.70%     85.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2620     11.94%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              501      2.28%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      0.25%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21949                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16288940000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31171208750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3968605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20522.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39272.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       236.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   603508                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  273841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     186650.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                965020980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                512898045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2802578520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              926643960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11476558080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9669502800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            476314560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     39633309540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     10090458720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19818429900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            96372842835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            447.996179                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         192670734000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    561285500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4863078000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  79479423250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  26277010000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17024637750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  86914353000                       # Time in different power states
system.mem_ctrls_1.actEnergy                997829280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                530343660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2864589420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              944919180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11643125520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10042766160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            479418720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     39985385430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10192716000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19389045420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            97071755760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            451.245127                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         191844502500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    564158250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4933718000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  77613310750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26543270250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   17777199000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  87688131250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               118890120                       # Number of BP lookups
system.cpu.branchPred.condPredicted         118890120                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8639374                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             83798497                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7039423                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              79486                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        83798497                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           55371020                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         28427477                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2688550                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    90188779                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    32430039                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        264869                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        526902                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    79793678                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1411                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                  2293                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        430239576                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           83485264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      719134079                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   118890120                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           62410443                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     337868522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17287690                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          4                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          7284                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  79792449                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2099044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          430006600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.717677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.423475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                233278254     54.25%     54.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 15270113      3.55%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21370747      4.97%     62.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5095744      1.19%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20394728      4.74%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10653843      2.48%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5072590      1.18%     72.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 20928313      4.87%     77.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 97942268     22.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            430006600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.276335                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.671474                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 65261812                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             194741057                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 138141514                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              23218372                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8643845                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1096065565                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8643845                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 77375070                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               116170864                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         114798                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 146530496                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              81171527                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1053001600                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 49914                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               27271323                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               27233780                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               25184031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               87                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1470325366                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2625421847                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1592241799                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1732760                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             721101244                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                749224122                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               3990                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4190                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  94952197                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            104698847                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            44552294                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11352578                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         12888267                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  967130129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               10645                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 812763174                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4537332                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       460666236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    643336912                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7605                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     430006600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.890118                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.290858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           199380623     46.37%     46.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            49001614     11.40%     57.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            40992882      9.53%     67.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28488954      6.63%     73.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            35096034      8.16%     82.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            30783800      7.16%     89.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            26511778      6.17%     95.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15072190      3.51%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4678725      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       430006600                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6075573     93.57%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2709      0.04%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 209979      3.23%     96.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19452      0.30%     97.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            141014      2.17%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            44191      0.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11490756      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             662403412     81.50%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2859488      0.35%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1210466      0.15%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              267168      0.03%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  40      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             99256338     12.21%     95.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            33376515      4.11%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1055562      0.13%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         843429      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              812763174                       # Type of FU issued
system.cpu.iq.rate                           1.889094                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6492918                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007989                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2061863279                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1424881491                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    774582413                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4699919                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2930567                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1888722                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              805342348                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2422988                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 817300506                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10665190                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2809943                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     47479146                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        65563                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7175                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     22002192                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        35171                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        127478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8643845                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                77594878                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              34519368                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           967140774                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1102025                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             104698847                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             44552294                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6077                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 304808                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              33976870                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7175                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4017896                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      7134884                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             11152780                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             784088592                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              90186210                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21400591                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    122615070                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71834102                       # Number of branches executed
system.cpu.iew.exec_stores                   32428860                       # Number of stores executed
system.cpu.iew.exec_rate                     1.822446                       # Inst execution rate
system.cpu.iew.wb_sent                      779197826                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     776471135                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 596794290                       # num instructions producing a value
system.cpu.iew.wb_consumers                 996433666                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.804741                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.598930                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       460722272                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8640419                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               3425                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1326185                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    367207696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.379259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.128854                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    182002309     49.56%     49.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     85086969     23.17%     72.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     32391031      8.82%     81.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18539462      5.05%     86.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     11780062      3.21%     89.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     12580692      3.43%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2058702      0.56%     93.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3536552      0.96%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     19231917      5.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    367207696                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            314459472                       # Number of instructions committed
system.cpu.commit.committedOps              506474537                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       79769803                       # Number of memory references committed
system.cpu.commit.loads                      57219701                       # Number of loads committed
system.cpu.commit.membars                         498                       # Number of memory barriers committed
system.cpu.commit.branches                   49075241                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1769471                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 501360216                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4100204                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4906614      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        418232455     82.58%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2239035      0.44%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1152945      0.23%     84.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         173685      0.03%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        56492211     11.15%     95.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21743553      4.29%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       727490      0.14%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       806549      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         506474537                       # Class of committed instruction
system.cpu.commit.bw_lim_events              19231917                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1315172588                       # The number of ROB reads
system.cpu.rob.rob_writes                  1997522209                       # The number of ROB writes
system.cpu.timesIdled                            2097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          232976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   314459472                       # Number of Instructions Simulated
system.cpu.committedOps                     506474537                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.368188                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.368188                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.730894                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.730894                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1084786320                       # number of integer regfile reads
system.cpu.int_regfile_writes               668495319                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1347899                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1090693                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 402963095                       # number of cc regfile reads
system.cpu.cc_regfile_writes                386393475                       # number of cc regfile writes
system.cpu.misc_regfile_reads               280109296                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2282711                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.071710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            97915722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2282711                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.894489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.071710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         211668837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        211668837                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     76730084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76730084                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21925932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21925932                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data      98656016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         98656016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     98656062                       # number of overall hits
system.cpu.dcache.overall_hits::total        98656062                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5412045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5412045                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       624439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       624439                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6036484                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6036484                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6036489                       # number of overall misses
system.cpu.dcache.overall_misses::total       6036489                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 305621819000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 305621819000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  29982443779                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29982443779                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 335604262779                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 335604262779                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 335604262779                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 335604262779                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     82142129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     82142129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     22550371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22550371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    104692500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104692500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    104692551                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104692551                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.065886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065886                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027691                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.098039                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.098039                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.057659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.057659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057659                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56470.672177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56470.672177                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48015.008318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48015.008318                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55595.983155                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55595.983155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55595.937105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55595.937105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       941634                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        50005                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             450                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.924573                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   111.122222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1739890                       # number of writebacks
system.cpu.dcache.writebacks::total           1739890                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3736118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3736118                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        16623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16623                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3752741                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3752741                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3752741                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3752741                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1675927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1675927                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       607816                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       607816                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2283743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2283743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2283744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2283744                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  62736531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62736531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27907879779                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27907879779                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        91000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        91000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  90644410779                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90644410779                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  90644501779                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90644501779                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.019608                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021814                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021814                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37433.928208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37433.928208                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45915.013391                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45915.013391                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        91000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        91000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39691.160861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39691.160861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39691.183328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39691.183328                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6850                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.895517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            77976455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11383.424088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.895517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         159592262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        159592262                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     79783946                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        79783946                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      79783946                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         79783946                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     79783946                       # number of overall hits
system.cpu.icache.overall_hits::total        79783946                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8500                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8500                       # number of overall misses
system.cpu.icache.overall_misses::total          8500                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    449283498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    449283498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    449283498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    449283498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    449283498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    449283498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     79792446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     79792446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     79792446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     79792446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     79792446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     79792446                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52856.882118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52856.882118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52856.882118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52856.882118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52856.882118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52856.882118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2301                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         6850                       # number of writebacks
system.cpu.icache.writebacks::total              6850                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1129                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1129                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7371                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7371                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    371535498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    371535498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    371535498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    371535498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    371535498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    371535498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50405.032967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50405.032967                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50405.032967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50405.032967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50405.032967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50405.032967                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    763210                       # number of replacements
system.l2.tags.tagsinuse                 28548.776244                       # Cycle average of tags in use
system.l2.tags.total_refs                     2521353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    763210                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.303616                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       48.410279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        413.575187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      28086.790777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.012621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.857141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.871240                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37441178                       # Number of tag accesses
system.l2.tags.data_accesses                 37441178                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1739890                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1739890                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6847                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6847                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             360312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                360312                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            4222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4222                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1132592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1132592                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  4222                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1492904                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1497126                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4222                       # number of overall hits
system.l2.overall_hits::cpu.data              1492904                       # number of overall hits
system.l2.overall_hits::total                 1497126                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           262775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262775                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3140                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       528056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          528056                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              790831                       # number of demand (read+write) misses
system.l2.demand_misses::total                 793971                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3140                       # number of overall misses
system.l2.overall_misses::cpu.data             790831                       # number of overall misses
system.l2.overall_misses::total                793971                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  24502042500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24502042500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    315737500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    315737500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  46953777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46953777000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     315737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   71455819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71771557000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    315737500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  71455819500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71771557000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1739890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1739890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6847                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6847                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         623087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            623087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         7362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1660648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1660648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7362                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2283735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2291097                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7362                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2283735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2291097                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.421731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421731                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.426515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.426515                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.317982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.317982                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.426515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.346288                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.346546                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.426515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.346288                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.346546                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93243.430692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93243.430692                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100553.343949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100553.343949                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88918.177239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88918.177239                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100553.343949                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90355.359742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90395.690775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100553.343949                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90355.359742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90395.690775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               358560                       # number of writebacks
system.l2.writebacks::total                    358560                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       262775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262775                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3140                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       528056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       528056                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         790831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            793971                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        790831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           793971                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  21874292500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21874292500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    284347500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    284347500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41673217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41673217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    284347500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  63547509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63831857000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    284347500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  63547509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63831857000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.421731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.426515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.426515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.317982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.317982                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.426515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.346288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.346546                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.426515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.346288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.346546                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83243.430692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83243.430692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90556.528662                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90556.528662                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78918.177239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78918.177239                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90556.528662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80355.359742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80395.703370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90556.528662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80355.359742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80395.703370                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1554912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       760944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             531195                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       358560                       # Transaction distribution
system.membus.trans_dist::CleanEvict           402382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            262774                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        531195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2348881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2348881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2348881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73761856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73761856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73761856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            793970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  793970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              793970                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3187588000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4222847250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4580676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2289562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          201                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2290                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2290                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 215119787500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1668018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2098450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6850                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          947471                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           623087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          623087                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7371                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1660648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6850199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6871781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       909504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    257512000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              258421504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          763219                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22948416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3054325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000816                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3051833     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2492      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3054325                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4037078000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11065978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3425610493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
