{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731972040804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731972040805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 18:20:40 2024 " "Processing started: Mon Nov 18 18:20:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731972040805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972040805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972040805 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip.qip " "Tcl Script File ip.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip.qip " "set_global_assignment -name QIP_FILE ip.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1731972041394 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1731972041394 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altsyncram_library.qip " "Tcl Script File altsyncram_library.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altsyncram_library.qip " "set_global_assignment -name QIP_FILE altsyncram_library.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1731972041394 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1731972041394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731972042075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053480 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053501 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/DIG_OUT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053529 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/DIG_IN.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053544 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/DIG_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053558 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/IO_DECODER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053561 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/IO_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053565 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053601 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "externalmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file externalmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExternalMemory-Behavioral " "Found design unit 1: ExternalMemory-Behavioral" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053650 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExternalMemory " "Found entity 1: ExternalMemory" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972053650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972053650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731972054189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst9 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst9\"" {  } { { "SCOMP_System.bdf" "inst9" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 456 784 1024 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972054245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP HEX_DISP_6:inst9\|HEX_DISP:inst1 " "Elaborating entity \"HEX_DISP\" for hierarchy \"HEX_DISP_6:inst9\|HEX_DISP:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP_6.bdf" { { 64 536 752 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972054262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_System.bdf" "inst3" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 248 792 1024 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972054326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 248 304 512 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972054343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972054857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972054887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file demo.mif " "Parameter \"init_file\" = \"demo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972054891 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731972054891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t424 " "Found entity 1: altsyncram_t424" {  } { { "db/altsyncram_t424.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/altsyncram_t424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972055026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972055026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t424 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_t424:auto_generated " "Elaborating entity \"altsyncram_t424\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_t424:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055317 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731972055317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/lpm_clshift_fuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972055335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972055335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated " "Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055454 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731972055454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:inst1\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055470 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_1 PLL_main_0002.v(14) " "Output port \"outclk_1\" at PLL_main_0002.v(14) has no driver" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055482 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055598 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055615 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055617 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055617 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731972055627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.200000 MHz " "Parameter \"output_clock_frequency1\" = \"1.200000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 3 " "Parameter \"m_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 3 " "Parameter \"m_cnt_lo_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 13 " "Parameter \"c_cnt_hi_div0\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 12 " "Parameter \"c_cnt_lo_div0\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 125 " "Parameter \"c_cnt_hi_div1\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 125 " "Parameter \"c_cnt_lo_div1\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 2 " "Parameter \"c_cnt_hi_div2\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 cscd_clk " "Parameter \"c_cnt_in_src2\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 true " "Parameter \"c_cnt_odd_div_duty_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972055649 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731972055649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055901 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055914 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055916 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055916 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731972055916 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972055979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 672 288 512 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 488 304 520 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056058 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_COUNT TIMER.vhd(59) " "VHDL Process Statement warning at TIMER.vhd(59): inferring latch(es) for signal or variable \"IO_COUNT\", which holds its previous value in one or more paths through the process" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056064 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[0\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[0\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056064 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[1\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[1\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056064 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[2\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[2\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056064 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[3\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[3\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056064 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[4\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[4\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056064 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[5\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[5\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[6\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[6\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[7\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[7\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[8\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[8\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[9\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[9\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[10\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[10\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[11\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[11\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[12\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[12\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[13\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[13\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[14\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[14\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[15\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[15\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056065 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 24 800 1008 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExternalMemory ExternalMemory:inst6 " "Elaborating entity \"ExternalMemory\" for hierarchy \"ExternalMemory:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 888 328 568 1032 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056108 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "password_register ExternalMemory.vhd(34) " "VHDL Signal Declaration warning at ExternalMemory.vhd(34): used explicit default value for signal \"password_register\" because signal was never assigned a value" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(57) " "VHDL Process Statement warning at ExternalMemory.vhd(57): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(57) " "VHDL Process Statement warning at ExternalMemory.vhd(57): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA ExternalMemory.vhd(58) " "VHDL Process Statement warning at ExternalMemory.vhd(58): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(61) " "VHDL Process Statement warning at ExternalMemory.vhd(61): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_register ExternalMemory.vhd(61) " "VHDL Process Statement warning at ExternalMemory.vhd(61): signal \"address_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(62) " "VHDL Process Statement warning at ExternalMemory.vhd(62): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA ExternalMemory.vhd(64) " "VHDL Process Statement warning at ExternalMemory.vhd(64): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(71) " "VHDL Process Statement warning at ExternalMemory.vhd(71): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056110 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(72) " "VHDL Process Statement warning at ExternalMemory.vhd(72): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(72) " "VHDL Process Statement warning at ExternalMemory.vhd(72): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(75) " "VHDL Process Statement warning at ExternalMemory.vhd(75): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA ExternalMemory.vhd(76) " "VHDL Process Statement warning at ExternalMemory.vhd(76): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(79) " "VHDL Process Statement warning at ExternalMemory.vhd(79): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(80) " "VHDL Process Statement warning at ExternalMemory.vhd(80): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(82) " "VHDL Process Statement warning at ExternalMemory.vhd(82): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(82) " "VHDL Process Statement warning at ExternalMemory.vhd(82): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(83) " "VHDL Process Statement warning at ExternalMemory.vhd(83): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056111 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack_pointer ExternalMemory.vhd(84) " "VHDL Process Statement warning at ExternalMemory.vhd(84): signal \"stack_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(89) " "VHDL Process Statement warning at ExternalMemory.vhd(89): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(90) " "VHDL Process Statement warning at ExternalMemory.vhd(90): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_full ExternalMemory.vhd(90) " "VHDL Process Statement warning at ExternalMemory.vhd(90): signal \"queue_full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_rear ExternalMemory.vhd(93) " "VHDL Process Statement warning at ExternalMemory.vhd(93): signal \"queue_rear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA ExternalMemory.vhd(94) " "VHDL Process Statement warning at ExternalMemory.vhd(94): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_rear ExternalMemory.vhd(96) " "VHDL Process Statement warning at ExternalMemory.vhd(96): signal \"queue_rear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_rear ExternalMemory.vhd(98) " "VHDL Process Statement warning at ExternalMemory.vhd(98): signal \"queue_rear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_rear ExternalMemory.vhd(101) " "VHDL Process Statement warning at ExternalMemory.vhd(101): signal \"queue_rear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_front ExternalMemory.vhd(101) " "VHDL Process Statement warning at ExternalMemory.vhd(101): signal \"queue_front\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056112 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(105) " "VHDL Process Statement warning at ExternalMemory.vhd(105): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_empty ExternalMemory.vhd(105) " "VHDL Process Statement warning at ExternalMemory.vhd(105): signal \"queue_empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_front ExternalMemory.vhd(106) " "VHDL Process Statement warning at ExternalMemory.vhd(106): signal \"queue_front\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_front ExternalMemory.vhd(107) " "VHDL Process Statement warning at ExternalMemory.vhd(107): signal \"queue_front\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_front ExternalMemory.vhd(109) " "VHDL Process Statement warning at ExternalMemory.vhd(109): signal \"queue_front\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_front ExternalMemory.vhd(112) " "VHDL Process Statement warning at ExternalMemory.vhd(112): signal \"queue_front\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_rear ExternalMemory.vhd(112) " "VHDL Process Statement warning at ExternalMemory.vhd(112): signal \"queue_rear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056113 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(120) " "VHDL Process Statement warning at ExternalMemory.vhd(120): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056114 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(120) " "VHDL Process Statement warning at ExternalMemory.vhd(120): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056114 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA ExternalMemory.vhd(121) " "VHDL Process Statement warning at ExternalMemory.vhd(121): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056114 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "password_entered ExternalMemory.vhd(122) " "VHDL Process Statement warning at ExternalMemory.vhd(122): signal \"password_entered\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056114 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "password_register ExternalMemory.vhd(122) " "VHDL Process Statement warning at ExternalMemory.vhd(122): signal \"password_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056114 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(129) " "VHDL Process Statement warning at ExternalMemory.vhd(129): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056114 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_register ExternalMemory.vhd(129) " "VHDL Process Statement warning at ExternalMemory.vhd(129): signal \"address_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056115 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(130) " "VHDL Process Statement warning at ExternalMemory.vhd(130): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056115 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "access_granted ExternalMemory.vhd(130) " "VHDL Process Statement warning at ExternalMemory.vhd(130): signal \"access_granted\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056115 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA ExternalMemory.vhd(132) " "VHDL Process Statement warning at ExternalMemory.vhd(132): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056115 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_register ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"address_register\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056116 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write_enable ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"mem_write_enable\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056116 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_in ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"mem_data_in\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056116 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "access_granted ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"access_granted\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "password_entered ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"password_entered\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stack_pointer ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"stack_pointer\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "queue_front ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"queue_front\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "queue_rear ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"queue_rear\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "queue_full ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"queue_full\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "queue_empty ExternalMemory.vhd(40) " "VHDL Process Statement warning at ExternalMemory.vhd(40): inferring latch(es) for signal or variable \"queue_empty\", which holds its previous value in one or more paths through the process" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(149) " "VHDL Process Statement warning at ExternalMemory.vhd(149): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056117 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(149) " "VHDL Process Statement warning at ExternalMemory.vhd(149): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_register ExternalMemory.vhd(149) " "VHDL Process Statement warning at ExternalMemory.vhd(149): signal \"address_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out ExternalMemory.vhd(150) " "VHDL Process Statement warning at ExternalMemory.vhd(150): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(152) " "VHDL Process Statement warning at ExternalMemory.vhd(152): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(152) " "VHDL Process Statement warning at ExternalMemory.vhd(152): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_register ExternalMemory.vhd(152) " "VHDL Process Statement warning at ExternalMemory.vhd(152): signal \"address_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "access_granted ExternalMemory.vhd(152) " "VHDL Process Statement warning at ExternalMemory.vhd(152): signal \"access_granted\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out ExternalMemory.vhd(153) " "VHDL Process Statement warning at ExternalMemory.vhd(153): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(154) " "VHDL Process Statement warning at ExternalMemory.vhd(154): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056118 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(154) " "VHDL Process Statement warning at ExternalMemory.vhd(154): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_register ExternalMemory.vhd(154) " "VHDL Process Statement warning at ExternalMemory.vhd(154): signal \"address_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "access_granted ExternalMemory.vhd(154) " "VHDL Process Statement warning at ExternalMemory.vhd(154): signal \"access_granted\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(157) " "VHDL Process Statement warning at ExternalMemory.vhd(157): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(157) " "VHDL Process Statement warning at ExternalMemory.vhd(157): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "access_granted ExternalMemory.vhd(158) " "VHDL Process Statement warning at ExternalMemory.vhd(158): signal \"access_granted\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(160) " "VHDL Process Statement warning at ExternalMemory.vhd(160): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(160) " "VHDL Process Statement warning at ExternalMemory.vhd(160): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out ExternalMemory.vhd(161) " "VHDL Process Statement warning at ExternalMemory.vhd(161): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR ExternalMemory.vhd(163) " "VHDL Process Statement warning at ExternalMemory.vhd(163): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable ExternalMemory.vhd(163) " "VHDL Process Statement warning at ExternalMemory.vhd(163): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out ExternalMemory.vhd(164) " "VHDL Process Statement warning at ExternalMemory.vhd(164): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731972056119 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_empty ExternalMemory.vhd(40) " "Inferred latch for \"queue_empty\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_full ExternalMemory.vhd(40) " "Inferred latch for \"queue_full\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056125 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_rear\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_rear\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056126 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056127 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_front\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"queue_front\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056128 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pointer\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"stack_pointer\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056129 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "password_entered\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"password_entered\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056130 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056131 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "access_granted\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"access_granted\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056132 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"mem_data_in\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_enable ExternalMemory.vhd(40) " "Inferred latch for \"mem_write_enable\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[0\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[0\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[1\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[1\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056133 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[2\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[2\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[3\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[3\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[4\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[4\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[5\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[5\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[6\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[6\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[7\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[7\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[8\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[8\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[9\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[9\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[10\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[10\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[11\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[11\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056134 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[12\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[12\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056135 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[13\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[13\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056135 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[14\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[14\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056135 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_register\[15\] ExternalMemory.vhd(40) " "Inferred latch for \"address_register\[15\]\" at ExternalMemory.vhd(40)" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056135 "|SCOMP_System|ExternalMemory:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ExternalMemory:inst6\|altsyncram:mem_instance " "Elaborating entity \"altsyncram\" for hierarchy \"ExternalMemory:inst6\|altsyncram:mem_instance\"" {  } { { "ExternalMemory.vhd" "mem_instance" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ExternalMemory:inst6\|altsyncram:mem_instance " "Elaborated megafunction instantiation \"ExternalMemory:inst6\|altsyncram:mem_instance\"" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ExternalMemory:inst6\|altsyncram:mem_instance " "Instantiated megafunction \"ExternalMemory:inst6\|altsyncram:mem_instance\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731972056280 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731972056280 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_u824.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/altsyncram_u824.tdf" 414 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u824 " "Found entity 1: altsyncram_u824" {  } { { "db/altsyncram_u824.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/altsyncram_u824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972056335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972056335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u824 ExternalMemory:inst6\|altsyncram:mem_instance\|altsyncram_u824:auto_generated " "Elaborating entity \"altsyncram_u824\" for hierarchy \"ExternalMemory:inst6\|altsyncram:mem_instance\|altsyncram_u824:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst21 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst21\"" {  } { { "SCOMP_System.bdf" "inst21" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 680 792 1016 792 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972056355 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1731972056519 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ke84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ke84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ke84 " "Found entity 1: altsyncram_ke84" {  } { { "db/altsyncram_ke84.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/altsyncram_ke84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972058342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972058342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972058938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972058938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972059134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972059134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b7i " "Found entity 1: cntr_b7i" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cntr_b7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972059713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972059713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972059824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972059824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972059960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972059960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972060118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972060118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972060205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972060205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972060304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972060304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972060391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972060391 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972061119 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731972061351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.18.18:21:05 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl " "2024.11.18.18:21:05 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972065623 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972070740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972071043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972079579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972079698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972079814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972079928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972079949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972079949 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731972080762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfd7bd03d/alt_sld_fab.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972081014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972081096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972081115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972081181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972081267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731972081332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972081332 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731972082667 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731972082667 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731972082667 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731972082667 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731972082667 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731972082667 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731972082667 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731972082667 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[15\]\" " "Converted tri-state node \"IO_DATA\[15\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[14\]\" " "Converted tri-state node \"IO_DATA\[14\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[13\]\" " "Converted tri-state node \"IO_DATA\[13\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[12\]\" " "Converted tri-state node \"IO_DATA\[12\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[11\]\" " "Converted tri-state node \"IO_DATA\[11\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[10\]\" " "Converted tri-state node \"IO_DATA\[10\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[9\]\" " "Converted tri-state node \"IO_DATA\[9\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[8\]\" " "Converted tri-state node \"IO_DATA\[8\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[7\]\" " "Converted tri-state node \"IO_DATA\[7\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[6\]\" " "Converted tri-state node \"IO_DATA\[6\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[5\]\" " "Converted tri-state node \"IO_DATA\[5\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[4\]\" " "Converted tri-state node \"IO_DATA\[4\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[3\]\" " "Converted tri-state node \"IO_DATA\[3\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[2\]\" " "Converted tri-state node \"IO_DATA\[2\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[1\]\" " "Converted tri-state node \"IO_DATA\[1\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[0\]\" " "Converted tri-state node \"IO_DATA\[0\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1731972083257 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731972083257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[15\] " "Latch ExternalMemory:inst6\|address_register\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[15\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[15\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084127 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[8\] " "Latch ExternalMemory:inst6\|address_register\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[8\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[8\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084128 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[9\] " "Latch ExternalMemory:inst6\|address_register\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[9\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[9\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084128 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[10\] " "Latch ExternalMemory:inst6\|address_register\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[10\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[10\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084129 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[11\] " "Latch ExternalMemory:inst6\|address_register\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[11\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[11\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084130 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[12\] " "Latch ExternalMemory:inst6\|address_register\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[12\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[12\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084130 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[13\] " "Latch ExternalMemory:inst6\|address_register\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[13\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[13\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084131 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[14\] " "Latch ExternalMemory:inst6\|address_register\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExternalMemory:inst6\|stack_pointer\[14\] " "Ports D and ENA on the latch are fed by the same signal ExternalMemory:inst6\|stack_pointer\[14\]" {  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084131 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[7\] " "Latch ExternalMemory:inst6\|address_register\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084131 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|queue_full " "Latch ExternalMemory:inst6\|queue_full has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084132 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|queue_empty " "Latch ExternalMemory:inst6\|queue_empty has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084133 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[0\] " "Latch ExternalMemory:inst6\|password_entered\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084134 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[1\] " "Latch ExternalMemory:inst6\|password_entered\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084134 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[2\] " "Latch ExternalMemory:inst6\|password_entered\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084135 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[3\] " "Latch ExternalMemory:inst6\|password_entered\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084135 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[4\] " "Latch ExternalMemory:inst6\|password_entered\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084135 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[5\] " "Latch ExternalMemory:inst6\|password_entered\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084135 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[6\] " "Latch ExternalMemory:inst6\|password_entered\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084136 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[7\] " "Latch ExternalMemory:inst6\|password_entered\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084136 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[8\] " "Latch ExternalMemory:inst6\|password_entered\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084136 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[9\] " "Latch ExternalMemory:inst6\|password_entered\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084136 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[10\] " "Latch ExternalMemory:inst6\|password_entered\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084137 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[11\] " "Latch ExternalMemory:inst6\|password_entered\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084137 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[12\] " "Latch ExternalMemory:inst6\|password_entered\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084137 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[13\] " "Latch ExternalMemory:inst6\|password_entered\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084137 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[14\] " "Latch ExternalMemory:inst6\|password_entered\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084138 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|password_entered\[15\] " "Latch ExternalMemory:inst6\|password_entered\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084138 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_write_enable " "Latch ExternalMemory:inst6\|mem_write_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084138 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SCOMP:inst\|IR\[10\] " "Ports ENA and CLR on the latch are fed by the same signal SCOMP:inst\|IR\[10\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084138 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[0\] " "Latch ExternalMemory:inst6\|mem_data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084138 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[0\] " "Latch ExternalMemory:inst6\|address_register\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084139 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[1\] " "Latch ExternalMemory:inst6\|address_register\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084139 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[2\] " "Latch ExternalMemory:inst6\|address_register\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084139 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[3\] " "Latch ExternalMemory:inst6\|address_register\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084139 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[4\] " "Latch ExternalMemory:inst6\|address_register\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084139 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[5\] " "Latch ExternalMemory:inst6\|address_register\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084139 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|address_register\[6\] " "Latch ExternalMemory:inst6\|address_register\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084140 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[1\] " "Latch ExternalMemory:inst6\|mem_data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084140 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[2\] " "Latch ExternalMemory:inst6\|mem_data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084140 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[3\] " "Latch ExternalMemory:inst6\|mem_data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084140 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[4\] " "Latch ExternalMemory:inst6\|mem_data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084140 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[5\] " "Latch ExternalMemory:inst6\|mem_data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084141 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[6\] " "Latch ExternalMemory:inst6\|mem_data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084141 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[7\] " "Latch ExternalMemory:inst6\|mem_data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084141 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[8\] " "Latch ExternalMemory:inst6\|mem_data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084141 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[9\] " "Latch ExternalMemory:inst6\|mem_data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084141 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[10\] " "Latch ExternalMemory:inst6\|mem_data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084143 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[11\] " "Latch ExternalMemory:inst6\|mem_data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084143 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[12\] " "Latch ExternalMemory:inst6\|mem_data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084143 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[13\] " "Latch ExternalMemory:inst6\|mem_data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084143 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[14\] " "Latch ExternalMemory:inst6\|mem_data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084143 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExternalMemory:inst6\|mem_data_in\[15\] " "Latch ExternalMemory:inst6\|mem_data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731972084143 ""}  } { { "ExternalMemory.vhd" "" { Text "C:/Users/End/Documents/GitHub/ece2031projectG1/project/ExternalMemory.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731972084143 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TPs\[3\] GND " "Pin \"TPs\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 1072 1264 1440 1088 "TPs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731972084464 "|SCOMP_System|TPs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TPs\[2\] GND " "Pin \"TPs\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 1072 1264 1440 1088 "TPs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731972084464 "|SCOMP_System|TPs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TPs\[1\] GND " "Pin \"TPs\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 1072 1264 1440 1088 "TPs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731972084464 "|SCOMP_System|TPs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TPs\[0\] GND " "Pin \"TPs\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/End/Documents/GitHub/ece2031projectG1/project/SCOMP_System.bdf" { { 1072 1264 1440 1088 "TPs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731972084464 "|SCOMP_System|TPs[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731972084464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972084610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731972085351 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 34 39 0 0 5 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 34 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 5 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1731972087636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 0 0 0 " "Adding 17 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731972087708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731972087708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1670 " "Implemented 1670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731972088947 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731972088947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1558 " "Implemented 1558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731972088947 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731972088947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731972088947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731972089013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 18:21:29 2024 " "Processing ended: Mon Nov 18 18:21:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731972089013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731972089013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731972089013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731972089013 ""}
