{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 16:43:26 2006 " "Info: Processing started: Tue Sep 19 16:43:26 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ozy_eval -c ozy_eval " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ozy_eval -c ozy_eval" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file HB.v" { { "Info" "ISGN_ENTITY_NAME" "1 HB " "Info: Found entity 1: HB" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIC_D4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CIC_D4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_D4 " "Info: Found entity 1: CIC_D4" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIC_D65.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CIC_D65.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_D65 " "Info: Found entity 1: CIC_D65" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RXMUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RXMUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXMUX " "Info: Found entity 1: RXMUX" {  } { { "RXMUX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RXMUX.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Info: Found entity 1: rng" {  } { { "rng.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/rng.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterX " "Info: Found entity 1: RegisterX" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Info: Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Info: Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_stage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_stage " "Info: Found entity 1: cordic_stage" {  } { { "cordic_stage.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic_stage.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Info: Found entity 1: tx_fifo" {  } { { "tx_fifo.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/tx_fifo.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozy_nco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ozy_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 ozy_nco " "Info: Found entity 1: ozy_nco" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ozy_nco " "Info: Elaborating entity \"ozy_nco\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "FIFO_EMPTY ozy_nco.v(310) " "Warning (10036): Verilog HDL or VHDL warning at ozy_nco.v(310): object \"FIFO_EMPTY\" assigned a value but never read" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_REGS SPI_REGS:spi_regs " "Info: Elaborating entity \"SPI_REGS\" for hierarchy \"SPI_REGS:spi_regs\"" {  } { { "ozy_nco.v" "spi_regs" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 129 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:freqsetreg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:freqsetreg\"" {  } { { "ozy_nco.v" "freqsetreg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 137 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:optionreg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:optionreg\"" {  } { { "ozy_nco.v" "optionreg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 145 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator phase_accumulator:rx_phase_accumulator " "Info: Elaborating entity \"phase_accumulator\" for hierarchy \"phase_accumulator:rx_phase_accumulator\"" {  } { { "ozy_nco.v" "rx_phase_accumulator" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 182 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:rx_cordic " "Info: Elaborating entity \"cordic\" for hierarchy \"cordic:rx_cordic\"" {  } { { "ozy_nco.v" "rx_cordic" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 192 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage0 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage0\"" {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 98 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage1 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage1\"" {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 100 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage2 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage2\"" {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 102 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage3 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage3\"" {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 104 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage4 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage4\"" {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 106 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage5 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage5\"" {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 108 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage6 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage6\"" {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 110 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage7 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage7\"" {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 112 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage8 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage8\"" {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 114 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage9 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage9\"" {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 116 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage10 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage10\"" {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 118 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage11 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage11\"" {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 120 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage12 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage12\"" {  } { { "cordic.v" "cordic_stage12" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 122 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage13 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage13\"" {  } { { "cordic.v" "cordic_stage13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 124 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage14 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage14\"" {  } { { "cordic.v" "cordic_stage14" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 126 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage15 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage15\"" {  } { { "cordic.v" "cordic_stage15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 128 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_D65 CIC_D65:I_CAS1 " "Info: Elaborating entity \"CIC_D65\" for hierarchy \"CIC_D65:I_CAS1\"" {  } { { "ozy_nco.v" "I_CAS1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 214 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "section_in1 CIC_D65.v(91) " "Warning (10036): Verilog HDL or VHDL warning at CIC_D65.v(91): object \"section_in1\" assigned a value but never read" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CIC_D65.v(191) " "Warning (10230): Verilog HDL assignment warning at CIC_D65.v(191): truncated value with size 32 to match size of target (7)" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CIC_D65.v(197) " "Warning (10230): Verilog HDL assignment warning at CIC_D65.v(197): truncated value with size 32 to match size of target (1)" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_D4 CIC_D4:I_CAS2 " "Info: Elaborating entity \"CIC_D4\" for hierarchy \"CIC_D4:I_CAS2\"" {  } { { "ozy_nco.v" "I_CAS2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 231 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "section_in1 CIC_D4.v(101) " "Warning (10036): Verilog HDL or VHDL warning at CIC_D4.v(101): object \"section_in1\" assigned a value but never read" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CIC_D4.v(281) " "Warning (10230): Verilog HDL assignment warning at CIC_D4.v(281): truncated value with size 32 to match size of target (2)" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CIC_D4.v(287) " "Warning (10230): Verilog HDL assignment warning at CIC_D4.v(287): truncated value with size 32 to match size of target (1)" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HB HB:I_HB " "Info: Elaborating entity \"HB\" for hierarchy \"HB:I_HB\"" {  } { { "ozy_nco.v" "I_HB" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 248 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_1 HB.v(76) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(76): object \"coeffphase1_1\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_2 HB.v(77) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(77): object \"coeffphase1_2\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_3 HB.v(78) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(78): object \"coeffphase1_3\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_4 HB.v(79) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(79): object \"coeffphase1_4\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_5 HB.v(80) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(80): object \"coeffphase1_5\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_6 HB.v(81) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(81): object \"coeffphase1_6\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_7 HB.v(82) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(82): object \"coeffphase1_7\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_8 HB.v(83) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(83): object \"coeffphase1_8\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_9 HB.v(84) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(84): object \"coeffphase1_9\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_10 HB.v(85) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(85): object \"coeffphase1_10\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_11 HB.v(86) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(86): object \"coeffphase1_11\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_12 HB.v(87) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(87): object \"coeffphase1_12\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_13 HB.v(88) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(88): object \"coeffphase1_13\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_14 HB.v(89) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(89): object \"coeffphase1_14\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_15 HB.v(90) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(90): object \"coeffphase1_15\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_16 HB.v(91) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(91): object \"coeffphase1_16\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_17 HB.v(92) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(92): object \"coeffphase1_17\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_18 HB.v(93) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(93): object \"coeffphase1_18\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_19 HB.v(94) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(94): object \"coeffphase1_19\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_20 HB.v(95) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(95): object \"coeffphase1_20\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_21 HB.v(96) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(96): object \"coeffphase1_21\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_22 HB.v(97) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(97): object \"coeffphase1_22\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_23 HB.v(98) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(98): object \"coeffphase1_23\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_24 HB.v(99) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(99): object \"coeffphase1_24\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_25 HB.v(100) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(100): object \"coeffphase1_25\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_26 HB.v(101) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(101): object \"coeffphase1_26\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_27 HB.v(102) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(102): object \"coeffphase1_27\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_28 HB.v(103) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(103): object \"coeffphase1_28\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_29 HB.v(104) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(104): object \"coeffphase1_29\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_30 HB.v(105) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(105): object \"coeffphase1_30\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_31 HB.v(106) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(106): object \"coeffphase1_31\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_32 HB.v(107) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(107): object \"coeffphase1_32\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_33 HB.v(108) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(108): object \"coeffphase1_33\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_34 HB.v(109) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(109): object \"coeffphase1_34\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_35 HB.v(110) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(110): object \"coeffphase1_35\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_36 HB.v(111) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(111): object \"coeffphase1_36\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_37 HB.v(112) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(112): object \"coeffphase1_37\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_38 HB.v(113) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(113): object \"coeffphase1_38\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_39 HB.v(114) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(114): object \"coeffphase1_39\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_40 HB.v(115) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(115): object \"coeffphase1_40\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_41 HB.v(116) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(116): object \"coeffphase1_41\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_42 HB.v(117) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(117): object \"coeffphase1_42\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_43 HB.v(118) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(118): object \"coeffphase1_43\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_44 HB.v(119) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(119): object \"coeffphase1_44\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_45 HB.v(120) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(120): object \"coeffphase1_45\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_46 HB.v(121) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(121): object \"coeffphase1_46\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_47 HB.v(122) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(122): object \"coeffphase1_47\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_48 HB.v(123) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(123): object \"coeffphase1_48\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_49 HB.v(124) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(124): object \"coeffphase1_49\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_50 HB.v(125) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(125): object \"coeffphase1_50\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_51 HB.v(126) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(126): object \"coeffphase1_51\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase1_52 HB.v(127) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(127): object \"coeffphase1_52\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_1 HB.v(128) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(128): object \"coeffphase2_1\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_2 HB.v(129) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(129): object \"coeffphase2_2\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_3 HB.v(130) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(130): object \"coeffphase2_3\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_4 HB.v(131) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(131): object \"coeffphase2_4\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_5 HB.v(132) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(132): object \"coeffphase2_5\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_6 HB.v(133) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(133): object \"coeffphase2_6\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_7 HB.v(134) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(134): object \"coeffphase2_7\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_8 HB.v(135) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(135): object \"coeffphase2_8\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_9 HB.v(136) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(136): object \"coeffphase2_9\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_10 HB.v(137) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(137): object \"coeffphase2_10\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_11 HB.v(138) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(138): object \"coeffphase2_11\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_12 HB.v(139) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(139): object \"coeffphase2_12\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_13 HB.v(140) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(140): object \"coeffphase2_13\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_14 HB.v(141) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(141): object \"coeffphase2_14\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_15 HB.v(142) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(142): object \"coeffphase2_15\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_16 HB.v(143) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(143): object \"coeffphase2_16\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_17 HB.v(144) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(144): object \"coeffphase2_17\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_18 HB.v(145) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(145): object \"coeffphase2_18\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_19 HB.v(146) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(146): object \"coeffphase2_19\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_20 HB.v(147) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(147): object \"coeffphase2_20\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_21 HB.v(148) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(148): object \"coeffphase2_21\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_22 HB.v(149) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(149): object \"coeffphase2_22\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_23 HB.v(150) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(150): object \"coeffphase2_23\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_24 HB.v(151) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(151): object \"coeffphase2_24\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_25 HB.v(152) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(152): object \"coeffphase2_25\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_26 HB.v(153) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(153): object \"coeffphase2_26\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_27 HB.v(154) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(154): object \"coeffphase2_27\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_28 HB.v(155) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(155): object \"coeffphase2_28\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_29 HB.v(156) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(156): object \"coeffphase2_29\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_30 HB.v(157) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(157): object \"coeffphase2_30\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_31 HB.v(158) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(158): object \"coeffphase2_31\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_32 HB.v(159) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(159): object \"coeffphase2_32\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_33 HB.v(160) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(160): object \"coeffphase2_33\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_34 HB.v(161) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(161): object \"coeffphase2_34\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_35 HB.v(162) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(162): object \"coeffphase2_35\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_36 HB.v(163) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(163): object \"coeffphase2_36\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_37 HB.v(164) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(164): object \"coeffphase2_37\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_38 HB.v(165) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(165): object \"coeffphase2_38\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_39 HB.v(166) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(166): object \"coeffphase2_39\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_40 HB.v(167) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(167): object \"coeffphase2_40\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_41 HB.v(168) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(168): object \"coeffphase2_41\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_42 HB.v(169) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(169): object \"coeffphase2_42\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_43 HB.v(170) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(170): object \"coeffphase2_43\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_44 HB.v(171) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(171): object \"coeffphase2_44\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_45 HB.v(172) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(172): object \"coeffphase2_45\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_46 HB.v(173) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(173): object \"coeffphase2_46\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_47 HB.v(174) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(174): object \"coeffphase2_47\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_48 HB.v(175) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(175): object \"coeffphase2_48\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_49 HB.v(176) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(176): object \"coeffphase2_49\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_50 HB.v(177) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(177): object \"coeffphase2_50\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_51 HB.v(178) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(178): object \"coeffphase2_51\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "coeffphase2_52 HB.v(179) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(179): object \"coeffphase2_52\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulpwr2_temp HB.v(189) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(189): object \"mulpwr2_temp\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp HB.v(192) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(192): object \"mulcsd_temp\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_1 HB.v(194) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(194): object \"mulcsd_temp_1\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_2 HB.v(196) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(196): object \"mulcsd_temp_2\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_3 HB.v(198) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(198): object \"mulcsd_temp_3\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_4 HB.v(200) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(200): object \"mulcsd_temp_4\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_5 HB.v(202) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(202): object \"mulcsd_temp_5\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_6 HB.v(204) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(204): object \"mulcsd_temp_6\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_7 HB.v(206) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(206): object \"mulcsd_temp_7\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_8 HB.v(208) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(208): object \"mulcsd_temp_8\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_9 HB.v(210) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(210): object \"mulcsd_temp_9\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulpwr2_temp_1 HB.v(212) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(212): object \"mulpwr2_temp_1\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_10 HB.v(214) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(214): object \"mulcsd_temp_10\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_11 HB.v(216) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(216): object \"mulcsd_temp_11\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_12 HB.v(218) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(218): object \"mulcsd_temp_12\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_13 HB.v(220) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(220): object \"mulcsd_temp_13\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_14 HB.v(222) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(222): object \"mulcsd_temp_14\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_15 HB.v(224) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(224): object \"mulcsd_temp_15\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_16 HB.v(226) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(226): object \"mulcsd_temp_16\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_17 HB.v(228) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(228): object \"mulcsd_temp_17\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_18 HB.v(230) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(230): object \"mulcsd_temp_18\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_19 HB.v(232) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(232): object \"mulcsd_temp_19\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_20 HB.v(234) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(234): object \"mulcsd_temp_20\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_21 HB.v(236) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(236): object \"mulcsd_temp_21\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_24 HB.v(242) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(242): object \"mulcsd_temp_24\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_25 HB.v(244) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(244): object \"mulcsd_temp_25\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_26 HB.v(246) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(246): object \"mulcsd_temp_26\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_27 HB.v(248) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(248): object \"mulcsd_temp_27\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_28 HB.v(250) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(250): object \"mulcsd_temp_28\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_29 HB.v(252) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(252): object \"mulcsd_temp_29\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_30 HB.v(254) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(254): object \"mulcsd_temp_30\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_31 HB.v(256) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(256): object \"mulcsd_temp_31\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_32 HB.v(258) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(258): object \"mulcsd_temp_32\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_33 HB.v(260) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(260): object \"mulcsd_temp_33\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_34 HB.v(262) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(262): object \"mulcsd_temp_34\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_35 HB.v(264) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(264): object \"mulcsd_temp_35\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulpwr2_temp_2 HB.v(266) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(266): object \"mulpwr2_temp_2\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_36 HB.v(268) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(268): object \"mulcsd_temp_36\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_37 HB.v(270) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(270): object \"mulcsd_temp_37\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_38 HB.v(272) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(272): object \"mulcsd_temp_38\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_39 HB.v(274) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(274): object \"mulcsd_temp_39\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_40 HB.v(276) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(276): object \"mulcsd_temp_40\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_41 HB.v(278) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(278): object \"mulcsd_temp_41\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_42 HB.v(280) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(280): object \"mulcsd_temp_42\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_43 HB.v(282) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(282): object \"mulcsd_temp_43\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_44 HB.v(284) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(284): object \"mulcsd_temp_44\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulcsd_temp_45 HB.v(286) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(286): object \"mulcsd_temp_45\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "mulpwr2_temp_3 HB.v(289) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(289): object \"mulpwr2_temp_3\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "product_pipeline_phase0_1 HB.v(291) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(291): object \"product_pipeline_phase0_1\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "product_pipeline_phase0_52 HB.v(342) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(342): object \"product_pipeline_phase0_52\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "product_pipeline_phase1_26 HB.v(343) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(343): object \"product_pipeline_phase1_26\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_1 HB.v(351) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(351): object \"add_temp_1\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_2 HB.v(354) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(354): object \"add_temp_2\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_3 HB.v(357) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(357): object \"add_temp_3\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_4 HB.v(360) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(360): object \"add_temp_4\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_5 HB.v(363) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(363): object \"add_temp_5\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_6 HB.v(366) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(366): object \"add_temp_6\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_7 HB.v(369) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(369): object \"add_temp_7\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_8 HB.v(372) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(372): object \"add_temp_8\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_9 HB.v(375) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(375): object \"add_temp_9\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_10 HB.v(378) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(378): object \"add_temp_10\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_11 HB.v(381) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(381): object \"add_temp_11\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_12 HB.v(384) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(384): object \"add_temp_12\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_13 HB.v(387) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(387): object \"add_temp_13\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_14 HB.v(390) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(390): object \"add_temp_14\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_15 HB.v(393) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(393): object \"add_temp_15\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_16 HB.v(396) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(396): object \"add_temp_16\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_17 HB.v(399) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(399): object \"add_temp_17\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_18 HB.v(402) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(402): object \"add_temp_18\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_19 HB.v(405) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(405): object \"add_temp_19\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_20 HB.v(408) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(408): object \"add_temp_20\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_21 HB.v(411) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(411): object \"add_temp_21\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_22 HB.v(414) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(414): object \"add_temp_22\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_23 HB.v(417) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(417): object \"add_temp_23\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_24 HB.v(420) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(420): object \"add_temp_24\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "add_temp_25 HB.v(423) " "Warning (10036): Verilog HDL or VHDL warning at HB.v(423): object \"add_temp_25\" assigned a value but never read" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXMUX RXMUX:I_MUX " "Info: Elaborating entity \"RXMUX\" for hierarchy \"RXMUX:I_MUX\"" {  } { { "ozy_nco.v" "I_MUX" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 272 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/quartus60/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/quartus60/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mux.tdf" 72 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RXMUX:I_MUX\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"RXMUX:I_MUX\|lpm_mux:lpm_mux_component\"" {  } { { "RXMUX.v" "lpm_mux_component" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RXMUX.v" 71 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RXMUX:I_MUX\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"RXMUX:I_MUX\|lpm_mux:lpm_mux_component\"" {  } { { "RXMUX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RXMUX.v" 71 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6me.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6me " "Info: Found entity 1: mux_6me" {  } { { "db/mux_6me.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/mux_6me.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6me RXMUX:I_MUX\|lpm_mux:lpm_mux_component\|mux_6me:auto_generated " "Info: Elaborating entity \"mux_6me\" for hierarchy \"RXMUX:I_MUX\|lpm_mux:lpm_mux_component\|mux_6me:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mux.tdf" 84 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo_i " "Info: Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo_i\"" {  } { { "ozy_nco.v" "tx_fifo_i" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 291 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "dcfifo_component" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/tx_fifo.v" 93 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/tx_fifo.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ncb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ncb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ncb1 " "Info: Found entity 1: dcfifo_ncb1" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ncb1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated " "Info: Elaborating entity \"dcfifo_ncb1\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ncb1.tdf" "rdptr_g_gray2bin" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_ncb1.tdf" "rdptr_g1p" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_l27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l27 " "Info: Found entity 1: a_graycounter_l27" {  } { { "db/a_graycounter_l27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_l27.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l27 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_l27:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_l27\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_l27:wrptr_g1p\"" {  } { { "db/dcfifo_ncb1.tdf" "wrptr_g1p" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i27 " "Info: Found entity 1: a_graycounter_i27" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i27 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp " "Info: Elaborating entity \"a_graycounter_i27\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\"" {  } { { "db/dcfifo_ncb1.tdf" "wrptr_gp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bb11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb11 " "Info: Found entity 1: altsyncram_bb11" {  } { { "db/altsyncram_bb11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_bb11.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb11 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram " "Info: Elaborating entity \"altsyncram_bb11\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\"" {  } { { "db/dcfifo_ncb1.tdf" "fifo_ram" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lve1 " "Info: Found entity 1: altsyncram_lve1" {  } { { "db/altsyncram_lve1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_lve1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lve1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5 " "Info: Elaborating entity \"altsyncram_lve1\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\"" {  } { { "db/altsyncram_bb11.tdf" "altsyncram5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_bb11.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ln7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ln7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ln7 " "Info: Found entity 1: alt_synch_pipe_ln7" {  } { { "db/alt_synch_pipe_ln7.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_ln7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ln7 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg " "Info: Elaborating entity \"alt_synch_pipe_ln7\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg\"" {  } { { "db/dcfifo_ncb1.tdf" "rdfull_reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fo8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fo8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fo8 " "Info: Found entity 1: dffpipe_fo8" {  } { { "db/dffpipe_fo8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_fo8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fo8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg\|dffpipe_fo8:dffpipe7 " "Info: Elaborating entity \"dffpipe_fo8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg\|dffpipe_fo8:dffpipe7\"" {  } { { "db/alt_synch_pipe_ln7.tdf" "dffpipe7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_ln7.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ncb1.tdf" "rs_brp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_ncb1.tdf" "rs_dgwp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Info: Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10 " "Info: Elaborating entity \"dffpipe_ue9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mn7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mn7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mn7 " "Info: Found entity 1: alt_synch_pipe_mn7" {  } { { "db/alt_synch_pipe_mn7.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_mn7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mn7 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg " "Info: Elaborating entity \"alt_synch_pipe_mn7\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg\"" {  } { { "db/dcfifo_ncb1.tdf" "wrempty_reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_go8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_go8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_go8 " "Info: Found entity 1: dffpipe_go8" {  } { { "db/dffpipe_go8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_go8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_go8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg\|dffpipe_go8:dffpipe13 " "Info: Elaborating entity \"dffpipe_go8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg\|dffpipe_go8:dffpipe13\"" {  } { { "db/alt_synch_pipe_mn7.tdf" "dffpipe13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_mn7.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Info: Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_4e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\"" {  } { { "db/dcfifo_ncb1.tdf" "ws_dgrp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Info: Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ve9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_4e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage15 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage15\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 128 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage14 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage14\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage14" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 126 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage13 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage13\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 124 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage12 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage12\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage12" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 122 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage11 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage11\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 120 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage10 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage10\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 118 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage9 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage9\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 116 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage8 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage8\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 114 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage7 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage7\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 112 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage6 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage6\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 110 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage5 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage5\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 108 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage4 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage4\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 106 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage3 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage3\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 104 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage2 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage2\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 102 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage1 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage1\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 100 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage0 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage0\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 98 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_6\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_6\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_8\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_8\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_10\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_10\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_10\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_10\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_10\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_10\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[6\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[6\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[5\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[5\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[4\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[4\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[3\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_13\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_13\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_16\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_16\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_16\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_16\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_17\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_17\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_17\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_17\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_18\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_18\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_18\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_18\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_20\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_20\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_21\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_21\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_23\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_23\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_24\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_24\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_26\[3\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_26\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_26\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_26\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_26\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_26\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_26\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_26\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[13\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[13\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[12\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[12\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[11\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[11\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[10\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[10\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[9\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[9\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[8\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[8\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[7\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[7\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[6\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[6\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[5\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[5\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[4\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[4\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[3\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase1_26\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase1_26\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_27\[3\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_27\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_27\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_27\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_27\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_27\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_27\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_27\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_29\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_29\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_30\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_30\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_32\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_32\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_33\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_33\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_35\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_35\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_35\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_35\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_36\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_36\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_36\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_36\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_37\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_37\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_37\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_37\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[6\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[6\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[5\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[5\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[4\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[4\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[3\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_40\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_40\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_43\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_43\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_43\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_43\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_43\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_43\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_45\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_45\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|product_pipeline_phase0_47\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|product_pipeline_phase0_47\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_6\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_6\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_8\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_8\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_10\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_10\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_10\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_10\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_10\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_10\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[6\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[6\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[5\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[5\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[4\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[4\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[3\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_13\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_13\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_16\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_16\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_16\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_16\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_17\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_17\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_17\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_17\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_18\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_18\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_18\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_18\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_20\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_20\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_21\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_21\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_23\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_23\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_24\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_24\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_26\[3\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_26\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_26\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_26\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_26\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_26\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_26\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_26\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[13\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[13\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[12\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[12\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[11\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[11\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[10\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[10\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[9\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[9\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[8\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[8\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[7\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[7\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[6\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[6\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[5\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[5\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[4\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[4\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[3\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase1_26\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase1_26\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_27\[3\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_27\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_27\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_27\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_27\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_27\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_27\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_27\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_29\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_29\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_30\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_30\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_32\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_32\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_33\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_33\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_35\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_35\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_35\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_35\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_36\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_36\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_36\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_36\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_37\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_37\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_37\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_37\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[6\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[6\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[5\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[5\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[4\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[4\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[3\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_40\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_40\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_43\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_43\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_43\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_43\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_43\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_43\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_45\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_45\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|product_pipeline_phase0_47\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|product_pipeline_phase0_47\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[29\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[29\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[28\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[28\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[27\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[27\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[26\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[26\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[25\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[25\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[24\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[24\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[23\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[23\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[22\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[22\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[21\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[21\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[20\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[20\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[19\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[19\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[18\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[18\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[17\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[17\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[16\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[16\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[15\] HB:Q_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[15\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[14\] HB:Q_HB\|input_pipeline_phase0\[1\]\[14\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[14\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[14\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[13\] HB:Q_HB\|input_pipeline_phase0\[1\]\[13\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[13\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[13\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[12\] HB:Q_HB\|input_pipeline_phase0\[1\]\[12\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[12\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[12\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[11\] HB:Q_HB\|input_pipeline_phase0\[1\]\[11\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[11\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[11\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[10\] HB:Q_HB\|input_pipeline_phase0\[1\]\[10\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[10\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[10\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[9\] HB:Q_HB\|input_pipeline_phase0\[1\]\[9\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[9\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[9\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[8\] HB:Q_HB\|input_pipeline_phase0\[1\]\[8\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[8\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[8\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[7\] HB:Q_HB\|input_pipeline_phase0\[1\]\[7\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[7\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[7\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[6\] HB:Q_HB\|input_pipeline_phase0\[1\]\[6\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[6\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[6\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[5\] HB:Q_HB\|input_pipeline_phase0\[1\]\[5\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[5\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[4\] HB:Q_HB\|input_pipeline_phase0\[1\]\[4\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[3\] HB:Q_HB\|input_pipeline_phase0\[1\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[2\] HB:Q_HB\|input_pipeline_phase0\[1\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[1\] HB:Q_HB\|input_pipeline_phase0\[1\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_2\[0\] HB:Q_HB\|input_pipeline_phase0\[1\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_2\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[29\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[29\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[28\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[28\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[27\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[27\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[26\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[26\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[25\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[25\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[24\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[24\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[23\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[23\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[22\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[22\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[21\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[21\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[20\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[20\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[19\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[19\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[18\] HB:Q_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[18\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[1\] HB:Q_HB\|input_pipeline_phase0\[3\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_4\[0\] HB:Q_HB\|input_pipeline_phase0\[3\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_4\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[3\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[29\] HB:Q_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[29\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[28\] HB:Q_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[28\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[27\] HB:Q_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[27\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[26\] HB:Q_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[26\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[25\] HB:Q_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[25\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[24\] HB:Q_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[24\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[7\] HB:Q_HB\|input_pipeline_phase0\[15\]\[5\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[7\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[6\] HB:Q_HB\|input_pipeline_phase0\[15\]\[4\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[6\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[5\] HB:Q_HB\|input_pipeline_phase0\[15\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[5\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[4\] HB:Q_HB\|input_pipeline_phase0\[15\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[3\] HB:Q_HB\|input_pipeline_phase0\[15\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_16\[2\] HB:Q_HB\|input_pipeline_phase0\[15\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_16\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[15\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_18\[3\] HB:Q_HB\|input_pipeline_phase0\[17\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_18\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[17\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_18\[2\] HB:Q_HB\|input_pipeline_phase0\[17\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_18\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[17\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_22\[2\] HB:Q_HB\|input_pipeline_phase0\[21\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_22\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[21\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_22\[1\] HB:Q_HB\|input_pipeline_phase0\[21\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_22\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[21\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_22\[0\] HB:Q_HB\|input_pipeline_phase0\[21\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_22\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[21\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_31\[2\] HB:Q_HB\|input_pipeline_phase0\[30\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_31\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[30\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_31\[1\] HB:Q_HB\|input_pipeline_phase0\[30\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_31\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[30\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_31\[0\] HB:Q_HB\|input_pipeline_phase0\[30\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_31\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[30\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_35\[3\] HB:Q_HB\|input_pipeline_phase0\[34\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_35\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[34\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_35\[2\] HB:Q_HB\|input_pipeline_phase0\[34\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_35\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[34\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[29\] HB:Q_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[29\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[28\] HB:Q_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[28\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[27\] HB:Q_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[27\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[26\] HB:Q_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[26\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[25\] HB:Q_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[25\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[24\] HB:Q_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[24\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[7\] HB:Q_HB\|input_pipeline_phase0\[36\]\[5\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[7\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[6\] HB:Q_HB\|input_pipeline_phase0\[36\]\[4\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[6\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[5\] HB:Q_HB\|input_pipeline_phase0\[36\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[5\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[4\] HB:Q_HB\|input_pipeline_phase0\[36\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[3\] HB:Q_HB\|input_pipeline_phase0\[36\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_37\[2\] HB:Q_HB\|input_pipeline_phase0\[36\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_37\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[36\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[29\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[29\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[28\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[28\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[27\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[27\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[26\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[26\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[25\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[25\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[24\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[24\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[23\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[23\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[22\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[22\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[21\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[21\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[20\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[20\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[19\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[19\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[18\] HB:Q_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[18\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[1\] HB:Q_HB\|input_pipeline_phase0\[48\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_49\[0\] HB:Q_HB\|input_pipeline_phase0\[48\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_49\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[48\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[29\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[29\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[28\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[28\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[27\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[27\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[26\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[26\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[25\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[25\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[24\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[24\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[23\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[23\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[22\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[22\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[21\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[21\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[20\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[20\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[19\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[19\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[18\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[18\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[17\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[17\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[16\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[16\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[15\] HB:Q_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[15\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[14\] HB:Q_HB\|input_pipeline_phase0\[50\]\[14\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[14\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[14\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[13\] HB:Q_HB\|input_pipeline_phase0\[50\]\[13\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[13\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[13\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[12\] HB:Q_HB\|input_pipeline_phase0\[50\]\[12\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[12\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[12\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[11\] HB:Q_HB\|input_pipeline_phase0\[50\]\[11\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[11\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[11\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[10\] HB:Q_HB\|input_pipeline_phase0\[50\]\[10\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[10\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[10\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[9\] HB:Q_HB\|input_pipeline_phase0\[50\]\[9\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[9\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[9\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[8\] HB:Q_HB\|input_pipeline_phase0\[50\]\[8\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[8\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[8\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[7\] HB:Q_HB\|input_pipeline_phase0\[50\]\[7\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[7\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[7\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[6\] HB:Q_HB\|input_pipeline_phase0\[50\]\[6\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[6\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[6\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[5\] HB:Q_HB\|input_pipeline_phase0\[50\]\[5\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[5\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[4\] HB:Q_HB\|input_pipeline_phase0\[50\]\[4\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[3\] HB:Q_HB\|input_pipeline_phase0\[50\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[2\] HB:Q_HB\|input_pipeline_phase0\[50\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[1\] HB:Q_HB\|input_pipeline_phase0\[50\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_51\[0\] HB:Q_HB\|input_pipeline_phase0\[50\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_51\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[50\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[28\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[27\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[26\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[25\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[24\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[23\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[22\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[21\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[20\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[19\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[18\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[18\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[17\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[17\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[16\] HB:Q_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[16\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[28\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[27\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[26\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[25\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[24\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[23\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[22\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[21\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[20\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[19\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[18\] HB:Q_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[18\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[28\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[27\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[26\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[25\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[24\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[23\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[22\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[21\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[20\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[19\] HB:Q_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[28\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[27\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[26\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[25\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[24\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[23\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[22\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[21\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[20\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[28\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[27\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[26\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[25\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[24\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[23\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[22\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[21\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[20\] HB:Q_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[28\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[27\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[26\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[25\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[24\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[23\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[22\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[21\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[28\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[27\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[26\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[25\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[24\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[23\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[22\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[21\] HB:Q_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[28\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[27\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[26\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[25\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[24\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[23\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[22\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[28\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[27\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[26\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[25\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[24\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[23\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[22\] HB:Q_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[28\] HB:Q_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[27\] HB:Q_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[26\] HB:Q_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[25\] HB:Q_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[24\] HB:Q_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[23\] HB:Q_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[28\] HB:Q_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[27\] HB:Q_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[26\] HB:Q_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[25\] HB:Q_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[24\] HB:Q_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[23\] HB:Q_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[28\] HB:Q_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[27\] HB:Q_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[26\] HB:Q_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[25\] HB:Q_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[24\] HB:Q_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[23\] HB:Q_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[28\] HB:Q_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[27\] HB:Q_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[26\] HB:Q_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[25\] HB:Q_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[24\] HB:Q_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_17\[28\] HB:Q_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_17\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_17\[27\] HB:Q_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_17\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_17\[26\] HB:Q_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_17\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_17\[25\] HB:Q_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_17\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_17\[24\] HB:Q_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_17\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_18\[28\] HB:Q_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_18\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_18\[27\] HB:Q_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_18\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_18\[26\] HB:Q_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_18\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_18\[25\] HB:Q_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_18\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[28\] HB:Q_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[27\] HB:Q_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[26\] HB:Q_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[25\] HB:Q_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_20\[28\] HB:Q_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_20\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_20\[27\] HB:Q_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_20\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_20\[26\] HB:Q_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_20\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_20\[25\] HB:Q_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_20\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[28\] HB:Q_HB\|product_pipeline_phase0_21\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_21\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[27\] HB:Q_HB\|product_pipeline_phase0_21\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_21\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[26\] HB:Q_HB\|product_pipeline_phase0_21\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_21\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_22\[28\] HB:Q_HB\|product_pipeline_phase0_22\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_22\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_22\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_22\[27\] HB:Q_HB\|product_pipeline_phase0_22\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_22\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_22\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_22\[26\] HB:Q_HB\|product_pipeline_phase0_22\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_22\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_22\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_23\[28\] HB:Q_HB\|product_pipeline_phase0_23\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_23\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_23\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_23\[27\] HB:Q_HB\|product_pipeline_phase0_23\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_23\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_23\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_23\[26\] HB:Q_HB\|product_pipeline_phase0_23\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_23\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_23\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_24\[28\] HB:Q_HB\|product_pipeline_phase0_24\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_24\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_24\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_24\[27\] HB:Q_HB\|product_pipeline_phase0_24\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_24\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_24\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_25\[28\] HB:Q_HB\|product_pipeline_phase0_25\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_25\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_25\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_28\[28\] HB:Q_HB\|product_pipeline_phase0_28\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_28\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_28\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_29\[28\] HB:Q_HB\|product_pipeline_phase0_29\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_29\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_29\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_29\[27\] HB:Q_HB\|product_pipeline_phase0_29\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_29\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_29\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_30\[28\] HB:Q_HB\|product_pipeline_phase0_30\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_30\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_30\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_30\[27\] HB:Q_HB\|product_pipeline_phase0_30\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_30\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_30\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_30\[26\] HB:Q_HB\|product_pipeline_phase0_30\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_30\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_30\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_31\[28\] HB:Q_HB\|product_pipeline_phase0_31\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_31\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_31\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_31\[27\] HB:Q_HB\|product_pipeline_phase0_31\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_31\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_31\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_31\[26\] HB:Q_HB\|product_pipeline_phase0_31\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_31\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_31\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[28\] HB:Q_HB\|product_pipeline_phase0_32\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_32\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[27\] HB:Q_HB\|product_pipeline_phase0_32\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_32\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[26\] HB:Q_HB\|product_pipeline_phase0_32\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_32\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_33\[28\] HB:Q_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_33\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_33\[27\] HB:Q_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_33\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_33\[26\] HB:Q_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_33\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_33\[25\] HB:Q_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_33\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[28\] HB:Q_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[27\] HB:Q_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[26\] HB:Q_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[25\] HB:Q_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_35\[28\] HB:Q_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_35\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_35\[27\] HB:Q_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_35\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_35\[26\] HB:Q_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_35\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_35\[25\] HB:Q_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_35\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_36\[28\] HB:Q_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_36\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_36\[27\] HB:Q_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_36\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_36\[26\] HB:Q_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_36\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_36\[25\] HB:Q_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_36\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_36\[24\] HB:Q_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_36\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[28\] HB:Q_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[27\] HB:Q_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[26\] HB:Q_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[25\] HB:Q_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[24\] HB:Q_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[28\] HB:Q_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[27\] HB:Q_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[26\] HB:Q_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[25\] HB:Q_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[24\] HB:Q_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[23\] HB:Q_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[28\] HB:Q_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[27\] HB:Q_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[26\] HB:Q_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[25\] HB:Q_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[24\] HB:Q_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[23\] HB:Q_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[28\] HB:Q_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[27\] HB:Q_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[26\] HB:Q_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[25\] HB:Q_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[24\] HB:Q_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[23\] HB:Q_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[28\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[27\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[26\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[25\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[24\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[23\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[22\] HB:Q_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[28\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[27\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[26\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[25\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[24\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[23\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[22\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[28\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[27\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[26\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[25\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[24\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[23\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[22\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[21\] HB:Q_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[28\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[27\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[26\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[25\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[24\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[23\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[22\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[21\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[28\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[27\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[26\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[25\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[24\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[23\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[22\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[21\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[20\] HB:Q_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[28\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[27\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[26\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[25\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[24\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[23\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[22\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[21\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[20\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[28\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[27\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[26\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[25\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[24\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[23\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[22\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[21\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[20\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[19\] HB:Q_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[28\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[27\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[26\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[25\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[24\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[23\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[22\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[21\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[20\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[19\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[18\] HB:Q_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[18\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[28\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[28\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[27\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[27\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[26\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[26\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[25\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[25\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[24\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[24\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[23\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[23\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[22\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[22\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[21\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[20\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[19\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[18\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[18\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[17\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[17\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_52\[16\] HB:Q_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_52\[16\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[7\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[10\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[11\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[12\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[12\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[12\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[12\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[13\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[13\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[14\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[14\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[14\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[14\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[15\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[16\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[19\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[20\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[20\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[19\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[19\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[18\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[18\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[17\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[17\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[26\]\[16\] HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[16\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[30\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[29\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[28\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[27\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[26\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[25\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[24\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[23\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[22\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[21\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[20\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[20\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[19\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[19\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[18\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[18\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[17\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[17\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[13\]\[16\] HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[16\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[29\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[29\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[28\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[28\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[27\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[27\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[26\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[26\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[25\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[25\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[24\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[24\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[23\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[23\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[22\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[22\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[21\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[21\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[20\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[20\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[19\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[19\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[18\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[18\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[17\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[17\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[16\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[16\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[15\] HB:I_HB\|input_pipeline_phase0\[1\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[15\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[14\] HB:I_HB\|input_pipeline_phase0\[1\]\[14\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[14\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[14\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[13\] HB:I_HB\|input_pipeline_phase0\[1\]\[13\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[13\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[13\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[12\] HB:I_HB\|input_pipeline_phase0\[1\]\[12\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[12\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[12\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[11\] HB:I_HB\|input_pipeline_phase0\[1\]\[11\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[11\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[11\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[10\] HB:I_HB\|input_pipeline_phase0\[1\]\[10\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[10\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[10\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[9\] HB:I_HB\|input_pipeline_phase0\[1\]\[9\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[9\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[9\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[8\] HB:I_HB\|input_pipeline_phase0\[1\]\[8\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[8\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[8\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[7\] HB:I_HB\|input_pipeline_phase0\[1\]\[7\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[7\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[7\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[6\] HB:I_HB\|input_pipeline_phase0\[1\]\[6\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[6\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[6\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[5\] HB:I_HB\|input_pipeline_phase0\[1\]\[5\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[5\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[4\] HB:I_HB\|input_pipeline_phase0\[1\]\[4\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[3\] HB:I_HB\|input_pipeline_phase0\[1\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[2\] HB:I_HB\|input_pipeline_phase0\[1\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[1\] HB:I_HB\|input_pipeline_phase0\[1\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_2\[0\] HB:I_HB\|input_pipeline_phase0\[1\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_2\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[29\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[29\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[28\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[28\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[27\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[27\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[26\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[26\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[25\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[25\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[24\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[24\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[23\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[23\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[22\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[22\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[21\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[21\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[20\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[20\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[19\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[19\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[18\] HB:I_HB\|input_pipeline_phase0\[3\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[18\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[1\] HB:I_HB\|input_pipeline_phase0\[3\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_4\[0\] HB:I_HB\|input_pipeline_phase0\[3\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_4\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[3\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[29\] HB:I_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[29\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[28\] HB:I_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[28\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[27\] HB:I_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[27\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[26\] HB:I_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[26\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[25\] HB:I_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[25\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[24\] HB:I_HB\|input_pipeline_phase0\[15\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[24\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[7\] HB:I_HB\|input_pipeline_phase0\[15\]\[5\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[7\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[6\] HB:I_HB\|input_pipeline_phase0\[15\]\[4\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[6\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[5\] HB:I_HB\|input_pipeline_phase0\[15\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[5\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[4\] HB:I_HB\|input_pipeline_phase0\[15\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[3\] HB:I_HB\|input_pipeline_phase0\[15\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_16\[2\] HB:I_HB\|input_pipeline_phase0\[15\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_16\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[15\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_18\[3\] HB:I_HB\|input_pipeline_phase0\[17\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_18\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[17\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_18\[2\] HB:I_HB\|input_pipeline_phase0\[17\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_18\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[17\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_22\[2\] HB:I_HB\|input_pipeline_phase0\[21\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_22\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[21\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_22\[1\] HB:I_HB\|input_pipeline_phase0\[21\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_22\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[21\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_22\[0\] HB:I_HB\|input_pipeline_phase0\[21\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_22\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[21\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_31\[2\] HB:I_HB\|input_pipeline_phase0\[30\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_31\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[30\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_31\[1\] HB:I_HB\|input_pipeline_phase0\[30\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_31\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[30\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_31\[0\] HB:I_HB\|input_pipeline_phase0\[30\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_31\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[30\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_35\[3\] HB:I_HB\|input_pipeline_phase0\[34\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_35\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[34\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_35\[2\] HB:I_HB\|input_pipeline_phase0\[34\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_35\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[34\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[29\] HB:I_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[29\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[28\] HB:I_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[28\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[27\] HB:I_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[27\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[26\] HB:I_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[26\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[25\] HB:I_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[25\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[24\] HB:I_HB\|input_pipeline_phase0\[36\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[24\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[7\] HB:I_HB\|input_pipeline_phase0\[36\]\[5\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[7\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[6\] HB:I_HB\|input_pipeline_phase0\[36\]\[4\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[6\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[5\] HB:I_HB\|input_pipeline_phase0\[36\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[5\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[4\] HB:I_HB\|input_pipeline_phase0\[36\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[3\] HB:I_HB\|input_pipeline_phase0\[36\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_37\[2\] HB:I_HB\|input_pipeline_phase0\[36\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_37\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[36\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[29\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[29\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[28\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[28\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[27\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[27\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[26\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[26\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[25\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[25\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[24\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[24\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[23\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[23\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[22\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[22\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[21\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[21\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[20\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[20\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[19\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[19\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[18\] HB:I_HB\|input_pipeline_phase0\[48\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[18\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[1\] HB:I_HB\|input_pipeline_phase0\[48\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_49\[0\] HB:I_HB\|input_pipeline_phase0\[48\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_49\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[48\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[29\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[29\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[28\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[28\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[27\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[27\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[26\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[26\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[25\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[25\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[24\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[24\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[23\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[23\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[22\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[22\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[21\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[21\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[20\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[20\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[19\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[19\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[18\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[18\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[17\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[17\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[16\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[16\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[15\] HB:I_HB\|input_pipeline_phase0\[50\]\[15\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[15\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[15\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[14\] HB:I_HB\|input_pipeline_phase0\[50\]\[14\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[14\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[14\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[13\] HB:I_HB\|input_pipeline_phase0\[50\]\[13\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[13\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[13\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[12\] HB:I_HB\|input_pipeline_phase0\[50\]\[12\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[12\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[12\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[11\] HB:I_HB\|input_pipeline_phase0\[50\]\[11\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[11\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[11\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[10\] HB:I_HB\|input_pipeline_phase0\[50\]\[10\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[10\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[10\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[9\] HB:I_HB\|input_pipeline_phase0\[50\]\[9\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[9\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[9\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[8\] HB:I_HB\|input_pipeline_phase0\[50\]\[8\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[8\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[8\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[7\] HB:I_HB\|input_pipeline_phase0\[50\]\[7\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[7\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[7\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[6\] HB:I_HB\|input_pipeline_phase0\[50\]\[6\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[6\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[6\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[5\] HB:I_HB\|input_pipeline_phase0\[50\]\[5\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[5\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[5\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[4\] HB:I_HB\|input_pipeline_phase0\[50\]\[4\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[4\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[3\] HB:I_HB\|input_pipeline_phase0\[50\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[2\] HB:I_HB\|input_pipeline_phase0\[50\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[1\] HB:I_HB\|input_pipeline_phase0\[50\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_51\[0\] HB:I_HB\|input_pipeline_phase0\[50\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_51\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[50\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[28\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[27\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[26\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[25\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[24\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[23\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[22\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[21\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[20\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[19\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[18\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[18\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[17\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[17\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[16\] HB:I_HB\|product_pipeline_phase0_1\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[16\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_1\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[28\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[27\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[26\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[25\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[24\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[23\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[22\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[21\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[20\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[19\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[18\] HB:I_HB\|product_pipeline_phase0_3\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[18\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_3\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[28\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[27\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[26\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[25\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[24\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[23\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[22\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[21\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[20\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[19\] HB:I_HB\|product_pipeline_phase0_5\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_5\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[28\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[27\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[26\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[25\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[24\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[23\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[22\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[21\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[20\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[28\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[27\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[26\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[25\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[24\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[23\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[22\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[21\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[20\] HB:I_HB\|product_pipeline_phase0_7\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_7\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[28\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[27\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[26\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[25\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[24\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[23\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[22\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[21\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[28\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[27\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[26\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[25\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[24\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[23\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[22\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[21\] HB:I_HB\|product_pipeline_phase0_9\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_9\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[28\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[27\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[26\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[25\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[24\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[23\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[22\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[28\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[27\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[26\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[25\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[24\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[23\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[22\] HB:I_HB\|product_pipeline_phase0_11\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_11\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[28\] HB:I_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[27\] HB:I_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[26\] HB:I_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[25\] HB:I_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[24\] HB:I_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[23\] HB:I_HB\|product_pipeline_phase0_12\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_12\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[28\] HB:I_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[27\] HB:I_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[26\] HB:I_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[25\] HB:I_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[24\] HB:I_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[23\] HB:I_HB\|product_pipeline_phase0_13\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_13\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[28\] HB:I_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[27\] HB:I_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[26\] HB:I_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[25\] HB:I_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[24\] HB:I_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[23\] HB:I_HB\|product_pipeline_phase0_14\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_14\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[28\] HB:I_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[27\] HB:I_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[26\] HB:I_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[25\] HB:I_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[24\] HB:I_HB\|product_pipeline_phase0_15\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_15\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_17\[28\] HB:I_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_17\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_17\[27\] HB:I_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_17\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_17\[26\] HB:I_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_17\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_17\[25\] HB:I_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_17\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_17\[24\] HB:I_HB\|product_pipeline_phase0_17\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_17\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_17\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_18\[28\] HB:I_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_18\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_18\[27\] HB:I_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_18\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_18\[26\] HB:I_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_18\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_18\[25\] HB:I_HB\|product_pipeline_phase0_18\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_18\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_18\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[28\] HB:I_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[27\] HB:I_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[26\] HB:I_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[25\] HB:I_HB\|product_pipeline_phase0_19\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_19\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_20\[28\] HB:I_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_20\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_20\[27\] HB:I_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_20\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_20\[26\] HB:I_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_20\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_20\[25\] HB:I_HB\|product_pipeline_phase0_20\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_20\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_20\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[28\] HB:I_HB\|product_pipeline_phase0_21\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_21\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[27\] HB:I_HB\|product_pipeline_phase0_21\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_21\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[26\] HB:I_HB\|product_pipeline_phase0_21\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_21\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_22\[28\] HB:I_HB\|product_pipeline_phase0_22\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_22\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_22\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_22\[27\] HB:I_HB\|product_pipeline_phase0_22\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_22\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_22\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_22\[26\] HB:I_HB\|product_pipeline_phase0_22\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_22\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_22\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_23\[28\] HB:I_HB\|product_pipeline_phase0_23\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_23\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_23\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_23\[27\] HB:I_HB\|product_pipeline_phase0_23\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_23\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_23\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_23\[26\] HB:I_HB\|product_pipeline_phase0_23\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_23\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_23\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_24\[28\] HB:I_HB\|product_pipeline_phase0_24\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_24\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_24\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_24\[27\] HB:I_HB\|product_pipeline_phase0_24\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_24\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_24\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_25\[28\] HB:I_HB\|product_pipeline_phase0_25\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_25\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_25\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_28\[28\] HB:I_HB\|product_pipeline_phase0_28\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_28\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_28\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_29\[28\] HB:I_HB\|product_pipeline_phase0_29\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_29\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_29\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_29\[27\] HB:I_HB\|product_pipeline_phase0_29\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_29\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_29\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_30\[28\] HB:I_HB\|product_pipeline_phase0_30\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_30\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_30\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_30\[27\] HB:I_HB\|product_pipeline_phase0_30\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_30\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_30\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_30\[26\] HB:I_HB\|product_pipeline_phase0_30\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_30\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_30\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_31\[28\] HB:I_HB\|product_pipeline_phase0_31\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_31\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_31\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_31\[27\] HB:I_HB\|product_pipeline_phase0_31\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_31\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_31\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_31\[26\] HB:I_HB\|product_pipeline_phase0_31\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_31\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_31\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[28\] HB:I_HB\|product_pipeline_phase0_32\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_32\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[27\] HB:I_HB\|product_pipeline_phase0_32\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_32\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[26\] HB:I_HB\|product_pipeline_phase0_32\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_32\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_33\[28\] HB:I_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_33\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_33\[27\] HB:I_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_33\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_33\[26\] HB:I_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_33\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_33\[25\] HB:I_HB\|product_pipeline_phase0_33\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_33\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_33\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[28\] HB:I_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[27\] HB:I_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[26\] HB:I_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[25\] HB:I_HB\|product_pipeline_phase0_34\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_34\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_35\[28\] HB:I_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_35\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_35\[27\] HB:I_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_35\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_35\[26\] HB:I_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_35\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_35\[25\] HB:I_HB\|product_pipeline_phase0_35\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_35\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_35\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_36\[28\] HB:I_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_36\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_36\[27\] HB:I_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_36\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_36\[26\] HB:I_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_36\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_36\[25\] HB:I_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_36\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_36\[24\] HB:I_HB\|product_pipeline_phase0_36\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_36\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_36\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[28\] HB:I_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[27\] HB:I_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[26\] HB:I_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[25\] HB:I_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[24\] HB:I_HB\|product_pipeline_phase0_38\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_38\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[28\] HB:I_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[27\] HB:I_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[26\] HB:I_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[25\] HB:I_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[24\] HB:I_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[23\] HB:I_HB\|product_pipeline_phase0_39\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_39\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[28\] HB:I_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[27\] HB:I_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[26\] HB:I_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[25\] HB:I_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[24\] HB:I_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[23\] HB:I_HB\|product_pipeline_phase0_40\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_40\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[28\] HB:I_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[27\] HB:I_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[26\] HB:I_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[25\] HB:I_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[24\] HB:I_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[23\] HB:I_HB\|product_pipeline_phase0_41\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_41\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[28\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[27\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[26\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[25\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[24\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[23\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[22\] HB:I_HB\|product_pipeline_phase0_42\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_42\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[28\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[27\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[26\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[25\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[24\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[23\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[22\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[28\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[27\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[26\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[25\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[24\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[23\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[22\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[21\] HB:I_HB\|product_pipeline_phase0_44\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_44\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[28\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[27\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[26\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[25\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[24\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[23\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[22\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[21\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[28\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[27\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[26\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[25\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[24\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[23\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[22\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[21\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[20\] HB:I_HB\|product_pipeline_phase0_46\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_46\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[28\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[27\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[26\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[25\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[24\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[23\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[22\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[21\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[20\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[28\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[27\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[26\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[25\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[24\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[23\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[22\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[21\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[20\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[19\] HB:I_HB\|product_pipeline_phase0_48\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_48\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[28\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[27\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[26\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[25\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[24\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[23\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[22\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[21\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[20\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[19\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[18\] HB:I_HB\|product_pipeline_phase0_50\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[18\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_50\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[28\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[28\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[27\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[27\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[26\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[26\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[25\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[25\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[24\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[24\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[23\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[23\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[22\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[22\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[21\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[20\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[19\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[18\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[18\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[17\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[17\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_52\[16\] HB:I_HB\|product_pipeline_phase0_52\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_52\[16\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_52\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[30\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[30\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[30\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[30\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[30\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[30\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[7\]\[30\] HB:I_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[8\]\[30\] HB:I_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[30\] HB:I_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[10\]\[30\] HB:I_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[11\]\[30\] HB:I_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[12\]\[30\] HB:I_HB\|sumdelay_pipeline1\[12\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[12\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[12\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[13\]\[30\] HB:I_HB\|sumdelay_pipeline1\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[13\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[14\]\[30\] HB:I_HB\|sumdelay_pipeline1\[14\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[14\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[14\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[15\]\[30\] HB:I_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[16\]\[30\] HB:I_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[30\] HB:I_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[18\]\[30\] HB:I_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[19\]\[30\] HB:I_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[30\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[30\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[30\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[30\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[30\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[30\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[30\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[29\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[28\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[27\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[26\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[25\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[24\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[23\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[22\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[21\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[20\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[20\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[19\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[19\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[18\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[18\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[17\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[17\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[26\]\[16\] HB:I_HB\|sumdelay_pipeline1\[26\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[16\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[26\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[30\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[29\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[28\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[27\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[26\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[25\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[24\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[23\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[22\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[21\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[20\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[20\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[19\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[19\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[18\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[18\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[17\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[17\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[13\]\[16\] HB:I_HB\|sumdelay_pipeline2\[13\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[16\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline2\[13\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|ce_out_reg HB:Q_HB\|ce_out_reg " "Info: Duplicate register \"HB:I_HB\|ce_out_reg\" merged to single register \"HB:Q_HB\|ce_out_reg\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 184 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|ce_delayline12 HB:Q_HB\|ce_delayline12 " "Info: Duplicate register \"HB:I_HB\|ce_delayline12\" merged to single register \"HB:Q_HB\|ce_delayline12\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 524 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|ring_count\[1\] HB:Q_HB\|ring_count\[1\] " "Info: Duplicate register \"HB:I_HB\|ring_count\[1\]\" merged to single register \"HB:Q_HB\|ring_count\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 531 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|ring_count\[0\] HB:Q_HB\|ring_count\[0\] " "Info: Duplicate register \"HB:I_HB\|ring_count\[0\]\" merged to single register \"HB:Q_HB\|ring_count\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 531 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D4:I_CAS2\|cur_count\[0\] CIC_D4:Q_CAS2\|cur_count\[0\] " "Info: Duplicate register \"CIC_D4:I_CAS2\|cur_count\[0\]\" merged to single register \"CIC_D4:Q_CAS2\|cur_count\[0\]\"" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 272 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D4:I_CAS2\|ce_out_reg CIC_D4:Q_CAS2\|ce_out_reg " "Info: Duplicate register \"CIC_D4:I_CAS2\|ce_out_reg\" merged to single register \"CIC_D4:Q_CAS2\|ce_out_reg\"" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 324 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D4:I_CAS2\|cur_count\[1\] CIC_D4:Q_CAS2\|cur_count\[1\] " "Info: Duplicate register \"CIC_D4:I_CAS2\|cur_count\[1\]\" merged to single register \"CIC_D4:Q_CAS2\|cur_count\[1\]\"" {  } { { "CIC_D4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D4.v" 272 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[5\] CIC_D65:Q_CAS1\|cur_count\[5\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[5\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[5\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[4\] CIC_D65:Q_CAS1\|cur_count\[4\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[4\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[4\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[3\] CIC_D65:Q_CAS1\|cur_count\[3\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[3\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[3\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[2\] CIC_D65:Q_CAS1\|cur_count\[2\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[2\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[2\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[1\] CIC_D65:Q_CAS1\|cur_count\[1\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[1\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[1\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[0\] CIC_D65:Q_CAS1\|cur_count\[0\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[0\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[0\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|ce_out_reg CIC_D65:Q_CAS1\|ce_out_reg " "Info: Duplicate register \"CIC_D65:I_CAS1\|ce_out_reg\" merged to single register \"CIC_D65:Q_CAS1\|ce_out_reg\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 224 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_D65:I_CAS1\|cur_count\[6\] CIC_D65:Q_CAS1\|cur_count\[6\] " "Info: Duplicate register \"CIC_D65:I_CAS1\|cur_count\[6\]\" merged to single register \"CIC_D65:Q_CAS1\|cur_count\[6\]\"" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[10\]\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[13\]\[3\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[13\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[13\]\[2\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[13\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[13\]\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[13\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[13\]\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[13\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[16\]\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[1\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[0\] data_in GND " "Warning: Reduced register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[8\]\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[8\]\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[10\]\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[13\]\[3\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[13\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[13\]\[2\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[13\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[13\]\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[13\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[13\]\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[13\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[16\]\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[18\]\[1\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "HB:I_HB\|sumdelay_pipeline1\[18\]\[0\] data_in GND " "Warning: Reduced register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[17\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[16\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[16\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[15\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[14\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[13\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[12\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[11\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[10\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[9\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[8\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[8\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[7\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[6\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[5\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[4\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[3\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[2\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[1\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[0\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_1\[0\] HB:Q_HB\|input_pipeline_phase0\[0\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_1\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[0\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[0\]\[0\] HB:Q_HB\|input_pipeline_phase0\[1\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[0\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[1\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[0\] HB:Q_HB\|input_pipeline_phase0\[2\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[2\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_5\[0\] HB:Q_HB\|input_pipeline_phase0\[4\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_5\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[4\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[1\] HB:Q_HB\|input_pipeline_phase0\[5\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[5\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_7\[0\] HB:Q_HB\|input_pipeline_phase0\[6\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_7\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[6\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[1\] HB:Q_HB\|input_pipeline_phase0\[7\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[7\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[0\] HB:Q_HB\|input_pipeline_phase0\[7\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[7\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_9\[0\] HB:Q_HB\|input_pipeline_phase0\[8\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_9\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[8\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[3\] HB:Q_HB\|input_pipeline_phase0\[9\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[9\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[0\] HB:Q_HB\|input_pipeline_phase0\[9\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[9\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[0\] HB:Q_HB\|input_pipeline_phase0\[10\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[10\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_12\[0\] HB:Q_HB\|input_pipeline_phase0\[11\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_12\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[11\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[0\] HB:Q_HB\|input_pipeline_phase0\[11\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[11\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_13\[7\] HB:Q_HB\|input_pipeline_phase0\[12\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_13\[7\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[12\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[0\] HB:Q_HB\|input_pipeline_phase0\[12\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[12\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_14\[0\] HB:Q_HB\|input_pipeline_phase0\[13\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_14\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[13\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[0\] HB:Q_HB\|input_pipeline_phase0\[14\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[14\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_17\[2\] HB:Q_HB\|input_pipeline_phase0\[16\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_17\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[16\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[0\] HB:Q_HB\|input_pipeline_phase0\[18\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[18\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_20\[1\] HB:Q_HB\|input_pipeline_phase0\[19\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_20\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[19\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[0\] HB:Q_HB\|input_pipeline_phase0\[19\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[19\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[1\] HB:Q_HB\|input_pipeline_phase0\[20\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[20\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[4\]\[0\] HB:Q_HB\|input_pipeline_phase0\[20\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[4\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[20\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[11\]\[0\] HB:Q_HB\|input_pipeline_phase0\[22\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[22\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_23\[1\] HB:Q_HB\|input_pipeline_phase0\[22\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_23\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[22\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_24\[1\] HB:Q_HB\|input_pipeline_phase0\[23\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_24\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[23\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[5\]\[0\] HB:Q_HB\|input_pipeline_phase0\[23\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[5\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[23\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_25\[0\] HB:Q_HB\|input_pipeline_phase0\[24\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_25\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[24\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_26\[4\] HB:Q_HB\|input_pipeline_phase0\[25\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_26\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[25\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[12\]\[0\] HB:Q_HB\|input_pipeline_phase0\[25\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[12\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[25\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_27\[4\] HB:Q_HB\|input_pipeline_phase0\[26\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_27\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[26\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[6\]\[0\] HB:Q_HB\|input_pipeline_phase0\[26\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[6\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[26\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_28\[0\] HB:Q_HB\|input_pipeline_phase0\[27\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_28\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[27\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_29\[1\] HB:Q_HB\|input_pipeline_phase0\[28\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_29\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[28\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[14\]\[0\] HB:Q_HB\|input_pipeline_phase0\[28\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[14\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[28\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_30\[1\] HB:Q_HB\|input_pipeline_phase0\[29\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_30\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[29\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[15\]\[0\] HB:Q_HB\|input_pipeline_phase0\[31\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[31\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[1\] HB:Q_HB\|input_pipeline_phase0\[31\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[31\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_33\[1\] HB:Q_HB\|input_pipeline_phase0\[32\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_33\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[32\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[0\] HB:Q_HB\|input_pipeline_phase0\[33\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[33\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[0\] HB:Q_HB\|input_pipeline_phase0\[34\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[34\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_36\[2\] HB:Q_HB\|input_pipeline_phase0\[35\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_36\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[35\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[8\]\[0\] HB:Q_HB\|input_pipeline_phase0\[35\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[8\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[35\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[0\] HB:Q_HB\|input_pipeline_phase0\[37\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[37\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_39\[0\] HB:Q_HB\|input_pipeline_phase0\[38\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_39\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[38\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_40\[7\] HB:Q_HB\|input_pipeline_phase0\[39\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_40\[7\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[39\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_41\[0\] HB:Q_HB\|input_pipeline_phase0\[40\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_41\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[40\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[0\] HB:Q_HB\|input_pipeline_phase0\[41\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[41\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[0\] HB:Q_HB\|input_pipeline_phase0\[41\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[41\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[3\] HB:Q_HB\|input_pipeline_phase0\[42\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[42\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[0\] HB:Q_HB\|input_pipeline_phase0\[42\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[42\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_44\[0\] HB:Q_HB\|input_pipeline_phase0\[43\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_44\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[43\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[1\] HB:Q_HB\|input_pipeline_phase0\[44\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[44\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[0\] HB:Q_HB\|input_pipeline_phase0\[44\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[44\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_46\[0\] HB:Q_HB\|input_pipeline_phase0\[45\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_46\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[45\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[1\] HB:Q_HB\|input_pipeline_phase0\[46\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[46\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[0\] HB:Q_HB\|input_pipeline_phase0\[46\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[46\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_48\[0\] HB:Q_HB\|input_pipeline_phase0\[47\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_48\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[47\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[0\] HB:Q_HB\|input_pipeline_phase0\[49\]\[0\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[0\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[49\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[0\]\[30\] HB:Q_HB\|sumdelay_pipeline1\[0\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[0\]\[30\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[0\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[19\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[19\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[20\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[20\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[1\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[20\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[20\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[2\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[3\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[4\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[6\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[7\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[7\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[7\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[7\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[7\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[8\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[10\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[10\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[10\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[11\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[11\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[11\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[12\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[12\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[12\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[12\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[14\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[14\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[14\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[14\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[15\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[15\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[15\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[16\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[16\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[16\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[18\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[19\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[19\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[19\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[19\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[19\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[20\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[22\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[23\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[20\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[20\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[24\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[19\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[19\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[20\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[20\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[21\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[21\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[22\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[22\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[23\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[23\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[24\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[24\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[25\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[25\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[26\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[26\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[27\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[27\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[28\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[28\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[25\]\[29\] HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[29\]\" merged to single register \"HB:Q_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_1\[0\] HB:I_HB\|input_pipeline_phase0\[0\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_1\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[0\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[0\]\[0\] HB:I_HB\|input_pipeline_phase0\[1\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[0\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[1\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[0\] HB:I_HB\|input_pipeline_phase0\[2\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[2\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_5\[0\] HB:I_HB\|input_pipeline_phase0\[4\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_5\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[4\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[1\] HB:I_HB\|input_pipeline_phase0\[5\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[5\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_7\[0\] HB:I_HB\|input_pipeline_phase0\[6\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_7\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[6\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[1\] HB:I_HB\|input_pipeline_phase0\[7\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[7\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[0\] HB:I_HB\|input_pipeline_phase0\[7\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[7\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_9\[0\] HB:I_HB\|input_pipeline_phase0\[8\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_9\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[8\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[3\] HB:I_HB\|input_pipeline_phase0\[9\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[9\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[0\] HB:I_HB\|input_pipeline_phase0\[9\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[9\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[0\] HB:I_HB\|input_pipeline_phase0\[10\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[10\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_12\[0\] HB:I_HB\|input_pipeline_phase0\[11\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_12\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[11\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[0\] HB:I_HB\|input_pipeline_phase0\[11\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[11\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_13\[7\] HB:I_HB\|input_pipeline_phase0\[12\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_13\[7\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[12\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[0\] HB:I_HB\|input_pipeline_phase0\[12\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[12\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_14\[0\] HB:I_HB\|input_pipeline_phase0\[13\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_14\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[13\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[0\] HB:I_HB\|input_pipeline_phase0\[14\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[14\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_17\[2\] HB:I_HB\|input_pipeline_phase0\[16\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_17\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[16\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[0\] HB:I_HB\|input_pipeline_phase0\[18\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[18\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_20\[1\] HB:I_HB\|input_pipeline_phase0\[19\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_20\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[19\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[0\] HB:I_HB\|input_pipeline_phase0\[19\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[19\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[1\] HB:I_HB\|input_pipeline_phase0\[20\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[20\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[4\]\[0\] HB:I_HB\|input_pipeline_phase0\[20\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[4\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[20\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[11\]\[0\] HB:I_HB\|input_pipeline_phase0\[22\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[22\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_23\[1\] HB:I_HB\|input_pipeline_phase0\[22\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_23\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[22\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_24\[1\] HB:I_HB\|input_pipeline_phase0\[23\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_24\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[23\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[5\]\[0\] HB:I_HB\|input_pipeline_phase0\[23\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[5\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[23\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_25\[0\] HB:I_HB\|input_pipeline_phase0\[24\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_25\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[24\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_26\[4\] HB:I_HB\|input_pipeline_phase0\[25\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_26\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[25\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[12\]\[0\] HB:I_HB\|input_pipeline_phase0\[25\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[12\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[25\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_27\[4\] HB:I_HB\|input_pipeline_phase0\[26\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_27\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[26\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[6\]\[0\] HB:I_HB\|input_pipeline_phase0\[26\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[6\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[26\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_28\[0\] HB:I_HB\|input_pipeline_phase0\[27\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_28\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[27\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_29\[1\] HB:I_HB\|input_pipeline_phase0\[28\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_29\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[28\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[14\]\[0\] HB:I_HB\|input_pipeline_phase0\[28\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[14\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[28\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_30\[1\] HB:I_HB\|input_pipeline_phase0\[29\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_30\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[29\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[15\]\[0\] HB:I_HB\|input_pipeline_phase0\[31\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[31\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[1\] HB:I_HB\|input_pipeline_phase0\[31\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[31\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_33\[1\] HB:I_HB\|input_pipeline_phase0\[32\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_33\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[32\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[0\] HB:I_HB\|input_pipeline_phase0\[33\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[33\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[0\] HB:I_HB\|input_pipeline_phase0\[34\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[34\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_36\[2\] HB:I_HB\|input_pipeline_phase0\[35\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_36\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[35\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[8\]\[0\] HB:I_HB\|input_pipeline_phase0\[35\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[8\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[35\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[0\] HB:I_HB\|input_pipeline_phase0\[37\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[37\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_39\[0\] HB:I_HB\|input_pipeline_phase0\[38\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_39\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[38\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_40\[7\] HB:I_HB\|input_pipeline_phase0\[39\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_40\[7\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[39\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_41\[0\] HB:I_HB\|input_pipeline_phase0\[40\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_41\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[40\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[0\] HB:I_HB\|input_pipeline_phase0\[41\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[41\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[0\] HB:I_HB\|input_pipeline_phase0\[41\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[41\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[3\] HB:I_HB\|input_pipeline_phase0\[42\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[42\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[0\] HB:I_HB\|input_pipeline_phase0\[42\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[42\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_44\[0\] HB:I_HB\|input_pipeline_phase0\[43\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_44\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[43\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[1\] HB:I_HB\|input_pipeline_phase0\[44\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[44\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[0\] HB:I_HB\|input_pipeline_phase0\[44\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[44\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_46\[0\] HB:I_HB\|input_pipeline_phase0\[45\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_46\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[45\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[1\] HB:I_HB\|input_pipeline_phase0\[46\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[46\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[0\] HB:I_HB\|input_pipeline_phase0\[46\]\[0\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[46\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_48\[0\] HB:I_HB\|input_pipeline_phase0\[47\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_48\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[47\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[0\] HB:I_HB\|input_pipeline_phase0\[49\]\[0\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[0\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[49\]\[0\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[0\]\[30\] HB:I_HB\|sumdelay_pipeline1\[0\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[0\]\[30\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[0\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[19\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[19\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[20\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[20\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[21\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[22\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[23\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[24\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[25\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[26\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[27\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[28\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[1\]\[29\] HB:I_HB\|sumdelay_pipeline1\[1\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[1\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[20\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[20\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[21\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[22\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[23\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[24\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[25\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[26\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[27\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[28\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[2\]\[29\] HB:I_HB\|sumdelay_pipeline1\[2\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[2\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[21\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[22\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[23\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[24\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[25\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[26\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[27\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[28\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[3\]\[29\] HB:I_HB\|sumdelay_pipeline1\[3\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[3\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[22\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[23\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[24\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[25\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[26\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[27\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[28\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[4\]\[29\] HB:I_HB\|sumdelay_pipeline1\[4\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[4\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[23\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[24\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[25\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[26\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[27\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[28\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[29\] HB:I_HB\|sumdelay_pipeline1\[5\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[24\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[25\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[26\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[27\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[28\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[6\]\[29\] HB:I_HB\|sumdelay_pipeline1\[6\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[6\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[7\]\[25\] HB:I_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[7\]\[26\] HB:I_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[7\]\[27\] HB:I_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[7\]\[28\] HB:I_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[7\]\[29\] HB:I_HB\|sumdelay_pipeline1\[7\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[7\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[8\]\[25\] HB:I_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[8\]\[26\] HB:I_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[8\]\[27\] HB:I_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[8\]\[28\] HB:I_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[8\]\[29\] HB:I_HB\|sumdelay_pipeline1\[8\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[8\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[26\] HB:I_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[27\] HB:I_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[28\] HB:I_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[29\] HB:I_HB\|sumdelay_pipeline1\[9\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[10\]\[27\] HB:I_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[10\]\[28\] HB:I_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[10\]\[29\] HB:I_HB\|sumdelay_pipeline1\[10\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[10\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[11\]\[27\] HB:I_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[11\]\[28\] HB:I_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[11\]\[29\] HB:I_HB\|sumdelay_pipeline1\[11\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[11\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[12\]\[29\] HB:I_HB\|sumdelay_pipeline1\[12\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[12\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[12\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[14\]\[29\] HB:I_HB\|sumdelay_pipeline1\[14\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[14\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[14\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[15\]\[27\] HB:I_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[15\]\[28\] HB:I_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[15\]\[29\] HB:I_HB\|sumdelay_pipeline1\[15\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[15\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[16\]\[27\] HB:I_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[16\]\[28\] HB:I_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[16\]\[29\] HB:I_HB\|sumdelay_pipeline1\[16\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[16\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[26\] HB:I_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[27\] HB:I_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[28\] HB:I_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[29\] HB:I_HB\|sumdelay_pipeline1\[17\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[18\]\[25\] HB:I_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[18\]\[26\] HB:I_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[18\]\[27\] HB:I_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[18\]\[28\] HB:I_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[18\]\[29\] HB:I_HB\|sumdelay_pipeline1\[18\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[18\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[19\]\[25\] HB:I_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[19\]\[26\] HB:I_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[19\]\[27\] HB:I_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[19\]\[28\] HB:I_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[19\]\[29\] HB:I_HB\|sumdelay_pipeline1\[19\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[19\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[24\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[25\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[26\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[27\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[28\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[20\]\[29\] HB:I_HB\|sumdelay_pipeline1\[20\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[20\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[23\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[24\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[25\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[26\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[27\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[28\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[29\] HB:I_HB\|sumdelay_pipeline1\[21\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[22\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[23\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[24\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[25\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[26\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[27\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[28\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[22\]\[29\] HB:I_HB\|sumdelay_pipeline1\[22\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[22\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[21\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[22\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[23\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[24\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[25\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[26\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[27\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[28\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[23\]\[29\] HB:I_HB\|sumdelay_pipeline1\[23\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[23\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[20\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[20\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[21\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[22\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[23\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[24\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[25\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[26\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[27\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[28\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[24\]\[29\] HB:I_HB\|sumdelay_pipeline1\[24\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[24\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[19\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[19\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[20\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[20\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[21\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[21\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[22\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[22\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[23\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[23\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[24\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[24\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[25\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[25\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[26\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[26\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[27\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[27\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[28\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[28\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[25\]\[29\] HB:I_HB\|sumdelay_pipeline1\[25\]\[31\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[29\]\" merged to single register \"HB:I_HB\|sumdelay_pipeline1\[25\]\[31\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_6\[19\] HB:Q_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_6\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_8\[20\] HB:Q_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_8\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_10\[21\] HB:Q_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_10\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_43\[21\] HB:Q_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_43\[21\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_45\[20\] HB:Q_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_45\[20\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_47\[19\] HB:Q_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_47\[19\]\" merged to single register \"HB:Q_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_6\[19\] HB:I_HB\|product_pipeline_phase0_6\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_6\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_6\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_8\[20\] HB:I_HB\|product_pipeline_phase0_8\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_8\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_8\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_10\[21\] HB:I_HB\|product_pipeline_phase0_10\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_10\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_10\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_43\[21\] HB:I_HB\|product_pipeline_phase0_43\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_43\[21\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_43\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_45\[20\] HB:I_HB\|product_pipeline_phase0_45\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_45\[20\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_45\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_47\[19\] HB:I_HB\|product_pipeline_phase0_47\[29\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_47\[19\]\" merged to single register \"HB:I_HB\|product_pipeline_phase0_47\[29\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_3\[1\] HB:Q_HB\|input_pipeline_phase0\[2\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_3\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[2\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_11\[1\] HB:Q_HB\|input_pipeline_phase0\[10\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_11\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[10\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[5\]\[1\] HB:Q_HB\|input_pipeline_phase0\[11\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[5\]\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[11\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[3\] HB:Q_HB\|input_pipeline_phase0\[14\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[14\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[2\] HB:Q_HB\|input_pipeline_phase0\[14\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[14\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_15\[1\] HB:Q_HB\|input_pipeline_phase0\[14\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_15\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[14\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[2\] HB:Q_HB\|input_pipeline_phase0\[18\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[18\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_19\[1\] HB:Q_HB\|input_pipeline_phase0\[18\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_19\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[18\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[9\]\[1\] HB:Q_HB\|input_pipeline_phase0\[19\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[9\]\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[19\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[4\] HB:Q_HB\|input_pipeline_phase0\[20\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[20\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[3\] HB:Q_HB\|input_pipeline_phase0\[20\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[20\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_21\[2\] HB:Q_HB\|input_pipeline_phase0\[20\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_21\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[20\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline2\[4\]\[1\] HB:Q_HB\|input_pipeline_phase0\[20\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline2\[4\]\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[20\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_23\[3\] HB:Q_HB\|input_pipeline_phase0\[22\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_23\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[22\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_23\[2\] HB:Q_HB\|input_pipeline_phase0\[22\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_23\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[22\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_30\[3\] HB:Q_HB\|input_pipeline_phase0\[29\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_30\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[29\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_30\[2\] HB:Q_HB\|input_pipeline_phase0\[29\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_30\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[29\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[4\] HB:Q_HB\|input_pipeline_phase0\[31\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[4\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[31\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[3\] HB:Q_HB\|input_pipeline_phase0\[31\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[31\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_32\[2\] HB:Q_HB\|input_pipeline_phase0\[31\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_32\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[31\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[2\] HB:Q_HB\|input_pipeline_phase0\[33\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[33\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_34\[1\] HB:Q_HB\|input_pipeline_phase0\[33\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_34\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[33\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[17\]\[1\] HB:Q_HB\|input_pipeline_phase0\[34\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[17\]\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[34\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[3\] HB:Q_HB\|input_pipeline_phase0\[37\]\[3\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[3\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[37\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[2\] HB:Q_HB\|input_pipeline_phase0\[37\]\[2\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[2\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[37\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_38\[1\] HB:Q_HB\|input_pipeline_phase0\[37\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_38\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[37\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_42\[1\] HB:Q_HB\|input_pipeline_phase0\[41\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_42\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[41\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|sumdelay_pipeline1\[21\]\[1\] HB:Q_HB\|input_pipeline_phase0\[42\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|sumdelay_pipeline1\[21\]\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[42\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:Q_HB\|product_pipeline_phase0_50\[1\] HB:Q_HB\|input_pipeline_phase0\[49\]\[1\] " "Info: Duplicate register \"HB:Q_HB\|product_pipeline_phase0_50\[1\]\" merged to single register \"HB:Q_HB\|input_pipeline_phase0\[49\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_3\[1\] HB:I_HB\|input_pipeline_phase0\[2\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_3\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[2\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_11\[1\] HB:I_HB\|input_pipeline_phase0\[10\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_11\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[10\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[5\]\[1\] HB:I_HB\|input_pipeline_phase0\[11\]\[1\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[5\]\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[11\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[3\] HB:I_HB\|input_pipeline_phase0\[14\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[14\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[2\] HB:I_HB\|input_pipeline_phase0\[14\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[14\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_15\[1\] HB:I_HB\|input_pipeline_phase0\[14\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_15\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[14\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[2\] HB:I_HB\|input_pipeline_phase0\[18\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[18\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_19\[1\] HB:I_HB\|input_pipeline_phase0\[18\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_19\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[18\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[9\]\[1\] HB:I_HB\|input_pipeline_phase0\[19\]\[1\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[9\]\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[19\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[4\] HB:I_HB\|input_pipeline_phase0\[20\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[20\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[3\] HB:I_HB\|input_pipeline_phase0\[20\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[20\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_21\[2\] HB:I_HB\|input_pipeline_phase0\[20\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_21\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[20\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline2\[4\]\[1\] HB:I_HB\|input_pipeline_phase0\[20\]\[1\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline2\[4\]\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[20\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1452 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_23\[3\] HB:I_HB\|input_pipeline_phase0\[22\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_23\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[22\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_23\[2\] HB:I_HB\|input_pipeline_phase0\[22\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_23\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[22\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_30\[3\] HB:I_HB\|input_pipeline_phase0\[29\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_30\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[29\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_30\[2\] HB:I_HB\|input_pipeline_phase0\[29\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_30\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[29\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[4\] HB:I_HB\|input_pipeline_phase0\[31\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[4\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[31\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[3\] HB:I_HB\|input_pipeline_phase0\[31\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[31\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_32\[2\] HB:I_HB\|input_pipeline_phase0\[31\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_32\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[31\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[2\] HB:I_HB\|input_pipeline_phase0\[33\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[33\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_34\[1\] HB:I_HB\|input_pipeline_phase0\[33\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_34\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[33\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[17\]\[1\] HB:I_HB\|input_pipeline_phase0\[34\]\[1\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[17\]\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[34\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[3\] HB:I_HB\|input_pipeline_phase0\[37\]\[3\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[3\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[37\]\[3\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[2\] HB:I_HB\|input_pipeline_phase0\[37\]\[2\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[2\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[37\]\[2\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_38\[1\] HB:I_HB\|input_pipeline_phase0\[37\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_38\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[37\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_42\[1\] HB:I_HB\|input_pipeline_phase0\[41\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_42\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[41\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|sumdelay_pipeline1\[21\]\[1\] HB:I_HB\|input_pipeline_phase0\[42\]\[1\] " "Info: Duplicate register \"HB:I_HB\|sumdelay_pipeline1\[21\]\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[42\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "HB:I_HB\|product_pipeline_phase0_50\[1\] HB:I_HB\|input_pipeline_phase0\[49\]\[1\] " "Info: Duplicate register \"HB:I_HB\|product_pipeline_phase0_50\[1\]\" merged to single register \"HB:I_HB\|input_pipeline_phase0\[49\]\[1\]\"" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 1071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[17\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[17\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|ozy_nco\|fx2st 4 " "Info: State machine \"\|ozy_nco\|fx2st\" contains 4 states" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|ozy_nco\|fx2st " "Info: Selected Auto state machine encoding method for state machine \"\|ozy_nco\|fx2st\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|ozy_nco\|fx2st " "Info: Encoding result for state machine \"\|ozy_nco\|fx2st\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0010 " "Info: Encoded state bit \"fx2st.0010\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0011 " "Info: Encoded state bit \"fx2st.0011\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0001 " "Info: Encoded state bit \"fx2st.0001\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0000 " "Info: Encoded state bit \"fx2st.0000\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0000 0000 " "Info: State \"\|ozy_nco\|fx2st.0000\" uses code string \"0000\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0001 0011 " "Info: State \"\|ozy_nco\|fx2st.0001\" uses code string \"0011\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0011 0101 " "Info: State \"\|ozy_nco\|fx2st.0011\" uses code string \"0101\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0010 1001 " "Info: State \"\|ozy_nco\|fx2st.0010\" uses code string \"1001\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 288 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[17\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[17\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic_stage.v" 58 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "" "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 531 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SLRD VCC " "Warning: Pin \"SLRD\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 33 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLOE VCC " "Warning: Pin \"SLOE\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 34 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning: Pin \"FIFO_ADR\[0\]\" stuck at GND" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[1\] VCC " "Warning: Pin \"FIFO_ADR\[1\]\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EVALPIN39 VCC " "Warning: Pin \"EVALPIN39\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 47 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "12860 " "Info: Implemented 12860 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "12773 " "Info: Implemented 12773 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 380 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 380 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 16:48:22 2006 " "Info: Processing ended: Tue Sep 19 16:48:22 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:04:57 " "Info: Elapsed time: 00:04:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
