<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<CIC_Architecture target="CUDA" xmlns="http://peace.snu.ac.kr/CICXMLSchema">
    <elementTypes>
        <elementType scheduler="RR" name="CPU_0" nMasterPorts="1" model="CPU" category="processor" OS="Linux"/>
        <elementType scheduler="RR" name="GPU_0" nMasterPorts="1" model="GPU" category="processor" OS="NONE"/>
    </elementTypes>
    <elements>
        <element type="CPU_0" poolSize="1" name="CUDA_CPU_0" allowDataParallelMapping="false"/>
        <element type="GPU_0" poolSize="1" name="CUDA_GPU_0" allowDataParallelMapping="false"/>
    </elements>
    <maps>
        <master name="CUDA_CPU_0"/>
        <master name="CUDA_GPU_0"/>
    </maps>
</CIC_Architecture>

