
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120391                       # Number of seconds simulated
sim_ticks                                120391420828                       # Number of ticks simulated
final_tick                               1178250242141                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117321                       # Simulator instruction rate (inst/s)
host_op_rate                                   152170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4402535                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911632                       # Number of bytes of host memory used
host_seconds                                 27345.93                       # Real time elapsed on the host
sim_insts                                  3208244631                       # Number of instructions simulated
sim_ops                                    4161242012                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2201600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1690496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       998016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4894976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1495936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1495936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17200                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13207                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7797                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38242                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11687                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11687                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18287017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14041665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8289760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40658844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12425603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12425603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12425603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18287017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14041665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8289760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53084447                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144527517                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089090                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933174                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9369491                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670990                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437422                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87628                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104493567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128059397                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108412                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262575                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5558394                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105645                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141544116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.102096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.544058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114349436     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784950      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362675      1.67%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380572      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269293      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125460      0.80%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778616      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977842      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515272      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141544116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160386                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.886055                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103322313                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6974847                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846217                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109712                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291018                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731914                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154467100                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51123                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291018                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103839457                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4344282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1464991                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428960                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175400                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153007687                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2670                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402816                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        23940                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214066142                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713180783                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713180783                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45806917                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33722                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17700                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3807292                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309060                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1707079                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149137231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139206225                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107622                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25171985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57108563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1675                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141544116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84161322     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23727554     16.76%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950088      8.44%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7813996      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6910457      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700341      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065237      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119416      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95705      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141544116                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976877     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156424     11.98%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172462     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114974012     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012220      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360257     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843714      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139206225                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963181                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305763                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009380                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421369951                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174343612                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135093579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140511988                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200708                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976143                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158623                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291018                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3649275                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255710                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149170950                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1169257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188272                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900293                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17697                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13096                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148877                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234741                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136832563                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110924                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373662                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953026                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295495                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842102                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946758                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135099588                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135093579                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81526095                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221178688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934726                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368598                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26757594                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958108                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137253098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88147913     64.22%     64.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22513814     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10805128      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814445      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768731      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540004      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1565908      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093121      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004034      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137253098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004034                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283428574                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302650295                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2983401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445275                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445275                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691910                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691910                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618336778                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186410486                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145832352                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144527517                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21243316                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18619659                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1656946                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10543913                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10262926                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477506                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51900                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112086491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118103380                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21243316                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11740432                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24025585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5418510                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1975529                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12775138                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1045288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141839497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117813912     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1205951      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2215703      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1855743      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3405612      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3680737      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800967      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          628342      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10232530      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141839497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146985                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817169                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111207753                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3036953                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23824200                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23630                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3746960                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2278223                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4938                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133256152                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3746960                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111653529                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1487331                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       751647                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23390702                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       809327                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132321562                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84262                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       491811                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175701177                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600372361                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600372361                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141745903                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33955248                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18866                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9438                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2550060                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22049159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4273309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77164                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       950184                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130781481                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122870112                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97215                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21695795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46532651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141839497                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90694285     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20834911     14.69%     78.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10452923      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6862445      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7149268      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3698349      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1656691      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411943      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78682      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141839497                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307044     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128045     25.02%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76704     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96974900     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1027991      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9428      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20615993     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4241800      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122870112                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.850150                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             511793                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004165                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388188725                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152496446                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120094457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123381905                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227467                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3988875                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132630                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3746960                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1010612                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49457                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130800345                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22049159                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4273309                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9438                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       802164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       983524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1785688                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121552767                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20300130                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1317341                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24541714                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18724224                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4241584                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.841035                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120202340                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120094457                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69361122                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164609445                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.830945                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421368                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95253280                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108187324                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22613939                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1661459                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138092537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97915166     70.91%     70.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15586995     11.29%     82.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11271997      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2520785      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2868313      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1016771      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253405      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856397      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1802708      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138092537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95253280                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108187324                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22200960                       # Number of memory references committed
system.switch_cpus1.commit.loads             18060281                       # Number of loads committed
system.switch_cpus1.commit.membars               9426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16943545                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94436282                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1460981                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1802708                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267091092                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265349567                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2688020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95253280                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108187324                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95253280                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.517297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.517297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659067                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659067                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562406139                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157742473                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139827264                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144527517                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22368942                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18437431                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1995282                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9228418                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8589246                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2348748                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88332                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109007874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122850515                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22368942                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10937994                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25685854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5895506                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3328629                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12645473                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1652236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141889226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.063201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.483135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116203372     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1337077      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1893168      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2483478      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2781402      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2072523      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1198603      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1753759      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12165844      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141889226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154773                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.850015                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107807168                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4929521                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25227244                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58658                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3866634                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3575173                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     148258787                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3866634                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108551360                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1071171                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2521946                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24544283                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1333826                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147275082                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1049                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        268891                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          817                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205375398                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    688030063                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    688030063                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167919420                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37455970                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38919                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22527                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4015854                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13998725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7275911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120447                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1585266                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143162524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134010819                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26896                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20540242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48441811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6091                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141889226                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.504834                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85173396     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22844096     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12656908      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8161714      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7486757      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2993008      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1806526      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       518027      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       248794      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141889226                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          64199     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94471     33.39%     56.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       124267     43.92%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112505569     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2044509      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16392      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12224525      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7219824      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134010819                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927234                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             282937                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002111                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410220697                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    163741984                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131460195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134293756                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       328037                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2917960                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       173577                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3866634                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         811341                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109624                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143201399                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1329508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13998725                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7275911                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22483                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1173374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1124938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2298312                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132207408                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12059311                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1803411                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19277582                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18528263                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7218271                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914756                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131460445                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131460195                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77004333                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        209146695                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909586                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368183                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98341668                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120866072                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22344651                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2027976                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138022592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875698                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.682927                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89027589     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23556988     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9252513      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4762800      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4152739      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1995553      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1726895      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       814553      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2732962      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138022592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98341668                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120866072                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18183099                       # Number of memory references committed
system.switch_cpus2.commit.loads             11080765                       # Number of loads committed
system.switch_cpus2.commit.membars              16392                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17335002                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108944378                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2466178                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2732962                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278500353                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290288133                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2638291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98341668                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120866072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98341668                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469647                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469647                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680436                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680436                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       595733298                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182392917                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138877312                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32784                       # number of misc regfile writes
system.l20.replacements                         17210                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679212                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27450                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.743607                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.573441                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.619689                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5852.420340                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4370.386531                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001326                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000353                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.571525                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426796                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80467                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80467                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18592                       # number of Writeback hits
system.l20.Writeback_hits::total                18592                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80467                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80467                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80467                       # number of overall hits
system.l20.overall_hits::total                  80467                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17200                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17210                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17200                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17210                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17200                       # number of overall misses
system.l20.overall_misses::total                17210                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2347792                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4896623580                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4898971372                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2347792                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4896623580                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4898971372                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2347792                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4896623580                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4898971372                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97667                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97677                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18592                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18592                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97667                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97677                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97667                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97677                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176109                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176193                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176109                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176193                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176109                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176193                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 234779.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284687.417442                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284658.417897                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 234779.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284687.417442                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284658.417897                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 234779.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284687.417442                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284658.417897                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4270                       # number of writebacks
system.l20.writebacks::total                     4270                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17200                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17210                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17200                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17210                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17200                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17210                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1727996                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3831678264                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3833406260                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1727996                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3831678264                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3833406260                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1727996                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3831678264                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3833406260                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176109                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176193                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176109                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176193                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176109                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176193                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172799.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222771.992093                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222742.955259                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 172799.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222771.992093                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222742.955259                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 172799.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222771.992093                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222742.955259                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13221                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          187125                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23461                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.976003                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          237.735463                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.208721                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5331.997616                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4663.058200                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023216                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000704                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.520703                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.455377                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33882                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33882                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9147                       # number of Writeback hits
system.l21.Writeback_hits::total                 9147                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33882                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33882                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33882                       # number of overall hits
system.l21.overall_hits::total                  33882                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13207                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13221                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13207                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13221                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13207                       # number of overall misses
system.l21.overall_misses::total                13221                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3526860                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3691884955                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3695411815                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3526860                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3691884955                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3695411815                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3526860                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3691884955                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3695411815                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47089                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47103                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9147                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9147                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47089                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47103                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47089                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47103                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280469                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280683                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280469                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280683                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280469                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280683                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 251918.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279540.013251                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 279510.764314                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 251918.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279540.013251                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 279510.764314                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 251918.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279540.013251                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 279510.764314                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2100                       # number of writebacks
system.l21.writebacks::total                     2100                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13207                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13221                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13207                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13221                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13207                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13221                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2658270                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2873892885                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2876551155                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2658270                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2873892885                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2876551155                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2658270                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2873892885                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2876551155                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280469                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280683                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280469                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280683                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280469                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280683                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189876.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 217603.762020                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 217574.400953                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 189876.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 217603.762020                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 217574.400953                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 189876.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 217603.762020                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 217574.400953                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7811                       # number of replacements
system.l22.tagsinuse                     12287.971071                       # Cycle average of tags in use
system.l22.total_refs                          594256                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20099                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.566446                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          946.564438                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.707923                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3608.341029                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7722.357681                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077032                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000871                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293648                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628447                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        43657                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  43657                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25502                       # number of Writeback hits
system.l22.Writeback_hits::total                25502                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        43657                       # number of demand (read+write) hits
system.l22.demand_hits::total                   43657                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        43657                       # number of overall hits
system.l22.overall_hits::total                  43657                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7791                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7805                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7797                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7811                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7797                       # number of overall misses
system.l22.overall_misses::total                 7811                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3888537                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2148004455                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2151892992                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1635682                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1635682                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3888537                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2149640137                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2153528674                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3888537                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2149640137                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2153528674                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        51448                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              51462                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25502                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25502                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        51454                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               51468                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        51454                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              51468                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151434                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151665                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151533                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151764                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151533                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151764                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275703.305737                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275706.981678                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 272613.666667                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 272613.666667                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275700.928178                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275704.605556                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275700.928178                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275704.605556                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5317                       # number of writebacks
system.l22.writebacks::total                     5317                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7791                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7805                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7797                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7811                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7797                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7811                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1665422281                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1668443989                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1264401                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1264401                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1666686682                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1669708390                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1666686682                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1669708390                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151434                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151665                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151533                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151764                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151533                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151764                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213762.325889                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213766.045996                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 210733.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 210733.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213759.995126                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213763.716554                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213759.995126                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213763.716554                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941439                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113296                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.992727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941439                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105635                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105635                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105635                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105635                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105635                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2535792                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2535792                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2535792                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2535792                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2535792                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2535792                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105645                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105645                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105645                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105645                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 253579.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 253579.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 253579.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 253579.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 253579.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 253579.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2430792                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2430792                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2430792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2430792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2430792                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2430792                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 243079.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 243079.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 243079.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 243079.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 243079.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 243079.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97667                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191224236                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97923                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1952.802059                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520039                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479961                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10959677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10959677                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17295                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18669097                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18669097                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18669097                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18669097                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       405967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       405967                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406072                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406072                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406072                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406072                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  44923562502                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  44923562502                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15428574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15428574                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  44938991076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  44938991076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  44938991076                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  44938991076                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075169                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075169                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075169                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075169                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035719                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035719                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021288                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021288                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021288                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021288                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110658.163107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110658.163107                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 146938.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 146938.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110667.544367                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110667.544367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110667.544367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110667.544367                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18592                       # number of writebacks
system.cpu0.dcache.writebacks::total            18592                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308300                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308300                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       308405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       308405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       308405                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       308405                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97667                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97667                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97667                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97667                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10377810353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10377810353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10377810353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10377810353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10377810353                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10377810353                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005120                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106257.081235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106257.081235                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106257.081235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106257.081235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106257.081235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106257.081235                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.586908                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924241111                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708393.920518                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.586908                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021774                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866325                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12775121                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12775121                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12775121                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12775121                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12775121                       # number of overall hits
system.cpu1.icache.overall_hits::total       12775121                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4134272                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4134272                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4134272                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4134272                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4134272                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4134272                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12775138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12775138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12775138                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12775138                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12775138                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12775138                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 243192.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 243192.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 243192.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 243192.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 243192.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 243192.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3643060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3643060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3643060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3643060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3643060                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3643060                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 260218.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 260218.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 260218.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 260218.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 260218.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 260218.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47089                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227482655                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47345                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4804.787306                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.548700                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.451300                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826362                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173638                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18372775                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18372775                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4121811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4121811                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9439                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9439                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22494586                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22494586                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22494586                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22494586                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       175932                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       175932                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       175932                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        175932                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       175932                       # number of overall misses
system.cpu1.dcache.overall_misses::total       175932                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27266953394                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27266953394                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27266953394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27266953394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27266953394                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27266953394                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18548707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18548707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4121811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4121811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22670518                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22670518                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22670518                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22670518                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009485                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007760                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007760                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007760                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007760                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 154985.752416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 154985.752416                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 154985.752416                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 154985.752416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 154985.752416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 154985.752416                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9147                       # number of writebacks
system.cpu1.dcache.writebacks::total             9147                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128843                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128843                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128843                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128843                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47089                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47089                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47089                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6008228827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6008228827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6008228827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6008228827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6008228827                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6008228827                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127593.043535                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127593.043535                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127593.043535                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127593.043535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127593.043535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127593.043535                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.995917                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015868878                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044001.766600                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995917                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12645457                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12645457                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12645457                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12645457                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12645457                       # number of overall hits
system.cpu2.icache.overall_hits::total       12645457                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4734613                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4734613                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12645473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12645473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12645473                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12645473                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12645473                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12645473                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51454                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172547767                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51710                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3336.835564                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.220312                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.779688                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8979447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8979447                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7065472                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7065472                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17295                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17295                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16392                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16392                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16044919                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16044919                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16044919                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16044919                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149121                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149121                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3090                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3090                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152211                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152211                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152211                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152211                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17738985734                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17738985734                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    693746591                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    693746591                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18432732325                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18432732325                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18432732325                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18432732325                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9128568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9128568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7068562                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7068562                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16197130                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16197130                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16197130                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16197130                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016336                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016336                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000437                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000437                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009397                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009397                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009397                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009397                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118956.992872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118956.992872                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 224513.459871                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 224513.459871                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121099.870082                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121099.870082                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121099.870082                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121099.870082                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2293103                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 191091.916667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25502                       # number of writebacks
system.cpu2.dcache.writebacks::total            25502                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97673                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97673                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3084                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3084                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100757                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100757                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51448                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51448                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51454                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51454                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5070362910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5070362910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1685482                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1685482                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5072048392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5072048392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5072048392                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5072048392                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98553.158723                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98553.158723                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 280913.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 280913.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98574.423602                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98574.423602                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98574.423602                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98574.423602                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
