{"VVP Message":"#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp\n:ivl_version \"11.0 (stable)\" \"(d3b0992)\";\n:ivl_delay_selection \"TYPICAL\";\n:vpi_time_precision + 0;\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\system.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_sys.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_textio.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\v2005_math.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\va_math.vpi\";\nS_00000261c8833190 .scope module, \"pe\" \"pe\" 2 1;\n .timescale 0 0;\n    .port_info 0 /INPUT 1 \"clk\";\n    .port_info 1 /INPUT 1 \"rst\";\n    .port_info 2 /INPUT 32 \"a\";\n    .port_info 3 /INPUT 32 \"b\";\n    .port_info 4 /OUTPUT 32 \"c\";\no00000261c8956fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive\nv00000261c8833720_0 .net \"a\", 31 0, o00000261c8956fb8;  0 drivers\no00000261c8956fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive\nv00000261c8833320_0 .net \"b\", 31 0, o00000261c8956fe8;  0 drivers\nv00000261c88333c0_0 .var \"c\", 31 0;\no00000261c8957048 .functor BUFZ 1, C4<z>; HiZ drive\nv00000261c8833460_0 .net \"clk\", 0 0, o00000261c8957048;  0 drivers\nv00000261c883dca0_0 .var \"product\", 31 0;\no00000261c89570a8 .functor BUFZ 1, C4<z>; HiZ drive\nv00000261c883dd40_0 .net \"rst\", 0 0, o00000261c89570a8;  0 drivers\nE_00000261c89550d0 .event posedge, v00000261c883dd40_0, v00000261c8833460_0;\n    .scope S_00000261c8833190;\nT_0 ;\n    %wait E_00000261c89550d0;\n    %load/vec4 v00000261c883dd40_0;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.0, 8;\n    %pushi/vec4 0, 0, 32;\n    %assign/vec4 v00000261c88333c0_0, 0;\n    %jmp T_0.1;\nT_0.0 ;\n    %load/vec4 v00000261c8833720_0;\n    %load/vec4 v00000261c8833320_0;\n    %mul;\n    %assign/vec4 v00000261c883dca0_0, 0;\n    %load/vec4 v00000261c88333c0_0;\n    %load/vec4 v00000261c883dca0_0;\n    %add;\n    %assign/vec4 v00000261c88333c0_0, 0;\nT_0.1 ;\n    %jmp T_0;\n    .thread T_0;\n# The file index is used to find the file name in the following table.\n:file_names 3;\n    \"N/A\";\n    \"<interactive>\";\n    \"verilog_files/verilog_21h40m20s20240331_208.v\";\n"}
