rc file Version 1.0

[Design]
COMPILE_PATH=/home/trainee1/riscv-formal/cores/scrv32i/vcf/cover
VCS_HOME=/tools/synopsys/vc_formal/V-2023.12-SP1-1/vcs-mx
VERDI_HOME=/tools/synopsys/vc_formal/V-2023.12-SP1-1/verdi
SystemC=FALSE
UUM=TRUE
KDB=TRUE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
ENV="SYNOPSYS_SIM_SETUP=/home/trainee1/riscv-formal/cores/scrv32i/vcf/make_folder/vcst_rtdb/.internal/design/synopsys_sim.setup" 
TOP=rvfi_testbench 
ELAB=TRUE
COMMON_ELAB=TRUE
SIMV_WRAPPER=FALSE
[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-kdb=common_elab 
