<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_d_m_a___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a664cf4b368fc388926bd0e6d6822248f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">CR</a></td></tr>
<tr class="separator:a664cf4b368fc388926bd0e6d6822248f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaffcb82be7f60e866d66565340dc515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">ES</a></td></tr>
<tr class="separator:abaffcb82be7f60e866d66565340dc515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238b1b4eca36a89065db2194e939b150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">ERQ</a></td></tr>
<tr class="separator:a238b1b4eca36a89065db2194e939b150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36396daed0b605efbbca1034b25dca6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">EEI</a></td></tr>
<tr class="separator:ad36396daed0b605efbbca1034b25dca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b2be4f889b706c67eec2aa19d296d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">CEEI</a></td></tr>
<tr class="separator:ab7b2be4f889b706c67eec2aa19d296d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">SEEI</a></td></tr>
<tr class="separator:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa87671f75510a3ccf7987c5ef683d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">CERQ</a></td></tr>
<tr class="separator:aaa87671f75510a3ccf7987c5ef683d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa748a20e0211655999242fa0697fcfd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">SERQ</a></td></tr>
<tr class="separator:aa748a20e0211655999242fa0697fcfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2cab7238911194871a50890b46262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">CDNE</a></td></tr>
<tr class="separator:a96b2cab7238911194871a50890b46262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7531a61f2523da000ffb17dd9c2739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">SSRT</a></td></tr>
<tr class="separator:a9b7531a61f2523da000ffb17dd9c2739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3058b19c540c537a5f8c45bc5da6a5de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">CERR</a></td></tr>
<tr class="separator:a3058b19c540c537a5f8c45bc5da6a5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4b9e922f08762c8913e026e3b34a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">CINT</a></td></tr>
<tr class="separator:a6f4b9e922f08762c8913e026e3b34a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad526bde6762b30554725cead19dec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">INT</a></td></tr>
<tr class="separator:afad526bde6762b30554725cead19dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6f9d066790021df0cf7aa335824381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">ERR</a></td></tr>
<tr class="separator:afb6f9d066790021df0cf7aa335824381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597d98ef47d0b50b604f6afccc3c28dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">HRS</a></td></tr>
<tr class="separator:a597d98ef47d0b50b604f6afccc3c28dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58a58530d1661b300d5f238ca0a108c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae58a58530d1661b300d5f238ca0a108c">DCHPRI3</a></td></tr>
<tr class="separator:ae58a58530d1661b300d5f238ca0a108c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abf6224f088c016546122a284327aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4abf6224f088c016546122a284327aa2">DCHPRI2</a></td></tr>
<tr class="separator:a4abf6224f088c016546122a284327aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7754aad314076952f14a01904df95a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abd7754aad314076952f14a01904df95a">DCHPRI1</a></td></tr>
<tr class="separator:abd7754aad314076952f14a01904df95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851878c52a9039091ea516b47e2fe0f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a851878c52a9039091ea516b47e2fe0f4">DCHPRI0</a></td></tr>
<tr class="separator:a851878c52a9039091ea516b47e2fe0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa09d24a95848d451a7a8415bbede9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6aa09d24a95848d451a7a8415bbede9e">DCHPRI7</a></td></tr>
<tr class="separator:a6aa09d24a95848d451a7a8415bbede9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc2da10712e9c4ca6a00d8faa6ff6fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abbc2da10712e9c4ca6a00d8faa6ff6fa">DCHPRI6</a></td></tr>
<tr class="separator:abbc2da10712e9c4ca6a00d8faa6ff6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f4f0c1434366f9378ab00ce2b4259f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a50f4f0c1434366f9378ab00ce2b4259f">DCHPRI5</a></td></tr>
<tr class="separator:a50f4f0c1434366f9378ab00ce2b4259f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89d8ee1fe06168e6a498d52135a0fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae89d8ee1fe06168e6a498d52135a0fee">DCHPRI4</a></td></tr>
<tr class="separator:ae89d8ee1fe06168e6a498d52135a0fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfcf20e260c1f3e62c62894d964f7270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acfcf20e260c1f3e62c62894d964f7270">DCHPRI11</a></td></tr>
<tr class="separator:acfcf20e260c1f3e62c62894d964f7270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cd2081beed22203536248bfb252ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a03cd2081beed22203536248bfb252ee1">DCHPRI10</a></td></tr>
<tr class="separator:a03cd2081beed22203536248bfb252ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1275238c5c1cea15e0850d662d1f30f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae1275238c5c1cea15e0850d662d1f30f">DCHPRI9</a></td></tr>
<tr class="separator:ae1275238c5c1cea15e0850d662d1f30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66813716e63ebf054f73013d5e8e4365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a66813716e63ebf054f73013d5e8e4365">DCHPRI8</a></td></tr>
<tr class="separator:a66813716e63ebf054f73013d5e8e4365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22cb53ea11ed72fb7d13e6360ea7796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab22cb53ea11ed72fb7d13e6360ea7796">DCHPRI15</a></td></tr>
<tr class="separator:ab22cb53ea11ed72fb7d13e6360ea7796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660bf74d1bc09d545df004079454f8d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a660bf74d1bc09d545df004079454f8d3">DCHPRI14</a></td></tr>
<tr class="separator:a660bf74d1bc09d545df004079454f8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63d4cefc0d8fbf64086796fd817ff55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac63d4cefc0d8fbf64086796fd817ff55">DCHPRI13</a></td></tr>
<tr class="separator:ac63d4cefc0d8fbf64086796fd817ff55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5fd529902d6f6fc845c79cc63cfd9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4e5fd529902d6f6fc845c79cc63cfd9b">DCHPRI12</a></td></tr>
<tr class="separator:a4e5fd529902d6f6fc845c79cc63cfd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1626bb4b8a54b48a89d0a1b8c022c05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">SADDR</a></td></tr>
<tr class="separator:aa1626bb4b8a54b48a89d0a1b8c022c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4e489d108c859aaec96af80714654e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">SOFF</a></td></tr>
<tr class="separator:a3a4e489d108c859aaec96af80714654e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580edc8f45436923bf3c815fcb7d45b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">ATTR</a></td></tr>
<tr class="separator:a3580edc8f45436923bf3c815fcb7d45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9babcf104a9abd52166f6a40054d3b08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9babcf104a9abd52166f6a40054d3b08">NBYTES_MLNO</a></td></tr>
<tr class="separator:a9babcf104a9abd52166f6a40054d3b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8476054f058853f49a684ece742f88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6b8476054f058853f49a684ece742f88">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:a6b8476054f058853f49a684ece742f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0642c17b40d3ff9a5be9d5ba36ed22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:a5e0642c17b40d3ff9a5be9d5ba36ed22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bbed6bd0ab1bf8f00509380f2c5fe4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">SLAST</a></td></tr>
<tr class="separator:a41bbed6bd0ab1bf8f00509380f2c5fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9784fb6be739584197fa99d875dcfe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DADDR</a></td></tr>
<tr class="separator:ae9784fb6be739584197fa99d875dcfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac468a90e025787b52d04e6bcd4bb3b27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DOFF</a></td></tr>
<tr class="separator:ac468a90e025787b52d04e6bcd4bb3b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e8d9beb1b516edaf4b2ad84d2bce53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a96e8d9beb1b516edaf4b2ad84d2bce53">CITER_ELINKNO</a></td></tr>
<tr class="separator:a96e8d9beb1b516edaf4b2ad84d2bce53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bef8e34ec3cc08fe52f0afd35fa9b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">CITER_ELINKYES</a></td></tr>
<tr class="separator:a13bef8e34ec3cc08fe52f0afd35fa9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af002f43e1ac832df5420754262d8dd61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#af002f43e1ac832df5420754262d8dd61">DLAST_SGA</a></td></tr>
<tr class="separator:af002f43e1ac832df5420754262d8dd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b7ef52775eb2e3a56852fdeacc0975"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">CSR</a></td></tr>
<tr class="separator:a60b7ef52775eb2e3a56852fdeacc0975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d5fcff4ca988778b0ee149090d722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aee2d5fcff4ca988778b0ee149090d722">BITER_ELINKNO</a></td></tr>
<tr class="separator:aee2d5fcff4ca988778b0ee149090d722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464e53c6509e80088037269a63565219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a464e53c6509e80088037269a63565219">BITER_ELINKYES</a></td></tr>
<tr class="separator:a464e53c6509e80088037269a63565219"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA - Register Layout Typedef </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05134">5134</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3580edc8f45436923bf3c815fcb7d45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05176">5176</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aee2d5fcff4ca988778b0ee149090d722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>offset: 0x101E, array step: 0x20 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05192">5192</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a464e53c6509e80088037269a63565219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05193">5193</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96b2cab7238911194871a50890b46262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear DONE Status Bit Register, offset: 0x1C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05145">5145</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7b2be4f889b706c67eec2aa19d296d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Enable Error Interrupt Register, offset: 0x18 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05141">5141</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa87671f75510a3ccf7987c5ef683d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Enable Request Register, offset: 0x1A </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05143">5143</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3058b19c540c537a5f8c45bc5da6a5de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Error Register, offset: 0x1E </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05147">5147</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f4b9e922f08762c8913e026e3b34a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Interrupt Request Register, offset: 0x1F </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05148">5148</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96e8d9beb1b516edaf4b2ad84d2bce53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>offset: 0x1016, array step: 0x20 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05186">5186</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13bef8e34ec3cc08fe52f0afd35fa9b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05187">5187</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a664cf4b368fc388926bd0e6d6822248f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register, offset: 0x0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05135">5135</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60b7ef52775eb2e3a56852fdeacc0975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Control and Status, array offset: 0x101C, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05190">5190</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9784fb6be739584197fa99d875dcfe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Destination Address, array offset: 0x1010, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05183">5183</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a851878c52a9039091ea516b47e2fe0f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x103 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05159">5159</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd7754aad314076952f14a01904df95a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x102 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05158">5158</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a03cd2081beed22203536248bfb252ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x109 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05165">5165</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfcf20e260c1f3e62c62894d964f7270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x108 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05164">5164</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e5fd529902d6f6fc845c79cc63cfd9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x10F </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05171">5171</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac63d4cefc0d8fbf64086796fd817ff55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x10E </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05170">5170</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a660bf74d1bc09d545df004079454f8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x10D </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05169">5169</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab22cb53ea11ed72fb7d13e6360ea7796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x10C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05168">5168</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4abf6224f088c016546122a284327aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x101 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05157">5157</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae58a58530d1661b300d5f238ca0a108c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x100 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05156">5156</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae89d8ee1fe06168e6a498d52135a0fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x107 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05163">5163</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50f4f0c1434366f9378ab00ce2b4259f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x106 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05162">5162</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="abbc2da10712e9c4ca6a00d8faa6ff6fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x105 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05161">5161</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6aa09d24a95848d451a7a8415bbede9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x104 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05160">5160</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66813716e63ebf054f73013d5e8e4365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x10B </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05167">5167</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1275238c5c1cea15e0850d662d1f30f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x10A </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05166">5166</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af002f43e1ac832df5420754262d8dd61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DLAST_SGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05189">5189</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac468a90e025787b52d04e6bcd4bb3b27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05184">5184</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad36396daed0b605efbbca1034b25dca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::EEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Error Interrupt Register, offset: 0x14 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05140">5140</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a238b1b4eca36a89065db2194e939b150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Request Register, offset: 0xC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05138">5138</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb6f9d066790021df0cf7aa335824381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Register, offset: 0x2C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05152">5152</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="abaffcb82be7f60e866d66565340dc515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::ES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Status Register, offset: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05136">5136</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a597d98ef47d0b50b604f6afccc3c28dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::HRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware Request Status Register, offset: 0x34 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05154">5154</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="afad526bde6762b30554725cead19dec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Request Register, offset: 0x24 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05150">5150</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9babcf104a9abd52166f6a40054d3b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>offset: 0x1008, array step: 0x20 TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05178">5178</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b8476054f058853f49a684ece742f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05179">5179</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5e0642c17b40d3ff9a5be9d5ba36ed22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05180">5180</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1626bb4b8a54b48a89d0a1b8c022c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>offset: 0x1000, array step: 0x20 TCD Source Address, array offset: 0x1000, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05174">5174</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3c87cb018aa5aa7f1cd627b3ffad941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Enable Error Interrupt Register, offset: 0x19 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05142">5142</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa748a20e0211655999242fa0697fcfd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Enable Request Register, offset: 0x1B </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05144">5144</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a41bbed6bd0ab1bf8f00509380f2c5fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05182">5182</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a4e489d108c859aaec96af80714654e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05175">5175</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b7531a61f2523da000ffb17dd9c2739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set START Bit Register, offset: 0x1D </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l05146">5146</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>SDK/platform/devices/MK64F12/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_m_a___type.html">DMA_Type</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
