m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/da999/intelFPGA/20.1/modelsim_ase/bin
vALU
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1744370725
!i10b 1
!s100 ]fG=Q0Q_2dn]BlUHfdFM`0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
In6]4o41O:NR8RNFS[@LRC3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/da999/vOld32/sim/modelsim_projects/ALU
w1744369007
8/home/da999/vOld32/rtl/core/alu/ALU.sv
F/home/da999/vOld32/rtl/core/alu/ALU.sv
!i122 13
L0 1 117
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1744370725.000000
!s107 /home/da999/vOld32/rtl/core/alu/ALU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/ALU.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
n@a@l@u
vand_gate
R0
R1
!i10b 1
!s100 a<b:n2^GN86^NU3I]K>kK1
R2
IXk4JYERHWzaVh2ZTzclNk1
R3
S1
R4
w1744368779
8/home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv
!i122 2
Z9 L0 1 9
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv|
!i113 1
R7
R8
vcomparator
R0
R1
!i10b 1
!s100 ;2g_JTKG0J2RcK?AzB39:2
R2
IWdC=0;]bhX4aPgzTMKe3:1
R3
S1
R4
w1744368841
8/home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv
!i122 3
L0 1 20
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv|
!i113 1
R7
R8
vCPA_adder
R0
R1
!i10b 1
!s100 gQQ7VCcHzhmjQBiL7Q@8J3
R2
IjUVU@FAa>=DGBC;K7S0C62
R3
S1
R4
w1744368736
8/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/CPA.sv
F/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/CPA.sv
!i122 0
L0 1 26
R5
r1
!s85 0
31
!s108 1744370724.000000
!s107 /home/da999/vOld32/rtl/core/alu/arithmetic_circuits/CPA.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/CPA.sv|
!i113 1
R7
R8
n@c@p@a_adder
vleft_rotate
R0
R1
!i10b 1
!s100 KHaB>`Ta=1mZz5JZf^aE;1
R2
I=Ja19SS[^PJ:nUkZaK^>L0
R3
S1
R4
w1744368788
8/home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv
!i122 4
R9
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv|
!i113 1
R7
R8
vleft_shift
R0
R1
!i10b 1
!s100 ijVd:k14h?7@La;QbRVMi2
R2
I4WlGlBdAkOYE2FFNXXUe70
R3
S1
R4
w1744368851
8/home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv
!i122 5
R9
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv|
!i113 1
R7
R8
vmux_20_1
R0
!s110 1744370726
!i10b 1
!s100 B5ci3zklg;KNI[RM3jeLg3
R2
IgA53ON:zO3GHL[A^4>zF03
R3
S1
R4
w1744368971
8/home/da999/vOld32/rtl/core/alu/mux_20_1.sv
F/home/da999/vOld32/rtl/core/alu/mux_20_1.sv
!i122 16
L0 1 47
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/mux_20_1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/mux_20_1.sv|
!i113 1
R7
R8
vmux_2_1
R0
R1
!i10b 1
!s100 OAiP9`6_ZO7GmlTF@5ghk2
R2
IRj^FFSggz785gjh@z^K]b0
R3
S1
R4
w1744368928
8/home/da999/vOld32/rtl/core/alu/mux_2_1.sv
F/home/da999/vOld32/rtl/core/alu/mux_2_1.sv
!i122 14
L0 1 15
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/mux_2_1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/mux_2_1.sv|
!i113 1
R7
R8
vmux_6_1
R0
R1
!i10b 1
!s100 k`4dS^[>MH2>?Lh1cJ5]K1
R2
IW3C;z:Go:eLfMPL_m`BZg1
R3
S1
R4
w1744368952
8/home/da999/vOld32/rtl/core/alu/mux_6_1.sv
F/home/da999/vOld32/rtl/core/alu/mux_6_1.sv
!i122 15
L0 3 24
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/mux_6_1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/mux_6_1.sv|
!i113 1
R7
R8
vnand_gate
R0
R1
!i10b 1
!s100 B8A7Ac4mEM1hN:=^Pb@aP0
R2
I6d<oI3^A6C4<M4h^?AZee0
R3
S1
R4
w1744368797
8/home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv
!i122 6
Z10 L0 1 8
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv|
!i113 1
R7
R8
vnor_gate
R0
R1
!i10b 1
!s100 M0<C9gz_[@<7^_SWX4h0B2
R2
I=7i[^2?I4[<b`EO_l]:<B3
R3
S1
R4
w1744368859
8/home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv
!i122 7
R9
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv|
!i113 1
R7
R8
vor_gate
R0
R1
!i10b 1
!s100 `7[Y_Gd1J3F>20QPCA;QB1
R2
I<oY7=_fATIf7aLW[?d0Jj0
R3
S1
R4
w1744368805
8/home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv
!i122 8
R10
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv|
!i113 1
R7
R8
vright_rotate
R0
R1
!i10b 1
!s100 SX9J[><Ug_<RYl`04^ZcW2
R2
IQ=VDa<?zeYW5P25nlzL<^0
R3
S1
R4
w1744368870
8/home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv
!i122 9
R10
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv|
!i113 1
R7
R8
vright_shift
R0
R1
!i10b 1
!s100 6b<;?XkH06Ln<Pl:D:S]>3
R2
I5gjH4:oX]nU1BZ]ZUcLOd1
R3
S1
R4
w1744368825
8/home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv
!i122 10
R10
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv|
!i113 1
R7
R8
vsub
R0
R1
!i10b 1
!s100 j=:AW]Ho8WjRTFTEcb[_A1
R2
I8=M=EbWK6E>Jzh2c?Vna51
R3
S1
R4
w1744368757
8/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/sub.sv
F/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/sub.sv
!i122 1
L0 1 18
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/arithmetic_circuits/sub.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/sub.sv|
!i113 1
R7
R8
vxnor_gate
R0
R1
!i10b 1
!s100 OdX2DC9^moS94W16;Z[JX2
R2
I8[@VX^4Zk2n0`ESHGJ_o>1
R3
S1
R4
w1744368885
8/home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv
!i122 11
R10
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv|
!i113 1
R7
R8
vxor_gate
R0
R1
!i10b 1
!s100 F[gcXHP=6FW8gga[[EU[X0
R2
IGY>KGWDnU7]SZR0UWK?o:0
R3
S1
R4
w1744368833
8/home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv
!i122 12
R10
R5
r1
!s85 0
31
R6
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv|
!i113 1
R7
R8
