#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x558a8c2b04d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558a8c2ab1f0 .scope module, "test_icache_second" "test_icache_second" 3 5;
 .timescale -9 -12;
v0x558a8c31b240_0 .var "cache_enabled", 0 0;
v0x558a8c31b300_0 .var "clk", 0 0;
v0x558a8c31b3c0_0 .var "instr_m_access", 0 0;
v0x558a8c31b4e0_0 .net "instr_m_ack", 0 0, L_0x558a8c32cc40;  1 drivers
v0x558a8c31b5d0_0 .var "instr_m_addr", 19 1;
v0x558a8c31b710_0 .net "instr_m_data_in", 15 0, L_0x558a8c32ca80;  1 drivers
v0x558a8c31b800_0 .var/i "mem_delay_counter", 31 0;
v0x558a8c31b8e0_0 .var/i "mem_latency", 31 0;
v0x558a8c31b9c0_0 .net "mem_m_access", 0 0, L_0x558a8c334bd0;  1 drivers
v0x558a8c31ba60_0 .var "mem_m_ack", 0 0;
v0x558a8c31bb50_0 .net "mem_m_addr", 19 1, L_0x558a8c334330;  1 drivers
v0x558a8c31bc60_0 .var "mem_m_data_in", 15 0;
v0x558a8c31bd70 .array "memory", 524287 0, 15 0;
v0x558a8c31be30_0 .var "reset", 0 0;
S_0x558a8c2cd880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 26, 3 26 0, S_0x558a8c2ab1f0;
 .timescale -9 -12;
v0x558a8c2d1c90_0 .var/2s "i", 31 0;
S_0x558a8c2e6580 .scope begin, "$unm_blk_14" "$unm_blk_14" 3 128, 3 128 0, S_0x558a8c2ab1f0;
 .timescale -9 -12;
v0x558a8c2d2300_0 .var "data", 15 0;
v0x558a8c2de0e0_0 .var "success", 0 0;
S_0x558a8c2e6920 .scope module, "dut" "HarvardCacheSystem" 3 34, 4 48 0, S_0x558a8c2ab1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cache_enabled";
    .port_info 3 /INPUT 19 "instr_m_addr";
    .port_info 4 /OUTPUT 16 "instr_m_data_in";
    .port_info 5 /INPUT 1 "instr_m_access";
    .port_info 6 /OUTPUT 1 "instr_m_ack";
    .port_info 7 /INPUT 19 "data_m_addr";
    .port_info 8 /OUTPUT 16 "data_m_data_in";
    .port_info 9 /INPUT 16 "data_m_data_out";
    .port_info 10 /INPUT 1 "data_m_access";
    .port_info 11 /OUTPUT 1 "data_m_ack";
    .port_info 12 /INPUT 1 "data_m_wr_en";
    .port_info 13 /INPUT 2 "data_m_bytesel";
    .port_info 14 /OUTPUT 19 "mem_m_addr";
    .port_info 15 /INPUT 16 "mem_m_data_in";
    .port_info 16 /OUTPUT 16 "mem_m_data_out";
    .port_info 17 /OUTPUT 1 "mem_m_access";
    .port_info 18 /INPUT 1 "mem_m_ack";
    .port_info 19 /OUTPUT 1 "mem_m_wr_en";
    .port_info 20 /OUTPUT 2 "mem_m_bytesel";
P_0x558a8c2352a0 .param/l "DCACHE_LINES" 0 4 80, +C4<00000000000000000000001000000000>;
P_0x558a8c2352e0 .param/l "ICACHE_LINES" 0 4 79, +C4<00000000000000000000001000000000>;
v0x558a8c3191b0_0 .net "cache_enabled", 0 0, v0x558a8c31b240_0;  1 drivers
v0x558a8c3192c0_0 .net "clk", 0 0, v0x558a8c31b300_0;  1 drivers
L_0x7ef588082888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c319380_0 .net "data_m_access", 0 0, L_0x7ef588082888;  1 drivers
v0x558a8c319450_0 .net "data_m_ack", 0 0, L_0x558a8c32fa00;  1 drivers
L_0x7ef5880827f8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c319520_0 .net "data_m_addr", 19 1, L_0x7ef5880827f8;  1 drivers
L_0x7ef588082918 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a8c319610_0 .net "data_m_bytesel", 1 0, L_0x7ef588082918;  1 drivers
v0x558a8c319700_0 .net "data_m_data_in", 15 0, L_0x558a8c32f7f0;  1 drivers
L_0x7ef588082840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c3197a0_0 .net "data_m_data_out", 15 0, L_0x7ef588082840;  1 drivers
L_0x7ef5880828d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c319890_0 .net "data_m_wr_en", 0 0, L_0x7ef5880828d0;  1 drivers
v0x558a8c319930_0 .net "dcache_mem_access", 0 0, L_0x558a8c330130;  1 drivers
v0x558a8c3199d0_0 .net "dcache_mem_ack", 0 0, v0x558a8c30fb80_0;  1 drivers
v0x558a8c319ac0_0 .net "dcache_mem_addr", 19 1, L_0x558a8c32fb30;  1 drivers
v0x558a8c319bb0_0 .net "dcache_mem_bytesel", 1 0, L_0x558a8c330220;  1 drivers
v0x558a8c319ca0_0 .net "dcache_mem_data_in", 15 0, v0x558a8c30fe60_0;  1 drivers
v0x558a8c319d40_0 .net "dcache_mem_data_out", 15 0, L_0x558a8c330310;  1 drivers
v0x558a8c319e50_0 .net "dcache_mem_wr_en", 0 0, L_0x558a8c32fe10;  1 drivers
v0x558a8c319f40_0 .net "icache_mem_access", 0 0, L_0x558a8c32cfc0;  1 drivers
v0x558a8c31a030_0 .net "icache_mem_ack", 0 0, v0x558a8c310390_0;  1 drivers
v0x558a8c31a120_0 .net "icache_mem_addr", 19 1, L_0x558a8c32ce60;  1 drivers
v0x558a8c31a230_0 .net "icache_mem_data_in", 15 0, v0x558a8c310610_0;  1 drivers
v0x558a8c31a2f0_0 .net "instr_m_access", 0 0, v0x558a8c31b3c0_0;  1 drivers
v0x558a8c31a390_0 .net "instr_m_ack", 0 0, L_0x558a8c32cc40;  alias, 1 drivers
v0x558a8c31a430_0 .net "instr_m_addr", 19 1, v0x558a8c31b5d0_0;  1 drivers
v0x558a8c31a4d0_0 .net "instr_m_data_in", 15 0, L_0x558a8c32ca80;  alias, 1 drivers
v0x558a8c31a570_0 .net "mem_m_access", 0 0, L_0x558a8c334bd0;  alias, 1 drivers
v0x558a8c31a610_0 .net "mem_m_ack", 0 0, v0x558a8c31ba60_0;  1 drivers
v0x558a8c31a6b0_0 .net "mem_m_addr", 19 1, L_0x558a8c334330;  alias, 1 drivers
v0x558a8c31a750_0 .net "mem_m_bytesel", 1 0, L_0x558a8c3347d0;  1 drivers
v0x558a8c31a7f0_0 .net "mem_m_data_in", 15 0, v0x558a8c31bc60_0;  1 drivers
v0x558a8c31a890_0 .net "mem_m_data_out", 15 0, L_0x558a8c3344b0;  1 drivers
v0x558a8c31a960_0 .net "mem_m_wr_en", 0 0, L_0x558a8c334610;  1 drivers
v0x558a8c31aa30_0 .net "reset", 0 0, v0x558a8c31be30_0;  1 drivers
S_0x558a8c2e6cc0 .scope module, "dcache" "DCache" 4 120, 5 52 0, S_0x558a8c2e6920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /INPUT 19 "c_addr";
    .port_info 4 /OUTPUT 16 "c_data_in";
    .port_info 5 /INPUT 16 "c_data_out";
    .port_info 6 /INPUT 1 "c_access";
    .port_info 7 /OUTPUT 1 "c_ack";
    .port_info 8 /INPUT 1 "c_wr_en";
    .port_info 9 /INPUT 2 "c_bytesel";
    .port_info 10 /OUTPUT 19 "m_addr";
    .port_info 11 /INPUT 16 "m_data_in";
    .port_info 12 /OUTPUT 16 "m_data_out";
    .port_info 13 /OUTPUT 1 "m_access";
    .port_info 14 /INPUT 1 "m_ack";
    .port_info 15 /OUTPUT 1 "m_wr_en";
    .port_info 16 /OUTPUT 2 "m_bytesel";
P_0x558a8c304020 .param/l "index_bits" 1 5 79, +C4<00000000000000000000000000001001>;
P_0x558a8c304060 .param/l "index_end" 1 5 82, +C4<0000000000000000000000000000001100>;
P_0x558a8c3040a0 .param/l "index_start" 1 5 81, +C4<00000000000000000000000000000100>;
P_0x558a8c3040e0 .param/l "line_size" 1 5 78, +C4<00000000000000000000000000001000>;
P_0x558a8c304120 .param/l "lines" 0 5 76, +C4<00000000000000000000001000000000>;
P_0x558a8c304160 .param/l "tag_bits" 1 5 80, +C4<0000000000000000000000000000000111>;
P_0x558a8c3041a0 .param/l "tag_start" 1 5 83, +C4<000000000000000000000000000001101>;
L_0x558a8c32d4d0 .functor AND 1, v0x558a8c30fb80_0, L_0x558a8c32e890, C4<1>, C4<1>;
L_0x558a8c32ef60 .functor AND 1, L_0x558a8c331fc0, L_0x558a8c32ea80, C4<1>, C4<1>;
L_0x558a8c32f070 .functor AND 1, v0x558a8c30c9d0_0, L_0x558a8c32edb0, C4<1>, C4<1>;
L_0x558a8c32f310 .functor AND 1, L_0x558a8c32f070, L_0x558a8c32f1d0, C4<1>, C4<1>;
L_0x558a8c32f450 .functor OR 1, L_0x558a8c32ef60, L_0x558a8c32f310, C4<0>, C4<0>;
L_0x558a8c32f560 .functor AND 1, v0x558a8c30c910_0, L_0x558a8c32f450, C4<1>, C4<1>;
L_0x558a8c32fc40 .functor NOT 1, v0x558a8c30fb80_0, C4<0>, C4<0>, C4<0>;
L_0x558a8c32fcb0 .functor AND 1, v0x558a8c30d830_0, L_0x558a8c32fc40, C4<1>, C4<1>;
L_0x558a8c32ff50 .functor NOT 1, v0x558a8c30fb80_0, C4<0>, C4<0>, C4<0>;
L_0x558a8c32ffc0 .functor AND 1, v0x558a8c30c9d0_0, L_0x558a8c32ff50, C4<1>, C4<1>;
L_0x558a8c32fbd0 .functor NOT 1, L_0x558a8c32f560, C4<0>, C4<0>, C4<0>;
L_0x558a8c3304e0 .functor AND 1, v0x558a8c30e930_0, L_0x558a8c32fbd0, C4<1>, C4<1>;
L_0x558a8c3306b0 .functor AND 1, L_0x558a8c3304e0, L_0x558a8c330610, C4<1>, C4<1>;
L_0x558a8c330900 .functor AND 1, L_0x558a8c3306b0, L_0x558a8c3307c0, C4<1>, C4<1>;
L_0x558a8c3305a0 .functor AND 1, L_0x558a8c330900, L_0x558a8c332c80, C4<1>, C4<1>;
L_0x558a8c330b00 .functor NOT 1, L_0x558a8c32f560, C4<0>, C4<0>, C4<0>;
L_0x558a8c330c00 .functor AND 1, v0x558a8c30e930_0, L_0x558a8c330b00, C4<1>, C4<1>;
L_0x558a8c330db0 .functor AND 1, L_0x558a8c330c00, L_0x558a8c330d10, C4<1>, C4<1>;
L_0x558a8c331060 .functor AND 1, L_0x558a8c330db0, L_0x558a8c330f10, C4<1>, C4<1>;
L_0x558a8c331120 .functor AND 1, L_0x558a8c331060, L_0x558a8c330860, C4<1>, C4<1>;
L_0x558a8c3312e0 .functor BUFZ 1, L_0x558a8c331120, C4<0>, C4<0>, C4<0>;
L_0x558a8c3313f0 .functor OR 1, L_0x558a8c3305a0, L_0x558a8c3312e0, C4<0>, C4<0>;
L_0x558a8c331520 .functor NOT 1, v0x558a8c30d830_0, C4<0>, C4<0>, C4<0>;
L_0x558a8c3316a0 .functor AND 1, L_0x558a8c331520, L_0x558a8c330e70, C4<1>, C4<1>;
L_0x558a8c331880 .functor AND 1, L_0x558a8c3316a0, v0x558a8c30fb80_0, C4<1>, C4<1>;
L_0x558a8c331940 .functor OR 1, L_0x558a8c3313f0, L_0x558a8c331880, C4<0>, C4<0>;
L_0x558a8c332670 .functor NOT 1, v0x558a8c30d830_0, C4<0>, C4<0>, C4<0>;
L_0x558a8c332900 .functor AND 1, L_0x558a8c332670, L_0x558a8c332740, C4<1>, C4<1>;
L_0x558a8c3330b0 .functor AND 1, L_0x558a8c32fa00, L_0x7ef5880828d0, C4<1>, C4<1>;
L_0x558a8c333750 .functor AND 1, L_0x558a8c32fa00, L_0x7ef5880828d0, C4<1>, C4<1>;
L_0x558a8c333a50 .functor AND 1, L_0x558a8c333750, L_0x558a8c333980, C4<1>, C4<1>;
L_0x558a8c333af0 .functor AND 1, L_0x558a8c333a50, L_0x558a8c32f560, C4<1>, C4<1>;
v0x558a8c30a3a0_0 .net *"_ivl_1", 0 0, L_0x558a8c32e890;  1 drivers
v0x558a8c30a480_0 .net *"_ivl_11", 15 0, L_0x558a8c32ed10;  1 drivers
L_0x7ef588082528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c30a560_0 .net/2u *"_ivl_120", 0 0, L_0x7ef588082528;  1 drivers
v0x558a8c30a620_0 .net *"_ivl_122", 0 0, L_0x558a8c332670;  1 drivers
L_0x7ef588082570 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x558a8c30a700_0 .net/2u *"_ivl_124", 2 0, L_0x7ef588082570;  1 drivers
v0x558a8c30a830_0 .net *"_ivl_126", 0 0, L_0x558a8c332740;  1 drivers
v0x558a8c30a8f0_0 .net *"_ivl_129", 0 0, L_0x558a8c332900;  1 drivers
v0x558a8c30a9b0_0 .net *"_ivl_145", 0 0, L_0x558a8c333750;  1 drivers
v0x558a8c30aa70_0 .net *"_ivl_147", 0 0, L_0x558a8c333980;  1 drivers
v0x558a8c30abc0_0 .net *"_ivl_149", 0 0, L_0x558a8c333a50;  1 drivers
v0x558a8c30ac80_0 .net *"_ivl_15", 0 0, L_0x558a8c32ef60;  1 drivers
v0x558a8c30ad40_0 .net *"_ivl_17", 0 0, L_0x558a8c32f070;  1 drivers
v0x558a8c30ae00_0 .net *"_ivl_19", 2 0, L_0x558a8c32f130;  1 drivers
v0x558a8c30aee0_0 .net *"_ivl_21", 0 0, L_0x558a8c32f1d0;  1 drivers
v0x558a8c30afc0_0 .net *"_ivl_23", 0 0, L_0x558a8c32f310;  1 drivers
v0x558a8c30b080_0 .net *"_ivl_25", 0 0, L_0x558a8c32f450;  1 drivers
L_0x7ef588082330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c30b140_0 .net/2u *"_ivl_28", 15 0, L_0x7ef588082330;  1 drivers
v0x558a8c30b330_0 .net *"_ivl_30", 15 0, L_0x558a8c32f660;  1 drivers
v0x558a8c30b410_0 .net *"_ivl_38", 0 0, L_0x558a8c32fc40;  1 drivers
v0x558a8c30b4f0_0 .net *"_ivl_40", 0 0, L_0x558a8c32fcb0;  1 drivers
v0x558a8c30b5d0_0 .net *"_ivl_44", 0 0, L_0x558a8c32ff50;  1 drivers
v0x558a8c30b6b0_0 .net *"_ivl_46", 0 0, L_0x558a8c32ffc0;  1 drivers
v0x558a8c30b790_0 .net *"_ivl_5", 6 0, L_0x558a8c32e9e0;  1 drivers
L_0x7ef588082378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a8c30b870_0 .net/2u *"_ivl_50", 1 0, L_0x7ef588082378;  1 drivers
v0x558a8c30b950_0 .net *"_ivl_56", 0 0, L_0x558a8c32fbd0;  1 drivers
v0x558a8c30ba30_0 .net *"_ivl_59", 0 0, L_0x558a8c3304e0;  1 drivers
v0x558a8c30baf0_0 .net *"_ivl_61", 0 0, L_0x558a8c330610;  1 drivers
v0x558a8c30bbb0_0 .net *"_ivl_63", 0 0, L_0x558a8c3306b0;  1 drivers
v0x558a8c30bc70_0 .net *"_ivl_65", 0 0, L_0x558a8c3307c0;  1 drivers
v0x558a8c30bd30_0 .net *"_ivl_67", 0 0, L_0x558a8c330900;  1 drivers
v0x558a8c30bdf0_0 .net *"_ivl_70", 0 0, L_0x558a8c330b00;  1 drivers
v0x558a8c30bed0_0 .net *"_ivl_73", 0 0, L_0x558a8c330c00;  1 drivers
v0x558a8c30bf90_0 .net *"_ivl_75", 0 0, L_0x558a8c330d10;  1 drivers
v0x558a8c30c050_0 .net *"_ivl_77", 0 0, L_0x558a8c330db0;  1 drivers
v0x558a8c30c110_0 .net *"_ivl_79", 0 0, L_0x558a8c330f10;  1 drivers
v0x558a8c30c1d0_0 .net *"_ivl_81", 0 0, L_0x558a8c331060;  1 drivers
v0x558a8c30c290_0 .net *"_ivl_83", 0 0, L_0x558a8c330860;  1 drivers
v0x558a8c30c350_0 .net *"_ivl_88", 0 0, L_0x558a8c3313f0;  1 drivers
v0x558a8c30c430_0 .net *"_ivl_9", 15 0, L_0x558a8c32ebf0;  1 drivers
v0x558a8c30c510_0 .net *"_ivl_90", 0 0, L_0x558a8c331520;  1 drivers
L_0x7ef5880823c0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x558a8c30c5f0_0 .net/2u *"_ivl_92", 2 0, L_0x7ef5880823c0;  1 drivers
v0x558a8c30c6d0_0 .net *"_ivl_94", 0 0, L_0x558a8c330e70;  1 drivers
v0x558a8c30c790_0 .net *"_ivl_97", 0 0, L_0x558a8c3316a0;  1 drivers
v0x558a8c30c850_0 .net *"_ivl_99", 0 0, L_0x558a8c331880;  1 drivers
v0x558a8c30c910_0 .var "accessing", 0 0;
v0x558a8c30c9d0_0 .var "busy", 0 0;
v0x558a8c30ca90_0 .net "c_access", 0 0, L_0x7ef588082888;  alias, 1 drivers
v0x558a8c30cb50_0 .net "c_ack", 0 0, L_0x558a8c32fa00;  alias, 1 drivers
v0x558a8c30cc10_0 .var "c_ack_reg", 0 0;
v0x558a8c30ccd0_0 .net "c_addr", 19 1, L_0x7ef5880827f8;  alias, 1 drivers
v0x558a8c30cdb0_0 .net "c_bytesel", 1 0, L_0x7ef588082918;  alias, 1 drivers
v0x558a8c30ce70_0 .net "c_data_in", 15 0, L_0x558a8c32f7f0;  alias, 1 drivers
v0x558a8c30cf30_0 .net "c_data_out", 15 0, L_0x7ef588082840;  alias, 1 drivers
v0x558a8c30cff0_0 .var "c_m_addr", 19 1;
v0x558a8c30d0b0_0 .net "c_m_data_out", 15 0, L_0x558a8c333440;  1 drivers
v0x558a8c30d1a0_0 .net "c_q", 15 0, L_0x558a8c333310;  1 drivers
v0x558a8c30d270_0 .net "c_wr_en", 0 0, L_0x7ef5880828d0;  alias, 1 drivers
v0x558a8c30d310_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c30d3b0_0 .net "dirty", 0 0, L_0x558a8c332c80;  1 drivers
v0x558a8c30d480_0 .net "do_fill", 0 0, L_0x558a8c331120;  1 drivers
v0x558a8c30d520_0 .net "do_flush", 0 0, L_0x558a8c3305a0;  1 drivers
v0x558a8c30d5f0_0 .net "enabled", 0 0, v0x558a8c31b240_0;  alias, 1 drivers
v0x558a8c30d690_0 .var "fetch_address", 19 1;
v0x558a8c30d770_0 .net "filling_current", 0 0, L_0x558a8c32edb0;  1 drivers
v0x558a8c30d830_0 .var "flushing", 0 0;
v0x558a8c30dd00_0 .net "hit", 0 0, L_0x558a8c32f560;  1 drivers
v0x558a8c30ddc0_0 .var "latched_address", 19 1;
v0x558a8c30dea0_0 .var "line_address", 11 0;
v0x558a8c30df90_0 .var "line_idx", 2 0;
v0x558a8c30e050_0 .var "line_valid", 7 0;
v0x558a8c30e130_0 .net "m_access", 0 0, L_0x558a8c330130;  alias, 1 drivers
v0x558a8c30e1f0_0 .net "m_ack", 0 0, v0x558a8c30fb80_0;  alias, 1 drivers
v0x558a8c30e2b0_0 .net "m_addr", 19 1, L_0x558a8c32fb30;  alias, 1 drivers
v0x558a8c30e390_0 .net "m_bytesel", 1 0, L_0x558a8c330220;  alias, 1 drivers
v0x558a8c30e470_0 .net "m_data_in", 15 0, v0x558a8c30fe60_0;  alias, 1 drivers
v0x558a8c30e560_0 .net "m_data_out", 15 0, L_0x558a8c330310;  alias, 1 drivers
v0x558a8c30e620_0 .net "m_wr_en", 0 0, L_0x558a8c32fe10;  alias, 1 drivers
v0x558a8c30e6e0_0 .net "reset", 0 0, v0x558a8c31be30_0;  alias, 1 drivers
v0x558a8c30e7a0_0 .net "tag", 19 13, L_0x558a8c331b80;  1 drivers
v0x558a8c30e890_0 .net "tags_match", 0 0, L_0x558a8c32ea80;  1 drivers
v0x558a8c30e930_0 .var "updating", 0 0;
v0x558a8c30e9f0_0 .net "valid", 0 0, L_0x558a8c331fc0;  1 drivers
v0x558a8c30eac0_0 .net "write_line", 0 0, L_0x558a8c32d4d0;  1 drivers
v0x558a8c30eb90_0 .net "write_tag", 0 0, L_0x558a8c3312e0;  1 drivers
v0x558a8c30ec60_0 .net "write_valid", 0 0, L_0x558a8c331940;  1 drivers
E_0x558a8c2756a0 .event posedge, v0x558a8c30e6e0_0, v0x558a8c305100_0;
E_0x558a8c2f6340/0 .event anyedge, v0x558a8c30e1f0_0, v0x558a8c30d830_0, v0x558a8c30ddc0_0, v0x558a8c30cff0_0;
E_0x558a8c2f6340/1 .event anyedge, v0x558a8c30dd00_0, v0x558a8c30c9d0_0, v0x558a8c3051c0_0;
E_0x558a8c2f6340 .event/or E_0x558a8c2f6340/0, E_0x558a8c2f6340/1;
L_0x558a8c32e890 .reduce/nor v0x558a8c30d830_0;
L_0x558a8c32e9e0 .part v0x558a8c30d690_0, 12, 7;
L_0x558a8c32ea80 .cmp/eq 7, L_0x558a8c331b80, L_0x558a8c32e9e0;
L_0x558a8c32ebf0 .part v0x558a8c30d690_0, 3, 16;
L_0x558a8c32ed10 .part v0x558a8c30ddc0_0, 3, 16;
L_0x558a8c32edb0 .cmp/eq 16, L_0x558a8c32ebf0, L_0x558a8c32ed10;
L_0x558a8c32f130 .part v0x558a8c30d690_0, 0, 3;
L_0x558a8c32f1d0 .part/v v0x558a8c30e050_0, L_0x558a8c32f130, 1;
L_0x558a8c32f660 .functor MUXZ 16, L_0x7ef588082330, L_0x558a8c333310, L_0x558a8c32fa00, C4<>;
L_0x558a8c32f7f0 .functor MUXZ 16, v0x558a8c30fe60_0, L_0x558a8c32f660, v0x558a8c31b240_0, C4<>;
L_0x558a8c32fa00 .functor MUXZ 1, v0x558a8c30fb80_0, v0x558a8c30cc10_0, v0x558a8c31b240_0, C4<>;
L_0x558a8c32fb30 .functor MUXZ 19, L_0x7ef5880827f8, v0x558a8c30cff0_0, v0x558a8c31b240_0, C4<>;
L_0x558a8c32fe10 .functor MUXZ 1, L_0x7ef5880828d0, L_0x558a8c32fcb0, v0x558a8c31b240_0, C4<>;
L_0x558a8c330130 .functor MUXZ 1, L_0x7ef588082888, L_0x558a8c32ffc0, v0x558a8c31b240_0, C4<>;
L_0x558a8c330220 .functor MUXZ 2, L_0x7ef588082918, L_0x7ef588082378, v0x558a8c31b240_0, C4<>;
L_0x558a8c330310 .functor MUXZ 16, L_0x7ef588082840, L_0x558a8c333440, v0x558a8c31b240_0, C4<>;
L_0x558a8c330610 .reduce/nor v0x558a8c30c9d0_0;
L_0x558a8c3307c0 .reduce/nor v0x558a8c30d830_0;
L_0x558a8c330d10 .reduce/nor v0x558a8c30c9d0_0;
L_0x558a8c330f10 .reduce/nor v0x558a8c30d830_0;
L_0x558a8c330860 .reduce/nor L_0x558a8c332c80;
L_0x558a8c330e70 .cmp/eq 3, v0x558a8c30df90_0, L_0x7ef5880823c0;
L_0x558a8c331cc0 .part L_0x7ef5880827f8, 3, 9;
L_0x558a8c331d60 .part v0x558a8c30ddc0_0, 3, 9;
L_0x558a8c331f20 .part v0x558a8c30ddc0_0, 12, 7;
L_0x558a8c3321c0 .part L_0x7ef5880827f8, 3, 9;
L_0x558a8c332570 .part v0x558a8c30ddc0_0, 3, 9;
L_0x558a8c332740 .cmp/eq 3, v0x558a8c30df90_0, L_0x7ef588082570;
L_0x558a8c332b00 .functor MUXZ 1, L_0x558a8c332900, L_0x7ef588082528, L_0x558a8c3305a0, C4<>;
L_0x558a8c332ee0 .part L_0x7ef5880827f8, 3, 9;
L_0x558a8c333210 .part v0x558a8c30ddc0_0, 3, 9;
L_0x558a8c333570 .part L_0x7ef5880827f8, 0, 12;
L_0x558a8c333980 .reduce/nor v0x558a8c30d830_0;
S_0x558a8c2e7060 .scope module, "DirtyRam" "DPRam" 5 156, 6 19 0, S_0x558a8c2e6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 1 "wdata_a";
    .port_info 4 /OUTPUT 1 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 1 "wdata_b";
    .port_info 8 /OUTPUT 1 "q_b";
P_0x558a8c304740 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x558a8c304780 .param/l "width" 0 6 32, +C4<00000000000000000000000000000001>;
P_0x558a8c3047c0 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x558a8c2e03c0_0 .net "addr_a", 8 0, L_0x558a8c332ee0;  1 drivers
v0x558a8c2da200_0 .net "addr_b", 8 0, L_0x558a8c333210;  1 drivers
v0x558a8c2da8c0_0 .var "bypass_a", 0 0;
v0x558a8c304e30_0 .var "bypass_a_val", 0 0;
v0x558a8c304f10_0 .var "bypass_b", 0 0;
v0x558a8c305020_0 .var "bypass_b_val", 0 0;
v0x558a8c305100_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c3051c0_0 .net "q_a", 0 0, L_0x558a8c332c80;  alias, 1 drivers
v0x558a8c3052a0_0 .net "q_b", 0 0, L_0x558a8c332db0;  1 drivers
v0x558a8c305380_0 .var "r_a", 0 0;
v0x558a8c305460_0 .var "r_b", 0 0;
v0x558a8c305540 .array "ram", 511 0, 0 0;
L_0x7ef5880825b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558a8c305600_0 .net "wdata_a", 0 0, L_0x7ef5880825b8;  1 drivers
L_0x7ef588082600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c3056e0_0 .net "wdata_b", 0 0, L_0x7ef588082600;  1 drivers
v0x558a8c3057c0_0 .net "wr_en_a", 0 0, L_0x558a8c3330b0;  1 drivers
v0x558a8c305880_0 .net "wr_en_b", 0 0, L_0x558a8c3305a0;  alias, 1 drivers
E_0x558a8c2f6260 .event posedge, v0x558a8c305100_0;
L_0x558a8c332c80 .functor MUXZ 1, v0x558a8c305380_0, v0x558a8c304e30_0, v0x558a8c2da8c0_0, C4<>;
L_0x558a8c332db0 .functor MUXZ 1, v0x558a8c305460_0, v0x558a8c305020_0, v0x558a8c304f10_0, C4<>;
S_0x558a8c304b00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x558a8c2e7060;
 .timescale -9 -12;
v0x558a8c2df360_0 .var/2s "i", 31 0;
S_0x558a8c305a60 .scope module, "LineRAM" "BlockRam" 5 168, 7 19 0, S_0x558a8c2e6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 2 "be_a";
    .port_info 4 /INPUT 16 "wdata_a";
    .port_info 5 /OUTPUT 16 "q_a";
    .port_info 6 /INPUT 12 "addr_b";
    .port_info 7 /INPUT 1 "wr_en_b";
    .port_info 8 /INPUT 2 "be_b";
    .port_info 9 /INPUT 16 "wdata_b";
    .port_info 10 /OUTPUT 16 "q_b";
P_0x558a8c305c10 .param/l "addr_bits" 1 7 34, +C4<00000000000000000000000000001100>;
P_0x558a8c305c50 .param/l "words" 0 7 33, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
v0x558a8c306100_0 .net "addr_a", 11 0, L_0x558a8c333570;  1 drivers
v0x558a8c306200_0 .net "addr_b", 11 0, v0x558a8c30dea0_0;  1 drivers
v0x558a8c3062e0_0 .net "be_a", 1 0, L_0x7ef588082918;  alias, 1 drivers
L_0x7ef588082648 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a8c3063d0_0 .net "be_b", 1 0, L_0x7ef588082648;  1 drivers
v0x558a8c3064b0_0 .var "bypass_a", 0 0;
v0x558a8c3065c0_0 .var "bypass_a_val", 15 0;
v0x558a8c3066a0_0 .var "bypass_b", 0 0;
v0x558a8c306760_0 .var "bypass_b_val", 15 0;
v0x558a8c306840_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c3068e0_0 .net "q_a", 15 0, L_0x558a8c333310;  alias, 1 drivers
v0x558a8c3069a0_0 .net "q_b", 15 0, L_0x558a8c333440;  alias, 1 drivers
v0x558a8c306a80_0 .var "r_a", 15 0;
v0x558a8c306b60_0 .var "r_b", 15 0;
v0x558a8c306c40 .array "ram", 4095 0, 15 0;
v0x558a8c306d10_0 .net "wdata_a", 15 0, L_0x7ef588082840;  alias, 1 drivers
v0x558a8c306df0_0 .net "wdata_b", 15 0, v0x558a8c30fe60_0;  alias, 1 drivers
v0x558a8c306ed0_0 .net "wr_en_a", 0 0, L_0x558a8c333af0;  1 drivers
v0x558a8c306f90_0 .net "wr_en_b", 0 0, L_0x558a8c32d4d0;  alias, 1 drivers
L_0x558a8c333310 .functor MUXZ 16, v0x558a8c306a80_0, v0x558a8c3065c0_0, v0x558a8c3064b0_0, C4<>;
L_0x558a8c333440 .functor MUXZ 16, v0x558a8c306b60_0, v0x558a8c306760_0, v0x558a8c3066a0_0, C4<>;
S_0x558a8c305e20 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 7 40, 7 40 0, S_0x558a8c305a60;
 .timescale -9 -12;
v0x558a8c306000_0 .var/2s "i", 31 0;
S_0x558a8c3071b0 .scope module, "TagRam" "DPRam" 5 130, 6 19 0, S_0x558a8c2e6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 7 "wdata_a";
    .port_info 4 /OUTPUT 7 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 7 "wdata_b";
    .port_info 8 /OUTPUT 7 "q_b";
P_0x558a8c307370 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x558a8c3073b0 .param/l "width" 0 6 32, +C4<0000000000000000000000000000000111>;
P_0x558a8c3073f0 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x558a8c3079d0_0 .net "addr_a", 8 0, L_0x558a8c331cc0;  1 drivers
v0x558a8c307ad0_0 .net "addr_b", 8 0, L_0x558a8c331d60;  1 drivers
v0x558a8c307bb0_0 .var "bypass_a", 0 0;
v0x558a8c307c80_0 .var "bypass_a_val", 6 0;
v0x558a8c307d60_0 .var "bypass_b", 0 0;
v0x558a8c307e70_0 .var "bypass_b_val", 6 0;
v0x558a8c307f50_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c308040_0 .net "q_a", 6 0, L_0x558a8c331b80;  alias, 1 drivers
v0x558a8c308120_0 .net "q_b", 6 0, L_0x558a8c331c20;  1 drivers
v0x558a8c308200_0 .var "r_a", 6 0;
v0x558a8c3082e0_0 .var "r_b", 6 0;
v0x558a8c3083c0 .array "ram", 511 0, 6 0;
L_0x7ef588082450 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c308480_0 .net "wdata_a", 6 0, L_0x7ef588082450;  1 drivers
v0x558a8c308560_0 .net "wdata_b", 6 0, L_0x558a8c331f20;  1 drivers
L_0x7ef588082408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c308640_0 .net "wr_en_a", 0 0, L_0x7ef588082408;  1 drivers
v0x558a8c308700_0 .net "wr_en_b", 0 0, L_0x558a8c3312e0;  alias, 1 drivers
L_0x558a8c331b80 .functor MUXZ 7, v0x558a8c308200_0, v0x558a8c307c80_0, v0x558a8c307bb0_0, C4<>;
L_0x558a8c331c20 .functor MUXZ 7, v0x558a8c3082e0_0, v0x558a8c307e70_0, v0x558a8c307d60_0, C4<>;
S_0x558a8c3076f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x558a8c3071b0;
 .timescale -9 -12;
v0x558a8c3078d0_0 .var/2s "i", 31 0;
S_0x558a8c3088e0 .scope module, "ValidRam" "DPRam" 5 143, 6 19 0, S_0x558a8c2e6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 1 "wdata_a";
    .port_info 4 /OUTPUT 1 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 1 "wdata_b";
    .port_info 8 /OUTPUT 1 "q_b";
P_0x558a8c308a70 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x558a8c308ab0 .param/l "width" 0 6 32, +C4<00000000000000000000000000000001>;
P_0x558a8c308af0 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x558a8c309120_0 .net "addr_a", 8 0, L_0x558a8c3321c0;  1 drivers
v0x558a8c309220_0 .net "addr_b", 8 0, L_0x558a8c332570;  1 drivers
v0x558a8c309300_0 .var "bypass_a", 0 0;
v0x558a8c3093d0_0 .var "bypass_a_val", 0 0;
v0x558a8c3094b0_0 .var "bypass_b", 0 0;
v0x558a8c3095c0_0 .var "bypass_b_val", 0 0;
v0x558a8c3096a0_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c309740_0 .net "q_a", 0 0, L_0x558a8c331fc0;  alias, 1 drivers
v0x558a8c309820_0 .net "q_b", 0 0, L_0x558a8c332060;  1 drivers
v0x558a8c309900_0 .var "r_a", 0 0;
v0x558a8c3099e0_0 .var "r_b", 0 0;
v0x558a8c309ac0 .array "ram", 511 0, 0 0;
L_0x7ef5880824e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c309b80_0 .net "wdata_a", 0 0, L_0x7ef5880824e0;  1 drivers
v0x558a8c309c60_0 .net "wdata_b", 0 0, L_0x558a8c332b00;  1 drivers
L_0x7ef588082498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c309d40_0 .net "wr_en_a", 0 0, L_0x7ef588082498;  1 drivers
v0x558a8c309e00_0 .net "wr_en_b", 0 0, L_0x558a8c331940;  alias, 1 drivers
L_0x558a8c331fc0 .functor MUXZ 1, v0x558a8c309900_0, v0x558a8c3093d0_0, v0x558a8c309300_0, C4<>;
L_0x558a8c332060 .functor MUXZ 1, v0x558a8c3099e0_0, v0x558a8c3095c0_0, v0x558a8c3094b0_0, C4<>;
S_0x558a8c308e20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x558a8c3088e0;
 .timescale -9 -12;
v0x558a8c309020_0 .var/2s "i", 31 0;
S_0x558a8c309fe0 .scope task, "fill_line" "fill_line" 5 190, 5 190 0, S_0x558a8c2e6cc0;
 .timescale -9 -12;
TD_test_icache_second.dut.dcache.fill_line ;
    %load/vec4 v0x558a8c30ccd0_0;
    %assign/vec4 v0x558a8c30cff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c30c9d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a8c30e050_0, 0;
    %end;
S_0x558a8c30a1c0 .scope task, "flush_line" "flush_line" 5 181, 5 181 0, S_0x558a8c2e6cc0;
 .timescale -9 -12;
TD_test_icache_second.dut.dcache.flush_line ;
    %load/vec4 v0x558a8c30e7a0_0;
    %load/vec4 v0x558a8c30ddc0_0;
    %parti/s 9, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %assign/vec4 v0x558a8c30cff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c30c9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c30d830_0, 0;
    %end;
S_0x558a8c30ef60 .scope module, "harvard_arbiter" "HarvardArbiter" 4 145, 8 50 0, S_0x558a8c2e6920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 19 "icache_m_addr";
    .port_info 3 /OUTPUT 16 "icache_m_data_in";
    .port_info 4 /INPUT 1 "icache_m_access";
    .port_info 5 /OUTPUT 1 "icache_m_ack";
    .port_info 6 /INPUT 19 "dcache_m_addr";
    .port_info 7 /OUTPUT 16 "dcache_m_data_in";
    .port_info 8 /INPUT 16 "dcache_m_data_out";
    .port_info 9 /INPUT 1 "dcache_m_access";
    .port_info 10 /OUTPUT 1 "dcache_m_ack";
    .port_info 11 /INPUT 1 "dcache_m_wr_en";
    .port_info 12 /INPUT 2 "dcache_m_bytesel";
    .port_info 13 /OUTPUT 19 "mem_m_addr";
    .port_info 14 /INPUT 16 "mem_m_data_in";
    .port_info 15 /OUTPUT 16 "mem_m_data_out";
    .port_info 16 /OUTPUT 1 "mem_m_access";
    .port_info 17 /INPUT 1 "mem_m_ack";
    .port_info 18 /OUTPUT 1 "mem_m_wr_en";
    .port_info 19 /OUTPUT 2 "mem_m_bytesel";
enum0x558a8c202850 .enum4 (2)
   "IDLE" 2'b00,
   "SERVING_ICACHE" 2'b01,
   "SERVING_DCACHE" 2'b10
 ;
L_0x558a8c334990 .functor AND 1, L_0x558a8c3340c0, L_0x558a8c32cfc0, C4<1>, C4<1>;
L_0x558a8c334a90 .functor AND 1, L_0x558a8c3341c0, L_0x558a8c330130, C4<1>, C4<1>;
L_0x558a8c334bd0 .functor OR 1, L_0x558a8c334990, L_0x558a8c334a90, C4<0>, C4<0>;
L_0x7ef5880826d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x558a8c30f360_0 .net/2u *"_ivl_12", 1 0, L_0x7ef5880826d8;  1 drivers
L_0x7ef588082720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c30f460_0 .net/2u *"_ivl_18", 15 0, L_0x7ef588082720;  1 drivers
L_0x7ef588082768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c30f540_0 .net/2u *"_ivl_22", 0 0, L_0x7ef588082768;  1 drivers
L_0x7ef5880827b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a8c30f630_0 .net/2u *"_ivl_26", 1 0, L_0x7ef5880827b0;  1 drivers
v0x558a8c30f710_0 .net *"_ivl_31", 0 0, L_0x558a8c334990;  1 drivers
v0x558a8c30f7d0_0 .net *"_ivl_33", 0 0, L_0x558a8c334a90;  1 drivers
L_0x7ef588082690 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558a8c30f890_0 .net/2u *"_ivl_8", 1 0, L_0x7ef588082690;  1 drivers
v0x558a8c30f970_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c30fa10_0 .net "dcache_m_access", 0 0, L_0x558a8c330130;  alias, 1 drivers
v0x558a8c30fab0_0 .net "dcache_m_ack", 0 0, v0x558a8c30fb80_0;  alias, 1 drivers
v0x558a8c30fb80_0 .var "dcache_m_ack_reg", 0 0;
v0x558a8c30fc20_0 .net "dcache_m_addr", 19 1, L_0x558a8c32fb30;  alias, 1 drivers
v0x558a8c30fcf0_0 .net "dcache_m_bytesel", 1 0, L_0x558a8c330220;  alias, 1 drivers
v0x558a8c30fdc0_0 .net "dcache_m_data_in", 15 0, v0x558a8c30fe60_0;  alias, 1 drivers
v0x558a8c30fe60_0 .var "dcache_m_data_in_reg", 15 0;
v0x558a8c30ff40_0 .net "dcache_m_data_out", 15 0, L_0x558a8c330310;  alias, 1 drivers
v0x558a8c310000_0 .net "dcache_m_wr_en", 0 0, L_0x558a8c32fe10;  alias, 1 drivers
v0x558a8c3100d0_0 .net "grant_dcache", 0 0, L_0x558a8c3341c0;  1 drivers
v0x558a8c310170_0 .net "grant_icache", 0 0, L_0x558a8c3340c0;  1 drivers
v0x558a8c310210_0 .net "icache_m_access", 0 0, L_0x558a8c32cfc0;  alias, 1 drivers
v0x558a8c3102d0_0 .net "icache_m_ack", 0 0, v0x558a8c310390_0;  alias, 1 drivers
v0x558a8c310390_0 .var "icache_m_ack_reg", 0 0;
v0x558a8c310450_0 .net "icache_m_addr", 19 1, L_0x558a8c32ce60;  alias, 1 drivers
v0x558a8c310530_0 .net "icache_m_data_in", 15 0, v0x558a8c310610_0;  alias, 1 drivers
v0x558a8c310610_0 .var "icache_m_data_in_reg", 15 0;
v0x558a8c3106f0_0 .var "last_served_dcache", 0 0;
v0x558a8c3107b0_0 .net "mem_m_access", 0 0, L_0x558a8c334bd0;  alias, 1 drivers
v0x558a8c310870_0 .net "mem_m_ack", 0 0, v0x558a8c31ba60_0;  alias, 1 drivers
v0x558a8c310930_0 .net "mem_m_addr", 19 1, L_0x558a8c334330;  alias, 1 drivers
v0x558a8c310a10_0 .net "mem_m_bytesel", 1 0, L_0x558a8c3347d0;  alias, 1 drivers
v0x558a8c310af0_0 .net "mem_m_data_in", 15 0, v0x558a8c31bc60_0;  alias, 1 drivers
v0x558a8c310bd0_0 .net "mem_m_data_out", 15 0, L_0x558a8c3344b0;  alias, 1 drivers
v0x558a8c310cb0_0 .net "mem_m_wr_en", 0 0, L_0x558a8c334610;  alias, 1 drivers
v0x558a8c310d70_0 .var "next_state", 1 0;
v0x558a8c310e50_0 .net "reset", 0 0, v0x558a8c31be30_0;  alias, 1 drivers
v0x558a8c310f20_0 .var "state", 1 0;
E_0x558a8c2f61a0/0 .event anyedge, v0x558a8c310f20_0, v0x558a8c30e130_0, v0x558a8c30e620_0, v0x558a8c310210_0;
E_0x558a8c2f61a0/1 .event anyedge, v0x558a8c3106f0_0, v0x558a8c310870_0;
E_0x558a8c2f61a0 .event/or E_0x558a8c2f61a0/0, E_0x558a8c2f61a0/1;
L_0x558a8c3340c0 .cmp/eq 2, v0x558a8c310f20_0, L_0x7ef588082690;
L_0x558a8c3341c0 .cmp/eq 2, v0x558a8c310f20_0, L_0x7ef5880826d8;
L_0x558a8c334330 .functor MUXZ 19, L_0x558a8c32ce60, L_0x558a8c32fb30, L_0x558a8c3341c0, C4<>;
L_0x558a8c3344b0 .functor MUXZ 16, L_0x7ef588082720, L_0x558a8c330310, L_0x558a8c3341c0, C4<>;
L_0x558a8c334610 .functor MUXZ 1, L_0x7ef588082768, L_0x558a8c32fe10, L_0x558a8c3341c0, C4<>;
L_0x558a8c3347d0 .functor MUXZ 2, L_0x7ef5880827b0, L_0x558a8c330220, L_0x558a8c3341c0, C4<>;
S_0x558a8c311260 .scope module, "icache" "ICache" 4 99, 9 47 0, S_0x558a8c2e6920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /INPUT 19 "c_addr";
    .port_info 4 /OUTPUT 16 "c_data_in";
    .port_info 5 /INPUT 1 "c_access";
    .port_info 6 /OUTPUT 1 "c_ack";
    .port_info 7 /OUTPUT 19 "m_addr";
    .port_info 8 /INPUT 16 "m_data_in";
    .port_info 9 /OUTPUT 1 "m_access";
    .port_info 10 /INPUT 1 "m_ack";
P_0x558a8c311470 .param/l "index_bits" 1 9 68, +C4<00000000000000000000000000001001>;
P_0x558a8c3114b0 .param/l "index_end" 1 9 71, +C4<0000000000000000000000000000001100>;
P_0x558a8c3114f0 .param/l "index_start" 1 9 70, +C4<00000000000000000000000000000100>;
P_0x558a8c311530 .param/l "line_size" 1 9 67, +C4<00000000000000000000000000001000>;
P_0x558a8c311570 .param/l "lines" 0 9 65, +C4<00000000000000000000001000000000>;
P_0x558a8c3115b0 .param/l "tag_bits" 1 9 69, +C4<0000000000000000000000000000000111>;
P_0x558a8c3115f0 .param/l "tag_start" 1 9 72, +C4<000000000000000000000000000001101>;
L_0x558a8c2ddfc0 .functor BUFZ 1, v0x558a8c310390_0, C4<0>, C4<0>, C4<0>;
L_0x558a8c2df240 .functor AND 1, L_0x558a8c32dd90, L_0x558a8c31c040, C4<1>, C4<1>;
L_0x558a8c2e02a0 .functor AND 1, v0x558a8c317790_0, L_0x558a8c31c310, C4<1>, C4<1>;
L_0x558a8c2da0e0 .functor AND 1, L_0x558a8c2e02a0, L_0x558a8c31c620, C4<1>, C4<1>;
L_0x558a8c2da7a0 .functor OR 1, L_0x558a8c2df240, L_0x558a8c2da0e0, C4<0>, C4<0>;
L_0x558a8c25e160 .functor AND 1, v0x558a8c3176d0_0, L_0x558a8c2da7a0, C4<1>, C4<1>;
L_0x558a8c25de20 .functor NOT 1, v0x558a8c310390_0, C4<0>, C4<0>, C4<0>;
L_0x558a8c32cf00 .functor AND 1, v0x558a8c317790_0, L_0x558a8c25de20, C4<1>, C4<1>;
L_0x558a8c32d0d0 .functor NOT 1, L_0x558a8c25e160, C4<0>, C4<0>, C4<0>;
L_0x558a8c32d140 .functor AND 1, v0x558a8c318d00_0, L_0x558a8c32d0d0, C4<1>, C4<1>;
L_0x558a8c32d300 .functor AND 1, L_0x558a8c32d140, L_0x558a8c32d260, C4<1>, C4<1>;
L_0x558a8c32d3c0 .functor BUFZ 1, L_0x558a8c32d300, C4<0>, C4<0>, C4<0>;
L_0x558a8c32d060 .functor AND 1, L_0x558a8c32d540, v0x558a8c310390_0, C4<1>, C4<1>;
L_0x558a8c32d700 .functor OR 1, L_0x558a8c32d3c0, L_0x558a8c32d060, C4<0>, C4<0>;
v0x558a8c3164f0_0 .net *"_ivl_13", 0 0, L_0x558a8c2df240;  1 drivers
v0x558a8c3165d0_0 .net *"_ivl_15", 0 0, L_0x558a8c2e02a0;  1 drivers
v0x558a8c316690_0 .net *"_ivl_17", 2 0, L_0x558a8c31c540;  1 drivers
v0x558a8c316750_0 .net *"_ivl_19", 0 0, L_0x558a8c31c620;  1 drivers
v0x558a8c316830_0 .net *"_ivl_21", 0 0, L_0x558a8c2da0e0;  1 drivers
v0x558a8c316940_0 .net *"_ivl_23", 0 0, L_0x558a8c2da7a0;  1 drivers
L_0x7ef588082018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c316a00_0 .net/2u *"_ivl_26", 15 0, L_0x7ef588082018;  1 drivers
v0x558a8c316ae0_0 .net *"_ivl_28", 15 0, L_0x558a8c32c8f0;  1 drivers
v0x558a8c316bc0_0 .net *"_ivl_3", 6 0, L_0x558a8c31bfa0;  1 drivers
v0x558a8c316ca0_0 .net *"_ivl_36", 0 0, L_0x558a8c25de20;  1 drivers
v0x558a8c316d80_0 .net *"_ivl_38", 0 0, L_0x558a8c32cf00;  1 drivers
v0x558a8c316e60_0 .net *"_ivl_42", 0 0, L_0x558a8c32d0d0;  1 drivers
v0x558a8c316f40_0 .net *"_ivl_45", 0 0, L_0x558a8c32d140;  1 drivers
v0x558a8c317000_0 .net *"_ivl_47", 0 0, L_0x558a8c32d260;  1 drivers
L_0x7ef588082060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x558a8c3170c0_0 .net/2u *"_ivl_52", 2 0, L_0x7ef588082060;  1 drivers
v0x558a8c3171a0_0 .net *"_ivl_54", 0 0, L_0x558a8c32d540;  1 drivers
v0x558a8c317260_0 .net *"_ivl_57", 0 0, L_0x558a8c32d060;  1 drivers
v0x558a8c317430_0 .net *"_ivl_7", 15 0, L_0x558a8c31c180;  1 drivers
L_0x7ef5880821c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x558a8c317510_0 .net/2u *"_ivl_78", 2 0, L_0x7ef5880821c8;  1 drivers
v0x558a8c3175f0_0 .net *"_ivl_9", 15 0, L_0x558a8c31c270;  1 drivers
v0x558a8c3176d0_0 .var "accessing", 0 0;
v0x558a8c317790_0 .var "busy", 0 0;
v0x558a8c317850_0 .net "c_access", 0 0, v0x558a8c31b3c0_0;  alias, 1 drivers
v0x558a8c317910_0 .net "c_ack", 0 0, L_0x558a8c32cc40;  alias, 1 drivers
v0x558a8c3179d0_0 .var "c_ack_reg", 0 0;
v0x558a8c317a90_0 .net "c_addr", 19 1, v0x558a8c31b5d0_0;  alias, 1 drivers
v0x558a8c317b70_0 .net "c_data_in", 15 0, L_0x558a8c32ca80;  alias, 1 drivers
v0x558a8c317c50_0 .var "c_m_addr", 19 1;
v0x558a8c317d30_0 .net "c_q", 15 0, L_0x558a8c32e0f0;  1 drivers
v0x558a8c317df0_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c317e90_0 .net "do_fill", 0 0, L_0x558a8c32d300;  1 drivers
v0x558a8c317f30_0 .net "enabled", 0 0, v0x558a8c31b240_0;  alias, 1 drivers
v0x558a8c318000_0 .var "fetch_address", 19 1;
v0x558a8c3182d0_0 .net "filling_current", 0 0, L_0x558a8c31c310;  1 drivers
v0x558a8c318390_0 .net "hit", 0 0, L_0x558a8c25e160;  1 drivers
v0x558a8c318450_0 .var "latched_address", 19 1;
v0x558a8c318530_0 .var "line_address", 11 0;
v0x558a8c318620_0 .var "line_idx", 2 0;
v0x558a8c3186e0_0 .var "line_valid", 7 0;
v0x558a8c3187c0_0 .net "m_access", 0 0, L_0x558a8c32cfc0;  alias, 1 drivers
v0x558a8c318890_0 .net "m_ack", 0 0, v0x558a8c310390_0;  alias, 1 drivers
v0x558a8c318960_0 .net "m_addr", 19 1, L_0x558a8c32ce60;  alias, 1 drivers
v0x558a8c318a30_0 .net "m_data_in", 15 0, v0x558a8c310610_0;  alias, 1 drivers
v0x558a8c318ad0_0 .net "reset", 0 0, v0x558a8c31be30_0;  alias, 1 drivers
v0x558a8c318bc0_0 .net "tag", 19 13, L_0x558a8c32d890;  1 drivers
v0x558a8c318c60_0 .net "tags_match", 0 0, L_0x558a8c31c040;  1 drivers
v0x558a8c318d00_0 .var "updating", 0 0;
v0x558a8c318dc0_0 .net "valid", 0 0, L_0x558a8c32dd90;  1 drivers
v0x558a8c318e60_0 .net "write_line", 0 0, L_0x558a8c2ddfc0;  1 drivers
v0x558a8c318f30_0 .net "write_tag", 0 0, L_0x558a8c32d3c0;  1 drivers
v0x558a8c319000_0 .net "write_valid", 0 0, L_0x558a8c32d700;  1 drivers
E_0x558a8c3119c0 .event anyedge, v0x558a8c318450_0, v0x558a8c317c50_0;
L_0x558a8c31bfa0 .part v0x558a8c318000_0, 12, 7;
L_0x558a8c31c040 .cmp/eq 7, L_0x558a8c32d890, L_0x558a8c31bfa0;
L_0x558a8c31c180 .part v0x558a8c318000_0, 3, 16;
L_0x558a8c31c270 .part v0x558a8c318450_0, 3, 16;
L_0x558a8c31c310 .cmp/eq 16, L_0x558a8c31c180, L_0x558a8c31c270;
L_0x558a8c31c540 .part v0x558a8c318000_0, 0, 3;
L_0x558a8c31c620 .part/v v0x558a8c3186e0_0, L_0x558a8c31c540, 1;
L_0x558a8c32c8f0 .functor MUXZ 16, L_0x7ef588082018, L_0x558a8c32e0f0, L_0x558a8c32cc40, C4<>;
L_0x558a8c32ca80 .functor MUXZ 16, v0x558a8c310610_0, L_0x558a8c32c8f0, v0x558a8c31b240_0, C4<>;
L_0x558a8c32cc40 .functor MUXZ 1, v0x558a8c310390_0, v0x558a8c3179d0_0, v0x558a8c31b240_0, C4<>;
L_0x558a8c32ce60 .functor MUXZ 19, v0x558a8c31b5d0_0, v0x558a8c317c50_0, v0x558a8c31b240_0, C4<>;
L_0x558a8c32cfc0 .functor MUXZ 1, v0x558a8c31b3c0_0, L_0x558a8c32cf00, v0x558a8c31b240_0, C4<>;
L_0x558a8c32d260 .reduce/nor v0x558a8c317790_0;
L_0x558a8c32d540 .cmp/eq 3, v0x558a8c318620_0, L_0x7ef588082060;
L_0x558a8c32d9d0 .part v0x558a8c31b5d0_0, 3, 9;
L_0x558a8c32db90 .part v0x558a8c318450_0, 3, 9;
L_0x558a8c32dcf0 .part v0x558a8c318450_0, 12, 7;
L_0x558a8c32e020 .part v0x558a8c31b5d0_0, 3, 9;
L_0x558a8c32e210 .part v0x558a8c318450_0, 3, 9;
L_0x558a8c32e310 .cmp/eq 3, v0x558a8c318620_0, L_0x7ef5880821c8;
L_0x558a8c32e670 .part v0x558a8c31b5d0_0, 0, 12;
S_0x558a8c311a20 .scope module, "LineRAM" "BlockRam" 9 137, 7 19 0, S_0x558a8c311260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 2 "be_a";
    .port_info 4 /INPUT 16 "wdata_a";
    .port_info 5 /OUTPUT 16 "q_a";
    .port_info 6 /INPUT 12 "addr_b";
    .port_info 7 /INPUT 1 "wr_en_b";
    .port_info 8 /INPUT 2 "be_b";
    .port_info 9 /INPUT 16 "wdata_b";
    .port_info 10 /OUTPUT 16 "q_b";
P_0x558a8c2ef0b0 .param/l "addr_bits" 1 7 34, +C4<00000000000000000000000000001100>;
P_0x558a8c2ef0f0 .param/l "words" 0 7 33, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
v0x558a8c312240_0 .net "addr_a", 11 0, L_0x558a8c32e670;  1 drivers
v0x558a8c312340_0 .net "addr_b", 11 0, v0x558a8c318530_0;  1 drivers
L_0x7ef588082258 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a8c312420_0 .net "be_a", 1 0, L_0x7ef588082258;  1 drivers
L_0x7ef5880822e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a8c312510_0 .net "be_b", 1 0, L_0x7ef5880822e8;  1 drivers
v0x558a8c3125f0_0 .var "bypass_a", 0 0;
v0x558a8c312700_0 .var "bypass_a_val", 15 0;
v0x558a8c3127e0_0 .var "bypass_b", 0 0;
v0x558a8c3128a0_0 .var "bypass_b_val", 15 0;
v0x558a8c312980_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c312a20_0 .net "q_a", 15 0, L_0x558a8c32e0f0;  alias, 1 drivers
v0x558a8c312b00_0 .net "q_b", 15 0, L_0x558a8c32e510;  1 drivers
v0x558a8c312be0_0 .var "r_a", 15 0;
v0x558a8c312cc0_0 .var "r_b", 15 0;
v0x558a8c312da0 .array "ram", 4095 0, 15 0;
L_0x7ef5880822a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c312e40_0 .net "wdata_a", 15 0, L_0x7ef5880822a0;  1 drivers
v0x558a8c312f20_0 .net "wdata_b", 15 0, v0x558a8c310610_0;  alias, 1 drivers
L_0x7ef588082210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c313010_0 .net "wr_en_a", 0 0, L_0x7ef588082210;  1 drivers
v0x558a8c3131c0_0 .net "wr_en_b", 0 0, L_0x558a8c2ddfc0;  alias, 1 drivers
L_0x558a8c32e0f0 .functor MUXZ 16, v0x558a8c312be0_0, v0x558a8c312700_0, v0x558a8c3125f0_0, C4<>;
L_0x558a8c32e510 .functor MUXZ 16, v0x558a8c312cc0_0, v0x558a8c3128a0_0, v0x558a8c3127e0_0, C4<>;
S_0x558a8c311f40 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 7 40, 7 40 0, S_0x558a8c311a20;
 .timescale -9 -12;
v0x558a8c312140_0 .var/2s "i", 31 0;
S_0x558a8c313440 .scope module, "TagRam" "DPRam" 9 112, 6 19 0, S_0x558a8c311260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 7 "wdata_a";
    .port_info 4 /OUTPUT 7 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 7 "wdata_b";
    .port_info 8 /OUTPUT 7 "q_b";
P_0x558a8c3135f0 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x558a8c313630 .param/l "width" 0 6 32, +C4<0000000000000000000000000000000111>;
P_0x558a8c313670 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x558a8c313c50_0 .net "addr_a", 8 0, L_0x558a8c32d9d0;  1 drivers
v0x558a8c313d50_0 .net "addr_b", 8 0, L_0x558a8c32db90;  1 drivers
v0x558a8c313e30_0 .var "bypass_a", 0 0;
v0x558a8c313f00_0 .var "bypass_a_val", 6 0;
v0x558a8c313fe0_0 .var "bypass_b", 0 0;
v0x558a8c3140f0_0 .var "bypass_b_val", 6 0;
v0x558a8c3141d0_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c314270_0 .net "q_a", 6 0, L_0x558a8c32d890;  alias, 1 drivers
v0x558a8c314350_0 .net "q_b", 6 0, L_0x558a8c32d930;  1 drivers
v0x558a8c314430_0 .var "r_a", 6 0;
v0x558a8c314510_0 .var "r_b", 6 0;
v0x558a8c3145f0 .array "ram", 511 0, 6 0;
L_0x7ef5880820f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x558a8c3146b0_0 .net "wdata_a", 6 0, L_0x7ef5880820f0;  1 drivers
v0x558a8c314790_0 .net "wdata_b", 6 0, L_0x558a8c32dcf0;  1 drivers
L_0x7ef5880820a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c314870_0 .net "wr_en_a", 0 0, L_0x7ef5880820a8;  1 drivers
v0x558a8c314930_0 .net "wr_en_b", 0 0, L_0x558a8c32d3c0;  alias, 1 drivers
L_0x558a8c32d890 .functor MUXZ 7, v0x558a8c314430_0, v0x558a8c313f00_0, v0x558a8c313e30_0, C4<>;
L_0x558a8c32d930 .functor MUXZ 7, v0x558a8c314510_0, v0x558a8c3140f0_0, v0x558a8c313fe0_0, C4<>;
S_0x558a8c313970 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x558a8c313440;
 .timescale -9 -12;
v0x558a8c313b50_0 .var/2s "i", 31 0;
S_0x558a8c314b10 .scope module, "ValidRam" "DPRam" 9 125, 6 19 0, S_0x558a8c311260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 1 "wdata_a";
    .port_info 4 /OUTPUT 1 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 1 "wdata_b";
    .port_info 8 /OUTPUT 1 "q_b";
P_0x558a8c314ca0 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x558a8c314ce0 .param/l "width" 0 6 32, +C4<00000000000000000000000000000001>;
P_0x558a8c314d20 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x558a8c315390_0 .net "addr_a", 8 0, L_0x558a8c32e020;  1 drivers
v0x558a8c315490_0 .net "addr_b", 8 0, L_0x558a8c32e210;  1 drivers
v0x558a8c315570_0 .var "bypass_a", 0 0;
v0x558a8c315640_0 .var "bypass_a_val", 0 0;
v0x558a8c315720_0 .var "bypass_b", 0 0;
v0x558a8c315830_0 .var "bypass_b_val", 0 0;
v0x558a8c315910_0 .net "clk", 0 0, v0x558a8c31b300_0;  alias, 1 drivers
v0x558a8c315ac0_0 .net "q_a", 0 0, L_0x558a8c32dd90;  alias, 1 drivers
v0x558a8c315ba0_0 .net "q_b", 0 0, L_0x558a8c32dec0;  1 drivers
v0x558a8c315c80_0 .var "r_a", 0 0;
v0x558a8c315d60_0 .var "r_b", 0 0;
v0x558a8c315e40 .array "ram", 511 0, 0 0;
L_0x7ef588082180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c315f00_0 .net "wdata_a", 0 0, L_0x7ef588082180;  1 drivers
v0x558a8c315fe0_0 .net "wdata_b", 0 0, L_0x558a8c32e310;  1 drivers
L_0x7ef588082138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a8c3160c0_0 .net "wr_en_a", 0 0, L_0x7ef588082138;  1 drivers
v0x558a8c316180_0 .net "wr_en_b", 0 0, L_0x558a8c32d700;  alias, 1 drivers
L_0x558a8c32dd90 .functor MUXZ 1, v0x558a8c315c80_0, v0x558a8c315640_0, v0x558a8c315570_0, C4<>;
L_0x558a8c32dec0 .functor MUXZ 1, v0x558a8c315d60_0, v0x558a8c315830_0, v0x558a8c315720_0, C4<>;
S_0x558a8c3150b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x558a8c314b10;
 .timescale -9 -12;
v0x558a8c315290_0 .var/2s "i", 31 0;
S_0x558a8c316360 .scope task, "fill_line" "fill_line" 9 150, 9 150 0, S_0x558a8c311260;
 .timescale -9 -12;
TD_test_icache_second.dut.icache.fill_line ;
    %load/vec4 v0x558a8c317a90_0;
    %assign/vec4 v0x558a8c317c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c317790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a8c3186e0_0, 0;
    %end;
S_0x558a8c31acd0 .scope task, "instr_fetch" "instr_fetch" 3 83, 3 83 0, S_0x558a8c2ab1f0;
 .timescale -9 -12;
v0x558a8c31aeb0_0 .var "addr", 19 1;
v0x558a8c31afb0_0 .var "data", 15 0;
v0x558a8c31b090_0 .var "success", 0 0;
v0x558a8c31b160_0 .var/i "timeout", 31 0;
TD_test_icache_second.instr_fetch ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c31b160_0, 0, 32;
    %load/vec4 v0x558a8c31aeb0_0;
    %store/vec4 v0x558a8c31b5d0_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a8c31b3c0_0, 0, 1;
    %vpi_call/w 3 89 "$display", "[DEBUG] instr_fetch: Setting addr=0x%05h, access=1", v0x558a8c31aeb0_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "[DEBUG]   Before clk: ack=%b, data=0x%04h", v0x558a8c31b4e0_0, v0x558a8c31b710_0 {0 0 0};
    %wait E_0x558a8c2f6260;
    %vpi_call/w 3 92 "$display", "[DEBUG]   After 1st clk: ack=%b, data=0x%04h", v0x558a8c31b4e0_0, v0x558a8c31b710_0 {0 0 0};
T_3.0 ;
    %load/vec4 v0x558a8c31b4e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x558a8c31b160_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz T_3.1, 8;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c31b160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a8c31b160_0, 0, 32;
    %load/vec4 v0x558a8c31b160_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 97 "$display", "[DEBUG]   After clk %0d: ack=%b, data=0x%04h", S<0,vec4,s32>, v0x558a8c31b4e0_0, v0x558a8c31b710_0 {1 0 0};
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v0x558a8c31b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0x558a8c31b710_0;
    %store/vec4 v0x558a8c31afb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a8c31b090_0, 0, 1;
    %vpi_call/w 3 103 "$display", "[DEBUG] instr_fetch: GOT ACK after %0d cycles, data=0x%04h", v0x558a8c31b160_0, v0x558a8c31afb0_0 {0 0 0};
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x558a8c31afb0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a8c31b090_0, 0, 1;
    %vpi_call/w 3 107 "$display", "[DEBUG] instr_fetch: TIMEOUT after %0d cycles", v0x558a8c31b160_0 {0 0 0};
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a8c31b3c0_0, 0, 1;
    %wait E_0x558a8c2f6260;
    %end;
    .scope S_0x558a8c313440;
T_4 ;
    %fork t_1, S_0x558a8c313970;
    %jmp t_0;
    .scope S_0x558a8c313970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c313b50_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x558a8c313b50_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0x558a8c313b50_0;
    %store/vec4a v0x558a8c3145f0, 4, 0;
    %load/vec4 v0x558a8c313b50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c313b50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x558a8c313440;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x558a8c313440;
T_5 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c313c50_0;
    %load/vec4 v0x558a8c313d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.0, 4;
    %load/vec4 v0x558a8c314930_0;
    %and;
T_5.0;
    %assign/vec4 v0x558a8c313e30_0, 0;
    %load/vec4 v0x558a8c313c50_0;
    %load/vec4 v0x558a8c313d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.1, 4;
    %load/vec4 v0x558a8c314870_0;
    %and;
T_5.1;
    %assign/vec4 v0x558a8c313fe0_0, 0;
    %load/vec4 v0x558a8c314790_0;
    %assign/vec4 v0x558a8c313f00_0, 0;
    %load/vec4 v0x558a8c3146b0_0;
    %assign/vec4 v0x558a8c3140f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558a8c313440;
T_6 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c314870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x558a8c3146b0_0;
    %load/vec4 v0x558a8c313c50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c3145f0, 0, 4;
T_6.0 ;
    %load/vec4 v0x558a8c313c50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c3145f0, 4;
    %assign/vec4 v0x558a8c314430_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558a8c313440;
T_7 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c314930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x558a8c314790_0;
    %load/vec4 v0x558a8c313d50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c3145f0, 0, 4;
T_7.0 ;
    %load/vec4 v0x558a8c313d50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c3145f0, 4;
    %assign/vec4 v0x558a8c314510_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558a8c314b10;
T_8 ;
    %fork t_3, S_0x558a8c3150b0;
    %jmp t_2;
    .scope S_0x558a8c3150b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c315290_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x558a8c315290_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x558a8c315290_0;
    %store/vec4a v0x558a8c315e40, 4, 0;
    %load/vec4 v0x558a8c315290_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c315290_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x558a8c314b10;
t_2 %join;
    %end;
    .thread T_8;
    .scope S_0x558a8c314b10;
T_9 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c315390_0;
    %load/vec4 v0x558a8c315490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.0, 4;
    %load/vec4 v0x558a8c316180_0;
    %and;
T_9.0;
    %assign/vec4 v0x558a8c315570_0, 0;
    %load/vec4 v0x558a8c315390_0;
    %load/vec4 v0x558a8c315490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.1, 4;
    %load/vec4 v0x558a8c3160c0_0;
    %and;
T_9.1;
    %assign/vec4 v0x558a8c315720_0, 0;
    %load/vec4 v0x558a8c315fe0_0;
    %assign/vec4 v0x558a8c315640_0, 0;
    %load/vec4 v0x558a8c315f00_0;
    %assign/vec4 v0x558a8c315830_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558a8c314b10;
T_10 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c3160c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x558a8c315f00_0;
    %load/vec4 v0x558a8c315390_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c315e40, 0, 4;
T_10.0 ;
    %load/vec4 v0x558a8c315390_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c315e40, 4;
    %assign/vec4 v0x558a8c315c80_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558a8c314b10;
T_11 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c316180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x558a8c315fe0_0;
    %load/vec4 v0x558a8c315490_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c315e40, 0, 4;
T_11.0 ;
    %load/vec4 v0x558a8c315490_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c315e40, 4;
    %assign/vec4 v0x558a8c315d60_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558a8c311a20;
T_12 ;
    %fork t_5, S_0x558a8c311f40;
    %jmp t_4;
    .scope S_0x558a8c311f40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c312140_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x558a8c312140_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x558a8c312140_0;
    %store/vec4a v0x558a8c312da0, 4, 0;
    %load/vec4 v0x558a8c312140_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c312140_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x558a8c311a20;
t_4 %join;
    %end;
    .thread T_12;
    .scope S_0x558a8c311a20;
T_13 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c312240_0;
    %load/vec4 v0x558a8c312340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.0, 4;
    %load/vec4 v0x558a8c3131c0_0;
    %and;
T_13.0;
    %assign/vec4 v0x558a8c3125f0_0, 0;
    %load/vec4 v0x558a8c312240_0;
    %load/vec4 v0x558a8c312340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.1, 4;
    %load/vec4 v0x558a8c313010_0;
    %and;
T_13.1;
    %assign/vec4 v0x558a8c3127e0_0, 0;
    %load/vec4 v0x558a8c312f20_0;
    %assign/vec4 v0x558a8c312700_0, 0;
    %load/vec4 v0x558a8c312e40_0;
    %assign/vec4 v0x558a8c3128a0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558a8c311a20;
T_14 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c313010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x558a8c312420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x558a8c312e40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x558a8c312240_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c312da0, 0, 4;
T_14.2 ;
    %load/vec4 v0x558a8c312420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x558a8c312e40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x558a8c312240_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c312da0, 4, 5;
T_14.4 ;
T_14.0 ;
    %load/vec4 v0x558a8c312240_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x558a8c312da0, 4;
    %assign/vec4 v0x558a8c312be0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558a8c311a20;
T_15 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c3131c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x558a8c312510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x558a8c312f20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x558a8c312340_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c312da0, 0, 4;
T_15.2 ;
    %load/vec4 v0x558a8c312510_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x558a8c312f20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x558a8c312340_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c312da0, 4, 5;
T_15.4 ;
T_15.0 ;
    %load/vec4 v0x558a8c312340_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x558a8c312da0, 4;
    %assign/vec4 v0x558a8c312cc0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x558a8c311260;
T_16 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c318ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c317790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c3176d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c3179d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x558a8c317850_0;
    %assign/vec4 v0x558a8c3176d0_0, 0;
    %load/vec4 v0x558a8c317850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c3179d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x558a8c3176d0_0;
    %load/vec4 v0x558a8c318390_0;
    %and;
    %assign/vec4 v0x558a8c3179d0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x558a8c311260;
T_17 ;
Ewait_0 .event/or E_0x558a8c3119c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x558a8c318450_0;
    %parti/s 9, 3, 3;
    %load/vec4 v0x558a8c317c50_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a8c318530_0, 0, 12;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x558a8c311260;
T_18 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c317790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x558a8c317a90_0;
    %assign/vec4 v0x558a8c318450_0, 0;
T_18.0 ;
    %load/vec4 v0x558a8c317a90_0;
    %assign/vec4 v0x558a8c318000_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558a8c311260;
T_19 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c318ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c318d00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x558a8c317f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.5, 10;
    %load/vec4 v0x558a8c317790_0;
    %nor/r;
    %and;
T_19.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x558a8c317850_0;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c318d00_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x558a8c318d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.8, 9;
    %load/vec4 v0x558a8c317790_0;
    %nor/r;
    %and;
T_19.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c318d00_0, 0;
T_19.6 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x558a8c311260;
T_20 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c318ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a8c318620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a8c3186e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x558a8c317f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0x558a8c318890_0;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x558a8c317c50_0;
    %parti/s 16, 3, 3;
    %load/vec4 v0x558a8c317c50_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558a8c317c50_0, 0;
    %load/vec4 v0x558a8c318620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558a8c318620_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558a8c317c50_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x558a8c3186e0_0, 4, 5;
    %load/vec4 v0x558a8c318620_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c317790_0, 0;
T_20.5 ;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x558a8c317f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.9, 9;
    %load/vec4 v0x558a8c317e90_0;
    %and;
T_20.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %fork TD_test_icache_second.dut.icache.fill_line, S_0x558a8c316360;
    %join;
T_20.7 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x558a8c3071b0;
T_21 ;
    %fork t_7, S_0x558a8c3076f0;
    %jmp t_6;
    .scope S_0x558a8c3076f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c3078d0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x558a8c3078d0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0x558a8c3078d0_0;
    %store/vec4a v0x558a8c3083c0, 4, 0;
    %load/vec4 v0x558a8c3078d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c3078d0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0x558a8c3071b0;
t_6 %join;
    %end;
    .thread T_21;
    .scope S_0x558a8c3071b0;
T_22 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c3079d0_0;
    %load/vec4 v0x558a8c307ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.0, 4;
    %load/vec4 v0x558a8c308700_0;
    %and;
T_22.0;
    %assign/vec4 v0x558a8c307bb0_0, 0;
    %load/vec4 v0x558a8c3079d0_0;
    %load/vec4 v0x558a8c307ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.1, 4;
    %load/vec4 v0x558a8c308640_0;
    %and;
T_22.1;
    %assign/vec4 v0x558a8c307d60_0, 0;
    %load/vec4 v0x558a8c308560_0;
    %assign/vec4 v0x558a8c307c80_0, 0;
    %load/vec4 v0x558a8c308480_0;
    %assign/vec4 v0x558a8c307e70_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x558a8c3071b0;
T_23 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c308640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x558a8c308480_0;
    %load/vec4 v0x558a8c3079d0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c3083c0, 0, 4;
T_23.0 ;
    %load/vec4 v0x558a8c3079d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c3083c0, 4;
    %assign/vec4 v0x558a8c308200_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x558a8c3071b0;
T_24 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c308700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x558a8c308560_0;
    %load/vec4 v0x558a8c307ad0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c3083c0, 0, 4;
T_24.0 ;
    %load/vec4 v0x558a8c307ad0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c3083c0, 4;
    %assign/vec4 v0x558a8c3082e0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x558a8c3088e0;
T_25 ;
    %fork t_9, S_0x558a8c308e20;
    %jmp t_8;
    .scope S_0x558a8c308e20;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c309020_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x558a8c309020_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x558a8c309020_0;
    %store/vec4a v0x558a8c309ac0, 4, 0;
    %load/vec4 v0x558a8c309020_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c309020_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0x558a8c3088e0;
t_8 %join;
    %end;
    .thread T_25;
    .scope S_0x558a8c3088e0;
T_26 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c309120_0;
    %load/vec4 v0x558a8c309220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_26.0, 4;
    %load/vec4 v0x558a8c309e00_0;
    %and;
T_26.0;
    %assign/vec4 v0x558a8c309300_0, 0;
    %load/vec4 v0x558a8c309120_0;
    %load/vec4 v0x558a8c309220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_26.1, 4;
    %load/vec4 v0x558a8c309d40_0;
    %and;
T_26.1;
    %assign/vec4 v0x558a8c3094b0_0, 0;
    %load/vec4 v0x558a8c309c60_0;
    %assign/vec4 v0x558a8c3093d0_0, 0;
    %load/vec4 v0x558a8c309b80_0;
    %assign/vec4 v0x558a8c3095c0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x558a8c3088e0;
T_27 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c309d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x558a8c309b80_0;
    %load/vec4 v0x558a8c309120_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c309ac0, 0, 4;
T_27.0 ;
    %load/vec4 v0x558a8c309120_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c309ac0, 4;
    %assign/vec4 v0x558a8c309900_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x558a8c3088e0;
T_28 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c309e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x558a8c309c60_0;
    %load/vec4 v0x558a8c309220_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c309ac0, 0, 4;
T_28.0 ;
    %load/vec4 v0x558a8c309220_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c309ac0, 4;
    %assign/vec4 v0x558a8c3099e0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x558a8c2e7060;
T_29 ;
    %fork t_11, S_0x558a8c304b00;
    %jmp t_10;
    .scope S_0x558a8c304b00;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c2df360_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x558a8c2df360_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x558a8c2df360_0;
    %store/vec4a v0x558a8c305540, 4, 0;
    %load/vec4 v0x558a8c2df360_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c2df360_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_0x558a8c2e7060;
t_10 %join;
    %end;
    .thread T_29;
    .scope S_0x558a8c2e7060;
T_30 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c2e03c0_0;
    %load/vec4 v0x558a8c2da200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_30.0, 4;
    %load/vec4 v0x558a8c305880_0;
    %and;
T_30.0;
    %assign/vec4 v0x558a8c2da8c0_0, 0;
    %load/vec4 v0x558a8c2e03c0_0;
    %load/vec4 v0x558a8c2da200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_30.1, 4;
    %load/vec4 v0x558a8c3057c0_0;
    %and;
T_30.1;
    %assign/vec4 v0x558a8c304f10_0, 0;
    %load/vec4 v0x558a8c3056e0_0;
    %assign/vec4 v0x558a8c304e30_0, 0;
    %load/vec4 v0x558a8c305600_0;
    %assign/vec4 v0x558a8c305020_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x558a8c2e7060;
T_31 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c3057c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x558a8c305600_0;
    %load/vec4 v0x558a8c2e03c0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c305540, 0, 4;
T_31.0 ;
    %load/vec4 v0x558a8c2e03c0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c305540, 4;
    %assign/vec4 v0x558a8c305380_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x558a8c2e7060;
T_32 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c305880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x558a8c3056e0_0;
    %load/vec4 v0x558a8c2da200_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c305540, 0, 4;
T_32.0 ;
    %load/vec4 v0x558a8c2da200_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558a8c305540, 4;
    %assign/vec4 v0x558a8c305460_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x558a8c305a60;
T_33 ;
    %fork t_13, S_0x558a8c305e20;
    %jmp t_12;
    .scope S_0x558a8c305e20;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c306000_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x558a8c306000_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x558a8c306000_0;
    %store/vec4a v0x558a8c306c40, 4, 0;
    %load/vec4 v0x558a8c306000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8c306000_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .scope S_0x558a8c305a60;
t_12 %join;
    %end;
    .thread T_33;
    .scope S_0x558a8c305a60;
T_34 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c306100_0;
    %load/vec4 v0x558a8c306200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_34.0, 4;
    %load/vec4 v0x558a8c306f90_0;
    %and;
T_34.0;
    %assign/vec4 v0x558a8c3064b0_0, 0;
    %load/vec4 v0x558a8c306100_0;
    %load/vec4 v0x558a8c306200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_34.1, 4;
    %load/vec4 v0x558a8c306ed0_0;
    %and;
T_34.1;
    %assign/vec4 v0x558a8c3066a0_0, 0;
    %load/vec4 v0x558a8c306df0_0;
    %assign/vec4 v0x558a8c3065c0_0, 0;
    %load/vec4 v0x558a8c306d10_0;
    %assign/vec4 v0x558a8c306760_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x558a8c305a60;
T_35 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c306ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x558a8c3062e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x558a8c306d10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x558a8c306100_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c306c40, 0, 4;
T_35.2 ;
    %load/vec4 v0x558a8c3062e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x558a8c306d10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x558a8c306100_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c306c40, 4, 5;
T_35.4 ;
T_35.0 ;
    %load/vec4 v0x558a8c306100_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x558a8c306c40, 4;
    %assign/vec4 v0x558a8c306a80_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x558a8c305a60;
T_36 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c306f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x558a8c3063d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x558a8c306df0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x558a8c306200_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c306c40, 0, 4;
T_36.2 ;
    %load/vec4 v0x558a8c3063d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x558a8c306df0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x558a8c306200_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a8c306c40, 4, 5;
T_36.4 ;
T_36.0 ;
    %load/vec4 v0x558a8c306200_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x558a8c306c40, 4;
    %assign/vec4 v0x558a8c306b60_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x558a8c2e6cc0;
T_37 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c30e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30cc10_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x558a8c30ca90_0;
    %assign/vec4 v0x558a8c30c910_0, 0;
    %load/vec4 v0x558a8c30ca90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30cc10_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x558a8c30c910_0;
    %load/vec4 v0x558a8c30d830_0;
    %nor/r;
    %and;
    %load/vec4 v0x558a8c30dd00_0;
    %and;
    %assign/vec4 v0x558a8c30cc10_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x558a8c2e6cc0;
T_38 ;
Ewait_1 .event/or E_0x558a8c2f6340, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x558a8c30e1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x558a8c30d830_0;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x558a8c30ddc0_0;
    %parti/s 9, 3, 3;
    %load/vec4 v0x558a8c30cff0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a8c30dea0_0, 0, 12;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x558a8c30dd00_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_38.7, 11;
    %load/vec4 v0x558a8c30d830_0;
    %nor/r;
    %and;
T_38.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.6, 10;
    %load/vec4 v0x558a8c30c9d0_0;
    %nor/r;
    %and;
T_38.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.5, 9;
    %load/vec4 v0x558a8c30d3b0_0;
    %and;
T_38.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.3, 8;
    %load/vec4 v0x558a8c30ddc0_0;
    %parti/s 9, 3, 3;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x558a8c30dea0_0, 0, 12;
    %jmp T_38.4;
T_38.3 ;
    %load/vec4 v0x558a8c30ddc0_0;
    %parti/s 9, 3, 3;
    %load/vec4 v0x558a8c30cff0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a8c30dea0_0, 0, 12;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x558a8c2e6cc0;
T_39 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c30c9d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x558a8c30d830_0;
    %nor/r;
    %and;
T_39.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x558a8c30ccd0_0;
    %assign/vec4 v0x558a8c30ddc0_0, 0;
T_39.0 ;
    %load/vec4 v0x558a8c30ccd0_0;
    %assign/vec4 v0x558a8c30d690_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x558a8c2e6cc0;
T_40 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c30e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30e930_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x558a8c30d5f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_40.6, 11;
    %load/vec4 v0x558a8c30c9d0_0;
    %nor/r;
    %and;
T_40.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_40.5, 10;
    %load/vec4 v0x558a8c30d830_0;
    %nor/r;
    %and;
T_40.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v0x558a8c30ca90_0;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c30e930_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x558a8c30e930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.9, 9;
    %load/vec4 v0x558a8c30d520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_40.10, 9;
    %load/vec4 v0x558a8c30d830_0;
    %or;
T_40.10;
    %nor/r;
    %and;
T_40.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30e930_0, 0;
T_40.7 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x558a8c2e6cc0;
T_41 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c30e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a8c30df90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a8c30e050_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x558a8c30d5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v0x558a8c30e1f0_0;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x558a8c30cff0_0;
    %parti/s 16, 3, 3;
    %load/vec4 v0x558a8c30cff0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558a8c30cff0_0, 0;
    %load/vec4 v0x558a8c30df90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558a8c30df90_0, 0;
    %load/vec4 v0x558a8c30d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558a8c30cff0_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x558a8c30e050_0, 4, 5;
T_41.5 ;
    %load/vec4 v0x558a8c30df90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_41.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30c9d0_0, 0;
    %load/vec4 v0x558a8c30d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30d830_0, 0;
T_41.9 ;
T_41.7 ;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x558a8c30d5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.13, 9;
    %load/vec4 v0x558a8c30d520_0;
    %and;
T_41.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.11, 8;
    %fork TD_test_icache_second.dut.dcache.flush_line, S_0x558a8c30a1c0;
    %join;
    %jmp T_41.12;
T_41.11 ;
    %load/vec4 v0x558a8c30d5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.16, 9;
    %load/vec4 v0x558a8c30d480_0;
    %and;
T_41.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.14, 8;
    %fork TD_test_icache_second.dut.dcache.fill_line, S_0x558a8c309fe0;
    %join;
T_41.14 ;
T_41.12 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x558a8c30ef60;
T_42 ;
Ewait_2 .event/or E_0x558a8c2f61a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x558a8c310f20_0;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %load/vec4 v0x558a8c310f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0x558a8c30fa10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.7, 9;
    %load/vec4 v0x558a8c310000_0;
    %and;
T_42.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v0x558a8c30fa10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.10, 9;
    %load/vec4 v0x558a8c310210_0;
    %and;
T_42.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %load/vec4 v0x558a8c3106f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.11, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.12;
T_42.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
T_42.12 ;
    %jmp T_42.9;
T_42.8 ;
    %load/vec4 v0x558a8c30fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.13, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.14;
T_42.13 ;
    %load/vec4 v0x558a8c310210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
T_42.15 ;
T_42.14 ;
T_42.9 ;
T_42.6 ;
    %jmp T_42.4;
T_42.1 ;
    %load/vec4 v0x558a8c310870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %load/vec4 v0x558a8c30fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.19, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.20;
T_42.19 ;
    %load/vec4 v0x558a8c310210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.21, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.22;
T_42.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
T_42.22 ;
T_42.20 ;
T_42.17 ;
    %jmp T_42.4;
T_42.2 ;
    %load/vec4 v0x558a8c310870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.23, 8;
    %load/vec4 v0x558a8c310210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.25, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0x558a8c30fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.27, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
    %jmp T_42.28;
T_42.27 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558a8c310d70_0, 0, 2;
T_42.28 ;
T_42.26 ;
T_42.23 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x558a8c30ef60;
T_43 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c310e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558a8c310f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c3106f0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x558a8c310d70_0;
    %assign/vec4 v0x558a8c310f20_0, 0;
    %load/vec4 v0x558a8c310f20_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_43.4, 4;
    %load/vec4 v0x558a8c310d70_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c3106f0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x558a8c310f20_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_43.7, 4;
    %load/vec4 v0x558a8c310d70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_43.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c3106f0_0, 0;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x558a8c30ef60;
T_44 ;
    %wait E_0x558a8c2756a0;
    %load/vec4 v0x558a8c310e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c310390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c30fb80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558a8c310610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558a8c30fe60_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x558a8c310170_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_44.2, 8;
    %load/vec4 v0x558a8c310870_0;
    %and;
T_44.2;
    %assign/vec4 v0x558a8c310390_0, 0;
    %load/vec4 v0x558a8c3100d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_44.3, 8;
    %load/vec4 v0x558a8c310870_0;
    %and;
T_44.3;
    %assign/vec4 v0x558a8c30fb80_0, 0;
    %load/vec4 v0x558a8c310170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.6, 9;
    %load/vec4 v0x558a8c310870_0;
    %and;
T_44.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x558a8c310af0_0;
    %assign/vec4 v0x558a8c310610_0, 0;
T_44.4 ;
    %load/vec4 v0x558a8c3100d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.9, 9;
    %load/vec4 v0x558a8c310870_0;
    %and;
T_44.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.7, 8;
    %load/vec4 v0x558a8c310af0_0;
    %assign/vec4 v0x558a8c30fe60_0, 0;
T_44.7 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x558a8c2ab1f0;
T_45 ;
    %fork t_15, S_0x558a8c2cd880;
    %jmp t_14;
    .scope S_0x558a8c2cd880;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8c2d1c90_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x558a8c2d1c90_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x558a8c2d1c90_0;
    %pushi/vec4 42405, 0, 32;
    %xor;
    %pad/u 16;
    %ix/getv/s 4, v0x558a8c2d1c90_0;
    %store/vec4a v0x558a8c31bd70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558a8c2d1c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x558a8c2d1c90_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .scope S_0x558a8c2ab1f0;
t_14 %join;
    %end;
    .thread T_45;
    .scope S_0x558a8c2ab1f0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a8c31b300_0, 0, 1;
T_46.0 ;
    %delay 10000, 0;
    %load/vec4 v0x558a8c31b300_0;
    %inv;
    %store/vec4 v0x558a8c31b300_0, 0, 1;
    %jmp T_46.0;
    %end;
    .thread T_46;
    .scope S_0x558a8c2ab1f0;
T_47 ;
    %wait E_0x558a8c2f6260;
    %load/vec4 v0x558a8c31be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c31ba60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a8c31b800_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x558a8c31b9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.4, 9;
    %load/vec4 v0x558a8c31ba60_0;
    %nor/r;
    %and;
T_47.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x558a8c31b800_0;
    %load/vec4 v0x558a8c31b8e0_0;
    %cmp/s;
    %jmp/0xz  T_47.5, 5;
    %load/vec4 v0x558a8c31b800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558a8c31b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c31ba60_0, 0;
    %jmp T_47.6;
T_47.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a8c31ba60_0, 0;
    %load/vec4 v0x558a8c31bb50_0;
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x558a8c31bd70, 4;
    %assign/vec4 v0x558a8c31bc60_0, 0;
T_47.6 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a8c31ba60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a8c31b800_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x558a8c2ab1f0;
T_48 ;
    %vpi_call/w 3 116 "$display", "Test I-cache Second Fetch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a8c31be30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a8c31b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a8c31b3c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x558a8c31b8e0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a8c31be30_0, 0, 1;
    %delay 40000, 0;
    %vpi_call/w 3 127 "$display", "\012=== Test 1: Basic I-cache Operation ===" {0 0 0};
    %fork t_17, S_0x558a8c2e6580;
    %jmp t_16;
    .scope S_0x558a8c2e6580;
t_17 ;
    %vpi_call/w 3 132 "$display", "First fetch: 0x100" {0 0 0};
    %pushi/vec4 256, 0, 19;
    %store/vec4 v0x558a8c31aeb0_0, 0, 19;
    %fork TD_test_icache_second.instr_fetch, S_0x558a8c31acd0;
    %join;
    %load/vec4 v0x558a8c31afb0_0;
    %store/vec4 v0x558a8c2d2300_0, 0, 16;
    %load/vec4 v0x558a8c31b090_0;
    %store/vec4 v0x558a8c2de0e0_0, 0, 1;
    %load/vec4 v0x558a8c2de0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x558a8c2d2300_0;
    %pushi/vec4 42149, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_48.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %vpi_call/w 3 135 "$display", "\342\234\223 First fetch PASS: success=%b, data=0x%04h", v0x558a8c2de0e0_0, v0x558a8c2d2300_0 {0 0 0};
    %jmp T_48.1;
T_48.0 ;
    %vpi_call/w 3 137 "$display", "\342\234\227 First fetch FAIL: success=%b, data=0x%04h (expected 0x%04h)", v0x558a8c2de0e0_0, v0x558a8c2d2300_0, 16'b1010010010100101 {0 0 0};
T_48.1 ;
    %vpi_call/w 3 141 "$display", "\012Second fetch: 0x101" {0 0 0};
    %pushi/vec4 257, 0, 19;
    %store/vec4 v0x558a8c31aeb0_0, 0, 19;
    %fork TD_test_icache_second.instr_fetch, S_0x558a8c31acd0;
    %join;
    %load/vec4 v0x558a8c31afb0_0;
    %store/vec4 v0x558a8c2d2300_0, 0, 16;
    %load/vec4 v0x558a8c31b090_0;
    %store/vec4 v0x558a8c2de0e0_0, 0, 1;
    %load/vec4 v0x558a8c2de0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.5, 9;
    %load/vec4 v0x558a8c2d2300_0;
    %pushi/vec4 42148, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_48.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %vpi_call/w 3 144 "$display", "\342\234\223 Second fetch PASS: success=%b, data=0x%04h", v0x558a8c2de0e0_0, v0x558a8c2d2300_0 {0 0 0};
    %jmp T_48.4;
T_48.3 ;
    %vpi_call/w 3 146 "$display", "\342\234\227 Second fetch FAIL: success=%b, data=0x%04h (expected 0x%04h)", v0x558a8c2de0e0_0, v0x558a8c2d2300_0, 16'b1010010010100100 {0 0 0};
T_48.4 ;
    %end;
    .scope S_0x558a8c2ab1f0;
t_16 %join;
    %delay 100000, 0;
    %vpi_call/w 3 151 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test_icache_second.sv";
    "../Quartus/rtl/common/HarvardCacheSystem.sv";
    "../Quartus/rtl/common/DCache.sv";
    "../Quartus/rtl/common/DPRam.sv";
    "../Quartus/rtl/common/BlockRam.sv";
    "../Quartus/rtl/common/HarvardArbiter.sv";
    "../Quartus/rtl/common/ICache.sv";
