#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\Software\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
<<<<<<< HEAD
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Nov 10 07:25:05 2023
=======
#OS: Windows 10 10.0.19044
#Hostname: Tai-Kang
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Thu Nov  9 21:55:52 2023
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 7)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 18)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 20)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 23)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 51)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 53)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 54)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 63)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 68)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 69)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 70)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 74)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 108)] | Port phy_rstn has been placed at location B20, whose type is share pin.
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 109)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 110)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 115)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 116)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 117)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 118)] | Port rgmii_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 121)] | Port rgmii_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 122)] | Port rgmii_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 123)] | Port rgmii_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 126)] Object 'b_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 127)] Object 'b_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 128)] Object 'b_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 141)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 153)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 155)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 157)] Object 'g_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 158)] Object 'g_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 159)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 160)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 161)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 162)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 165)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 166)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {pix_clk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 167)] | Port pix_clk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pix_clk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 168)] Object 'r_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 169)] Object 'r_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 170)] Object 'r_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 176)] Object 'rgmii_rx_ctl' is dangling, which has no connection. it will be ignored.
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 177)] Object 'rgmii_rxc' is dangling, which has no connection. it will be ignored.
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 178)] Object 'rgmii_rxd[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 179)] Object 'rgmii_rxd[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 180)] Object 'rgmii_rxd[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/Kang/Desktop/ovMERGES/pixel-box/device_map/hdmi_ddr_ov5640_top.pcf(line number: 181)] Object 'rgmii_rxd[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
<<<<<<< HEAD
Design Utilization : 34%.
First map gop timing takes 0.55 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 186321.
1st GP placement takes 4.38 sec.
=======
Design Utilization : 40%.
First map gop timing takes 1.06 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 263997.
1st GP placement takes 18.20 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_115.
Mapping instance clkgate_13/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_117.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_117.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_110.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_12/gopclkbufg to USCM_84_113.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_114.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_118.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_119.
<<<<<<< HEAD
Clock placement takes 0.16 sec.

Pre global placement takes 5.14 sec.
=======
Clock placement takes 1.17 sec.

Pre global placement takes 20.48 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst led/opit_1 on IOL_67_373.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst phy_rstn/opit_1 on IOL_319_374.
Placed fixed group with base inst pix_clk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rgmii_tx_ctl/opit_1 on IOL_311_374.
Placed fixed group with base inst rgmii_txc/opit_1 on IOL_299_374.
Placed fixed group with base inst rgmii_txd[0]/opit_1 on IOL_299_373.
Placed fixed group with base inst rgmii_txd[1]/opit_1 on IOL_323_374.
Placed fixed group with base inst rgmii_txd[2]/opit_1 on IOL_323_373.
Placed fixed group with base inst rgmii_txd[3]/opit_1 on IOL_311_373.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_119.
Placed fixed instance clkbufg_12/gopclkbufg on USCM_84_113.
Placed fixed instance clkgate_13/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_111.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_114.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
<<<<<<< HEAD
Fixed placement takes 0.11 sec.
=======
Fixed placement takes 0.61 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
<<<<<<< HEAD
IO placement takes 0.02 sec.
=======
IO placement takes 0.11 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5550.
	10 iterations finished.
	Final slack 156.
Super clustering done.
Design Utilization : 34%.
Worst slack after global placement is 323
<<<<<<< HEAD
2nd GP placement takes 3.22 sec.

Wirelength after global placement is 202772.
Global placement takes 3.34 sec.
=======
2nd GP placement takes 18.19 sec.

Wirelength after global placement is 253310.
Global placement takes 18.91 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
<<<<<<< HEAD
Wirelength after macro cell placement is 234244.
Macro cell placement takes 0.02 sec.
=======
Wirelength after macro cell placement is 300847.
Macro cell placement takes 0.06 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5550.
	10 iterations finished.
	Final slack 156.
Super clustering done.
<<<<<<< HEAD
Design Utilization : 34%.
Worst slack after post global placement is 323
3rd GP placement takes 2.77 sec.

Wirelength after post global placement is 180765.
Post global placement takes 2.80 sec.

Phase 4 Legalization started.
The average distance in LP is 0.588221.
Wirelength after legalization is 216222.
Legalization takes 1.16 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1691.
Replication placement takes 0.25 sec.

Wirelength after replication placement is 216222.
=======
Design Utilization : 40%.
Worst slack after post global placement is 296
3rd GP placement takes 10.17 sec.

Wirelength after post global placement is 233046.
Post global placement takes 10.28 sec.

Phase 4 Legalization started.
The average distance in LP is 0.469575.
Wirelength after legalization is 262171.
Legalization takes 1.72 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1385.
Replication placement takes 0.67 sec.

Wirelength after replication placement is 262171.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Phase 5.2 DP placement started.
Legalized cost 1385.000000.
The detailed placement ends at 0th iteration.
<<<<<<< HEAD
DP placement takes 0.14 sec.

Wirelength after detailed placement is 216222.
Timing-driven detailed placement takes 0.41 sec.
=======
DP placement takes 0.73 sec.

Wirelength after detailed placement is 262171.
Timing-driven detailed placement takes 1.45 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Worst slack is 1385, TNS after placement is 0.
Placement done.
<<<<<<< HEAD
Total placement takes 15.61 sec.
Finished placement.

Routing started.
Building routing graph takes 0.55 sec.
Worst slack is 1691, TNS before global route is 0.
Processing design graph takes 0.44 sec.
Total memory for routing:
	132.480848 M.
Total nets for routing : 28347.
=======
Total placement takes 59.39 sec.
Finished placement.

Routing started.
Building routing graph takes 2.36 sec.
Worst slack is 1385, TNS before global route is 0.
Processing design graph takes 2.31 sec.
Total memory for routing:
	135.416464 M.
Total nets for routing : 32865.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
<<<<<<< HEAD
Unrouted nets 0 at the end of iteration 5.
Global Routing step 1 processed 106 nets, it takes 0.03 sec.
Unrouted nets 125 at the end of iteration 0.
Unrouted nets 98 at the end of iteration 1.
Unrouted nets 81 at the end of iteration 2.
Unrouted nets 47 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 24 at the end of iteration 5.
Unrouted nets 14 at the end of iteration 6.
Unrouted nets 13 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
=======
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
<<<<<<< HEAD
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 2 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 0 at the end of iteration 57.
Global Routing step 2 processed 282 nets, it takes 0.38 sec.
Unrouted nets 378 at the end of iteration 0.
Unrouted nets 216 at the end of iteration 1.
Unrouted nets 133 at the end of iteration 2.
Unrouted nets 86 at the end of iteration 3.
Unrouted nets 62 at the end of iteration 4.
Unrouted nets 43 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 19 at the end of iteration 8.
Unrouted nets 13 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 10 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 5 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 0 at the end of iteration 44.
Global Routing step 3 processed 620 nets, it takes 4.80 sec.
Global routing takes 5.20 sec.
Total 32112 subnets.
    forward max bucket size 34201 , backward 4537.
        Unrouted nets 20671 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.828125 sec.
    forward max bucket size 34149 , backward 4339.
        Unrouted nets 15422 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.656250 sec.
    forward max bucket size 33928 , backward 4280.
        Unrouted nets 11801 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.875000 sec.
    forward max bucket size 5184 , backward 3955.
        Unrouted nets 9153 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.093750 sec.
    forward max bucket size 3006 , backward 2786.
        Unrouted nets 7521 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.828125 sec.
    forward max bucket size 3872 , backward 3410.
        Unrouted nets 5866 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.734375 sec.
    forward max bucket size 5345 , backward 3899.
        Unrouted nets 4517 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.531250 sec.
    forward max bucket size 5263 , backward 3742.
        Unrouted nets 3451 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.359375 sec.
    forward max bucket size 2844 , backward 2514.
        Unrouted nets 2662 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.312500 sec.
    forward max bucket size 4261 , backward 2652.
        Unrouted nets 2036 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.312500 sec.
    forward max bucket size 3919 , backward 2472.
        Unrouted nets 1489 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.265625 sec.
    forward max bucket size 2366 , backward 2559.
        Unrouted nets 1066 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.171875 sec.
    forward max bucket size 2680 , backward 2989.
        Unrouted nets 799 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.171875 sec.
    forward max bucket size 1662 , backward 3668.
        Unrouted nets 600 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.078125 sec.
    forward max bucket size 4156 , backward 3667.
        Unrouted nets 426 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.078125 sec.
    forward max bucket size 3221 , backward 2093.
        Unrouted nets 281 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.109375 sec.
    forward max bucket size 1369 , backward 1138.
        Unrouted nets 231 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.093750 sec.
    forward max bucket size 1339 , backward 1125.
        Unrouted nets 154 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.078125 sec.
    forward max bucket size 120 , backward 211.
        Unrouted nets 132 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.078125 sec.
    forward max bucket size 87 , backward 223.
        Unrouted nets 115 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.062500 sec.
    forward max bucket size 87 , backward 211.
        Unrouted nets 78 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.046875 sec.
    forward max bucket size 119 , backward 114.
        Unrouted nets 65 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 147 , backward 62.
        Unrouted nets 53 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.062500 sec.
    forward max bucket size 147 , backward 74.
        Unrouted nets 55 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.046875 sec.
    forward max bucket size 130 , backward 111.
        Unrouted nets 42 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.062500 sec.
    forward max bucket size 106 , backward 78.
        Unrouted nets 30 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 146 , backward 110.
        Unrouted nets 22 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 53.
        Unrouted nets 14 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 50 , backward 75.
        Unrouted nets 11 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.078125 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 68 , backward 20.
        Unrouted nets 4 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 5 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 6 , backward 4.
        Unrouted nets 0 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
Detailed routing takes 33 iterations
=======
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 103 nets, it takes 0.08 sec.
Unrouted nets 153 at the end of iteration 0.
Unrouted nets 114 at the end of iteration 1.
Unrouted nets 84 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 24 at the end of iteration 5.
Unrouted nets 18 at the end of iteration 6.
Unrouted nets 14 at the end of iteration 7.
Unrouted nets 11 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 280 nets, it takes 1.78 sec.
Unrouted nets 302 at the end of iteration 0.
Unrouted nets 189 at the end of iteration 1.
Unrouted nets 144 at the end of iteration 2.
Unrouted nets 87 at the end of iteration 3.
Unrouted nets 79 at the end of iteration 4.
Unrouted nets 64 at the end of iteration 5.
Unrouted nets 44 at the end of iteration 6.
Unrouted nets 29 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 12 at the end of iteration 9.
Unrouted nets 13 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 3 processed 627 nets, it takes 8.70 sec.
Global routing takes 10.61 sec.
Total 37170 subnets.
    forward max bucket size 33881 , backward 7846.
        Unrouted nets 24294 at the end of iteration 0.
    route iteration 0, CPU time elapsed 12.140625 sec.
    forward max bucket size 8590 , backward 7291.
        Unrouted nets 17741 at the end of iteration 1.
    route iteration 1, CPU time elapsed 9.593750 sec.
    forward max bucket size 33780 , backward 7552.
        Unrouted nets 13395 at the end of iteration 2.
    route iteration 2, CPU time elapsed 9.875000 sec.
    forward max bucket size 9212 , backward 7006.
        Unrouted nets 10384 at the end of iteration 3.
    route iteration 3, CPU time elapsed 7.593750 sec.
    forward max bucket size 32955 , backward 6562.
        Unrouted nets 8124 at the end of iteration 4.
    route iteration 4, CPU time elapsed 9.453125 sec.
    forward max bucket size 33161 , backward 5954.
        Unrouted nets 6436 at the end of iteration 5.
    route iteration 5, CPU time elapsed 6.046875 sec.
    forward max bucket size 5633 , backward 6159.
        Unrouted nets 5424 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.453125 sec.
    forward max bucket size 6654 , backward 3189.
        Unrouted nets 4177 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.062500 sec.
    forward max bucket size 6590 , backward 2092.
        Unrouted nets 3215 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.984375 sec.
    forward max bucket size 6304 , backward 4897.
        Unrouted nets 2494 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.843750 sec.
    forward max bucket size 6280 , backward 4872.
        Unrouted nets 1934 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.625000 sec.
    forward max bucket size 587 , backward 463.
        Unrouted nets 1446 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.500000 sec.
    forward max bucket size 673 , backward 1475.
        Unrouted nets 1114 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.421875 sec.
    forward max bucket size 33202 , backward 2244.
        Unrouted nets 837 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.406250 sec.
    forward max bucket size 222 , backward 508.
        Unrouted nets 619 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.296875 sec.
    forward max bucket size 328 , backward 235.
        Unrouted nets 491 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.250000 sec.
    forward max bucket size 3655 , backward 450.
        Unrouted nets 376 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.234375 sec.
    forward max bucket size 387 , backward 2244.
        Unrouted nets 275 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.218750 sec.
    forward max bucket size 3656 , backward 450.
        Unrouted nets 210 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.171875 sec.
    forward max bucket size 646 , backward 250.
        Unrouted nets 147 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.171875 sec.
    forward max bucket size 584 , backward 143.
        Unrouted nets 83 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.140625 sec.
    forward max bucket size 646 , backward 261.
        Unrouted nets 61 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.140625 sec.
    forward max bucket size 200 , backward 298.
        Unrouted nets 42 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.140625 sec.
    forward max bucket size 211 , backward 338.
        Unrouted nets 40 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.125000 sec.
    forward max bucket size 246 , backward 348.
        Unrouted nets 25 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.125000 sec.
    forward max bucket size 387 , backward 340.
        Unrouted nets 28 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.140625 sec.
    forward max bucket size 387 , backward 348.
        Unrouted nets 26 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.125000 sec.
    forward max bucket size 349 , backward 654.
        Unrouted nets 24 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.125000 sec.
    forward max bucket size 333 , backward 608.
        Unrouted nets 9 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.125000 sec.
    forward max bucket size 333 , backward 619.
        Unrouted nets 5 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.140625 sec.
    forward max bucket size 371 , backward 633.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.125000 sec.
    forward max bucket size 371 , backward 633.
        Unrouted nets 0 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.125000 sec.
Detailed routing takes 31 iterations
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net nt_cmos2_pclk is routed by general path.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_11/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net coms1_reg_config/clock_20k is routed by general path.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_sys_clk is routed by general path.
<<<<<<< HEAD
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to key_ctl/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 22.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.16 sec.
Timing analysis takes 0.11 sec.
Hold violation fix iter 0 takes 66.55 sec, total_step_forward 502959.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 1 takes 0.20 sec, total_step_forward 167593.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 2 takes 0.08 sec, total_step_forward 167694.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 3 takes 0.06 sec, total_step_forward 169118.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 4 takes 0.14 sec, total_step_forward 181289.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 5 takes 0.19 sec, total_step_forward 182793.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 68.48 sec.
=======
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to key_ctl/btn_deb_1d/opit_0:CLK is routed by SRB.
Detailed routing takes 67.16 sec.
Start fix hold violation.
Build tmp routing results takes 0.42 sec.
Timing analysis takes 0.50 sec.
Hold violation fix iter 0 takes 34.83 sec, total_step_forward 867963.
Incremental timing analysis takes 0.41 sec.
Hold violation fix iter 1 takes 1.73 sec, total_step_forward 471318.
Incremental timing analysis takes 0.34 sec.
Hold violation fix iter 2 takes 1.05 sec, total_step_forward 302318.
Incremental timing analysis takes 0.42 sec.
Hold violation fix iter 3 takes 1.06 sec, total_step_forward 303791.
Incremental timing analysis takes 0.39 sec.
Hold violation fix iter 4 takes 0.91 sec, total_step_forward 258445.
Incremental timing analysis takes 0.44 sec.
Hold violation fix iter 5 takes 0.92 sec, total_step_forward 268867.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 44.84 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
<<<<<<< HEAD
Finish routing takes 0.77 sec.
Used SRB routing arc is 235392.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 98.03 sec.
=======
Finish routing takes 1.88 sec.
Used SRB routing arc is 274485.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 130.56 sec.
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0         | 84            | 0                  
| Use of BKCL              | 4         | 4             | 100                
<<<<<<< HEAD
| Use of CLMA              | 3130      | 6450          | 49                 
|   FF                     | 10911     | 38700         | 29                 
|   LUT                    | 8993      | 25800         | 35                 
|   LUT-FF pairs           | 5820      | 25800         | 23                 
| Use of CLMS              | 1926      | 4250          | 46                 
|   FF                     | 6685      | 25500         | 27                 
|   LUT                    | 5548      | 17000         | 33                 
|   LUT-FF pairs           | 3536      | 17000         | 21                 
=======
| Use of CLMA              | 3697      | 6450          | 58                 
|   FF                     | 13242     | 38700         | 35                 
|   LUT                    | 10538     | 25800         | 41                 
|   LUT-FF pairs           | 7342      | 25800         | 29                 
| Use of CLMS              | 2286      | 4250          | 54                 
|   FF                     | 8033      | 25500         | 32                 
|   LUT                    | 6558      | 17000         | 39                 
|   LUT-FF pairs           | 4469      | 17000         | 27                 
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
|   Distributed RAM        | 72        | 17000         | 1                  
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 1         | 10            | 10                 
| Use of DQSL              | 8         | 18            | 45                 
| Use of DRM               | 117.5     | 134           | 88                 
| Use of FUSECODE          | 0         | 1             | 0                  
<<<<<<< HEAD
| Use of HARD0N1           | 1017      | 6672          | 16                 
=======
| Use of HARD0N1           | 1114      | 6672          | 17                 
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 166       | 296           | 57                 
|   IOBD                   | 27        | 64            | 43                 
|   IOBR_LR                | 2         | 7             | 29                 
|   IOBR_TB                | 4         | 8             | 50                 
|   IOBS_LR                | 104       | 161           | 65                 
|   IOBS_TB                | 29        | 56            | 52                 
| Use of IOCKDIV           | 3         | 20            | 15                 
| Use of IOCKDLY           | 0         | 40            | 0                  
| Use of IOCKGATE          | 6         | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 166       | 400           | 42                 
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 3         | 5             | 60                 
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
<<<<<<< HEAD
| Use of RCKB              | 1         | 24            | 5                  
|  RCKB dataused           | 1         | 24            | 5                  
=======
| Use of RCKB              | 3         | 24            | 13                 
|  RCKB dataused           | 2         | 24            | 9                  
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 1         | 2             | 50                 
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 13        | 30            | 44                 
|  USCM dataused           | 0         | 30            | 0                  
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_ddr_ov5640_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
<<<<<<< HEAD
Action pnr: Real time elapsed is 0h:3m:46s
Action pnr: CPU time elapsed is 0h:2m:33s
Action pnr: Process CPU time elapsed is 0h:3m:13s
Current time: Fri Nov 10 07:28:49 2023
Action pnr: Peak memory pool usage is 1,901 MB
=======
Action pnr: Real time elapsed is 0h:4m:23s
Action pnr: CPU time elapsed is 0h:4m:17s
Action pnr: Process CPU time elapsed is 0h:5m:49s
Current time: Thu Nov  9 22:00:13 2023
Action pnr: Peak memory pool usage is 2,059 MB
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
