// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Tue Feb 15 19:39:17 2022
// Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ colordetect_colordetect_accel_0_0_sim_netlist.v
// Design      : colordetect_colordetect_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_ADDR_WIDTH = "64" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST,
    src_TVALID,
    src_TREADY,
    dst_TVALID,
    dst_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input [23:0]src_TDATA;
  input [2:0]src_TKEEP;
  input [2:0]src_TSTRB;
  input [0:0]src_TUSER;
  input [0:0]src_TLAST;
  input [0:0]src_TID;
  input [0:0]src_TDEST;
  output [23:0]dst_TDATA;
  output [2:0]dst_TKEEP;
  output [2:0]dst_TSTRB;
  output [0:0]dst_TUSER;
  output [0:0]dst_TLAST;
  output [0:0]dst_TID;
  output [0:0]dst_TDEST;
  input src_TVALID;
  output src_TREADY;
  output dst_TVALID;
  input dst_TREADY;

  wire \<const0> ;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_4;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_5;
  wire [7:7]\SRL_SIG_reg[0]_6 ;
  wire [10:1]add_ln157_1_fu_537_p2;
  wire [9:0]add_ln157_fu_488_p2;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_7;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire [23:0]axis2xfMat_24_9_2160_3840_1_U0_imgInput_435_din;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_10;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_11;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_12;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_14;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_15;
  wire bgr2hsv_9_2160_3840_1_U0_ap_idle;
  wire bgr2hsv_9_2160_3840_1_U0_ap_ready;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_imgInput_435_read;
  wire bgr2hsv_9_2160_3840_1_U0_n_47;
  wire bgr2hsv_9_2160_3840_1_U0_n_55;
  wire bgr2hsv_9_2160_3840_1_U0_n_57;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire [23:0]bgr2hsv_9_2160_3840_1_U0_rgb2hsv_436_din;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_read/rs_rreq/load_p2_4 ;
  wire \colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0/ap_enable_reg_pp0_iter1 ;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire [63:0]colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_ARADDR;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire [63:0]colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARADDR;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_11;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_142;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_145;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_146;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_150;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_151;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_4;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_6;
  wire [31:0]cols;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire [0:0]\^dst_TDATA ;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire dst_TVALID;
  wire gmem0_ARREADY;
  wire [7:0]gmem0_RDATA;
  wire gmem0_RVALID;
  wire gmem1_ARREADY;
  wire [7:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem1_m_axi_U_n_70;
  wire [63:0]high_thresh;
  wire [63:0]high_thresh_c_dout;
  wire high_thresh_c_empty_n;
  wire high_thresh_c_full_n;
  wire icmp_ln80_fu_161_p2;
  wire imgHelper1_cols_c_U_n_10;
  wire imgHelper1_cols_c_U_n_11;
  wire imgHelper1_cols_c_U_n_12;
  wire imgHelper1_cols_c_U_n_13;
  wire imgHelper1_cols_c_U_n_14;
  wire imgHelper1_cols_c_U_n_15;
  wire imgHelper1_cols_c_U_n_3;
  wire imgHelper1_cols_c_U_n_4;
  wire imgHelper1_cols_c_U_n_7;
  wire imgHelper1_cols_c_U_n_8;
  wire imgHelper1_cols_c_U_n_9;
  wire [31:0]imgHelper1_cols_c_dout;
  wire imgHelper1_cols_c_empty_n;
  wire [7:7]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_data_full_n;
  wire [31:0]imgHelper1_rows_c_dout;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper1_rows_c_full_n;
  wire [31:0]imgInput_cols_c12_dout;
  wire imgInput_cols_c12_empty_n;
  wire imgInput_cols_c12_full_n;
  wire [31:0]imgInput_cols_c_dout;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire [31:0]imgInput_rows_c11_dout;
  wire imgInput_rows_c11_empty_n;
  wire imgInput_rows_c11_full_n;
  wire [31:0]imgInput_rows_c_dout;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire interrupt;
  wire [63:0]low_thresh;
  wire [63:0]low_thresh_c_dout;
  wire low_thresh_c_empty_n;
  wire low_thresh_c_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_2;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_5;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [9:2]p_0_in;
  wire p_reg_reg_i_64_n_4;
  wire p_reg_reg_i_64_n_6;
  wire p_reg_reg_i_65_n_4;
  wire p_reg_reg_i_65_n_6;
  wire p_reg_reg_i_66_n_3;
  wire p_reg_reg_i_66_n_4;
  wire p_reg_reg_i_66_n_5;
  wire p_reg_reg_i_66_n_6;
  wire p_reg_reg_i_67_n_3;
  wire p_reg_reg_i_67_n_4;
  wire p_reg_reg_i_67_n_5;
  wire p_reg_reg_i_67_n_6;
  wire p_reg_reg_i_68_n_3;
  wire p_reg_reg_i_68_n_4;
  wire p_reg_reg_i_68_n_5;
  wire p_reg_reg_i_68_n_6;
  wire p_reg_reg_i_70_n_3;
  wire p_reg_reg_i_70_n_4;
  wire p_reg_reg_i_70_n_5;
  wire p_reg_reg_i_70_n_6;
  wire p_reg_reg_i_73_n_3;
  wire p_reg_reg_i_75_n_3;
  wire p_reg_reg_i_76_n_3;
  wire p_reg_reg_i_77_n_3;
  wire p_reg_reg_i_78_n_3;
  wire p_reg_reg_i_79_n_3;
  wire p_reg_reg_i_80_n_3;
  wire p_reg_reg_i_81_n_3;
  wire p_reg_reg_i_82_n_3;
  wire p_reg_reg_i_83_n_3;
  wire p_reg_reg_i_84_n_3;
  wire p_reg_reg_i_85_n_3;
  wire p_reg_reg_i_86_n_3;
  wire p_reg_reg_i_87_n_3;
  wire p_reg_reg_i_92_n_3;
  wire p_reg_reg_i_93_n_3;
  wire p_reg_reg_i_94_n_3;
  wire \p_src_mat_cols_c_i_U/shiftReg_ce ;
  wire [15:0]rgb2hsv_cols_c_dout;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_cols_c_full_n;
  wire rgb2hsv_data_U_n_3;
  wire [23:0]rgb2hsv_data_dout;
  wire rgb2hsv_data_empty_n;
  wire rgb2hsv_data_full_n;
  wire [15:0]rgb2hsv_rows_c_dout;
  wire rgb2hsv_rows_c_empty_n;
  wire rgb2hsv_rows_c_full_n;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:1]sext_ln157_2_fu_521_p1;
  wire [8:0]sext_ln157_fu_472_p1;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire [23:0]src_TDATA;
  wire src_TREADY;
  wire src_TVALID;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg ;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;
  wire [3:1]NLW_p_reg_reg_i_64_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_64_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_65_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_65_O_UNCONNECTED;

  assign dst_TDATA[23] = \<const0> ;
  assign dst_TDATA[22] = \<const0> ;
  assign dst_TDATA[21] = \<const0> ;
  assign dst_TDATA[20] = \<const0> ;
  assign dst_TDATA[19] = \<const0> ;
  assign dst_TDATA[18] = \<const0> ;
  assign dst_TDATA[17] = \<const0> ;
  assign dst_TDATA[16] = \<const0> ;
  assign dst_TDATA[15] = \<const0> ;
  assign dst_TDATA[14] = \<const0> ;
  assign dst_TDATA[13] = \<const0> ;
  assign dst_TDATA[12] = \<const0> ;
  assign dst_TDATA[11] = \<const0> ;
  assign dst_TDATA[10] = \<const0> ;
  assign dst_TDATA[9] = \<const0> ;
  assign dst_TDATA[8] = \<const0> ;
  assign dst_TDATA[7] = \^dst_TDATA [0];
  assign dst_TDATA[6] = \^dst_TDATA [0];
  assign dst_TDATA[5] = \^dst_TDATA [0];
  assign dst_TDATA[4] = \^dst_TDATA [0];
  assign dst_TDATA[3] = \^dst_TDATA [0];
  assign dst_TDATA[2] = \^dst_TDATA [0];
  assign dst_TDATA[1] = \^dst_TDATA [0];
  assign dst_TDATA[0] = \^dst_TDATA [0];
  assign dst_TDEST[0] = \<const0> ;
  assign dst_TID[0] = \<const0> ;
  assign dst_TKEEP[2] = \<const0> ;
  assign dst_TKEEP[1] = \<const0> ;
  assign dst_TKEEP[0] = \<const0> ;
  assign dst_TSTRB[2] = \<const0> ;
  assign dst_TSTRB[1] = \<const0> ;
  assign dst_TSTRB[0] = \<const0> ;
  assign dst_TUSER[0] = \<const0> ;
  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63] = \<const0> ;
  assign m_axi_gmem0_AWADDR[62] = \<const0> ;
  assign m_axi_gmem0_AWADDR[61] = \<const0> ;
  assign m_axi_gmem0_AWADDR[60] = \<const0> ;
  assign m_axi_gmem0_AWADDR[59] = \<const0> ;
  assign m_axi_gmem0_AWADDR[58] = \<const0> ;
  assign m_axi_gmem0_AWADDR[57] = \<const0> ;
  assign m_axi_gmem0_AWADDR[56] = \<const0> ;
  assign m_axi_gmem0_AWADDR[55] = \<const0> ;
  assign m_axi_gmem0_AWADDR[54] = \<const0> ;
  assign m_axi_gmem0_AWADDR[53] = \<const0> ;
  assign m_axi_gmem0_AWADDR[52] = \<const0> ;
  assign m_axi_gmem0_AWADDR[51] = \<const0> ;
  assign m_axi_gmem0_AWADDR[50] = \<const0> ;
  assign m_axi_gmem0_AWADDR[49] = \<const0> ;
  assign m_axi_gmem0_AWADDR[48] = \<const0> ;
  assign m_axi_gmem0_AWADDR[47] = \<const0> ;
  assign m_axi_gmem0_AWADDR[46] = \<const0> ;
  assign m_axi_gmem0_AWADDR[45] = \<const0> ;
  assign m_axi_gmem0_AWADDR[44] = \<const0> ;
  assign m_axi_gmem0_AWADDR[43] = \<const0> ;
  assign m_axi_gmem0_AWADDR[42] = \<const0> ;
  assign m_axi_gmem0_AWADDR[41] = \<const0> ;
  assign m_axi_gmem0_AWADDR[40] = \<const0> ;
  assign m_axi_gmem0_AWADDR[39] = \<const0> ;
  assign m_axi_gmem0_AWADDR[38] = \<const0> ;
  assign m_axi_gmem0_AWADDR[37] = \<const0> ;
  assign m_axi_gmem0_AWADDR[36] = \<const0> ;
  assign m_axi_gmem0_AWADDR[35] = \<const0> ;
  assign m_axi_gmem0_AWADDR[34] = \<const0> ;
  assign m_axi_gmem0_AWADDR[33] = \<const0> ;
  assign m_axi_gmem0_AWADDR[32] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const0> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16 Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_4),
        .start_once_reg_reg_1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_5),
        .start_once_reg_reg_2(control_s_axi_U_n_5));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(imgHelper1_cols_c_U_n_13),
        .Q(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(imgHelper1_cols_c_U_n_14),
        .Q(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s axis2xfMat_24_9_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (src_TREADY),
        .CO(icmp_ln80_fu_161_p2),
        .D(imgInput_cols_c_dout),
        .E(shiftReg_ce),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[0]_0 (start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5),
        .\ap_CS_fsm_reg[2]_0 (axis2xfMat_24_9_2160_3840_1_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_reg_213_reg[23]_0 (axis2xfMat_24_9_2160_3840_1_U0_imgInput_435_din),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_ready(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .\i_reg_129_reg[0]_0 (start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6),
        .imgInput_cols_c12_full_n(imgInput_cols_c12_full_n),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .imgInput_rows_c11_full_n(imgInput_rows_c11_full_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .internal_full_n_reg(axis2xfMat_24_9_2160_3840_1_U0_n_11),
        .internal_full_n_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_12),
        .internal_full_n_reg_1(axis2xfMat_24_9_2160_3840_1_U0_n_15),
        .internal_full_n_reg_2(control_s_axi_U_n_3),
        .mOutPtr110_out(mOutPtr110_out),
        .\rows_reg_185_reg[31]_0 (imgInput_rows_c_dout),
        .src_TDATA(src_TDATA),
        .src_TVALID(src_TVALID),
        .start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .start_for_bgr2hsv_9_2160_3840_1_U0_full_n(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_0(start_once_reg),
        .start_once_reg_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s bgr2hsv_9_2160_3840_1_U0
       (.CO(bgr2hsv_9_2160_3840_1_U0_n_47),
        .D(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_436_din),
        .E(shiftReg_ce_1),
        .Q({bgr2hsv_9_2160_3840_1_U0_ap_ready,ap_CS_fsm_state1}),
        .add_ln157_1_fu_537_p2(add_ln157_1_fu_537_p2),
        .add_ln157_fu_488_p2(add_ln157_fu_488_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(bgr2hsv_9_2160_3840_1_U0_n_57),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bgr2hsv_9_2160_3840_1_U0_ap_idle(bgr2hsv_9_2160_3840_1_U0_ap_idle),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_imgInput_435_read(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read),
        .bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .imgInput_cols_c12_dout(imgInput_cols_c12_dout),
        .imgInput_cols_c12_empty_n(imgInput_cols_c12_empty_n),
        .imgInput_data_dout(imgInput_data_dout),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_rows_c11_dout(imgInput_rows_c11_dout),
        .imgInput_rows_c11_empty_n(imgInput_rows_c11_empty_n),
        .p_0_in(p_0_in),
        .p_reg_reg_i_26_0(p_reg_reg_i_64_n_4),
        .p_reg_reg_i_26_1(p_reg_reg_i_65_n_4),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n),
        .sext_ln157_fu_472_p1(sext_ln157_fu_472_p1[7:0]),
        .\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 (sext_ln157_2_fu_521_p1),
        .\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 (bgr2hsv_9_2160_3840_1_U0_n_55));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s colorthresholding_9_0_3_2160_3840_1_U0
       (.D(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARADDR),
        .E(\bus_read/rs_rreq/load_p2_4 ),
        .Q(gmem1_RVALID),
        .\SRL_SIG_reg[0][15] (rgb2hsv_cols_c_dout),
        .\SRL_SIG_reg[0][63] (low_thresh_c_dout),
        .\SRL_SIG_reg[0][63]_0 (high_thresh_c_dout),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_6 ),
        .\and_ln1348_5_reg_719_reg[0] (colorthresholding_9_0_3_2160_3840_1_U0_n_146),
        .\ap_CS_fsm_reg[3] (gmem0_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter2_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_6),
        .ap_enable_reg_pp0_iter3_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_4),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready(ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .bgr2hsv_9_2160_3840_1_U0_ap_idle(bgr2hsv_9_2160_3840_1_U0_ap_idle),
        .colorthresholding_9_0_3_2160_3840_1_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\gmem0_addr_2_reg_760_reg[63] (colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_ARADDR),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\high_th_2_2_fu_70_reg[7] (gmem1_RDATA),
        .high_thresh_c_empty_n(high_thresh_c_empty_n),
        .icmp_ln92_reg_705_pp0_iter1_reg(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg ),
        .\icmp_ln92_reg_705_reg[0] (colorthresholding_9_0_3_2160_3840_1_U0_n_11),
        .\icmp_ln92_reg_705_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_145),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .int_ap_idle_reg(control_s_axi_U_n_6),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_7),
        .int_ap_idle_reg_1(axis2xfMat_24_9_2160_3840_1_U0_n_15),
        .int_ap_ready_reg(imgHelper1_cols_c_U_n_15),
        .internal_empty_n_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_142),
        .internal_empty_n_reg_0(colorthresholding_9_0_3_2160_3840_1_U0_n_150),
        .internal_empty_n_reg_1(colorthresholding_9_0_3_2160_3840_1_U0_n_151),
        .\j_reg_238_reg[0] (gmem1_m_axi_U_n_70),
        .\low_th_2_2_fu_86_reg[7] (gmem0_RDATA),
        .low_thresh_c_empty_n(low_thresh_c_empty_n),
        .mOutPtr110_out(mOutPtr110_out_3),
        .mOutPtr110_out_0(mOutPtr110_out_2),
        .\mOutPtr_reg[0] (bgr2hsv_9_2160_3840_1_U0_n_57),
        .\mOutPtr_reg[0]_0 (rgb2hsv_data_U_n_3),
        .out(rgb2hsv_rows_c_dout),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .rgb2hsv_data_empty_n(rgb2hsv_data_empty_n),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .s_ready_t_reg(\bus_read/rs_rreq/load_p2 ),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ),
        .start_once_reg_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg(control_s_axi_U_n_3),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0(control_s_axi_U_n_5),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg(control_s_axi_U_n_6),
        .colorthresholding_9_0_3_2160_3840_1_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .cols(cols),
        .high_thresh(high_thresh),
        .interrupt(interrupt),
        .low_thresh(low_thresh),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(imgHelper1_cols_c_U_n_4),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi gmem0_m_axi_U
       (.D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .E(\bus_read/rs_rreq/load_p2_4 ),
        .Q(gmem0_RVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem0_ARLEN ),
        .\data_p1_reg[7] (gmem0_RDATA),
        .\data_p2_reg[63] (colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_ARADDR),
        .full_n_reg(m_axi_gmem0_RREADY),
        .gmem0_ARREADY(gmem0_ARREADY),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi gmem1_m_axi_U
       (.D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q(gmem1_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem1_ARLEN ),
        .\data_p1_reg[7] (gmem1_RDATA),
        .\data_p2_reg[63] (colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARADDR),
        .full_n_reg(m_axi_gmem1_RREADY),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\j_reg_238_reg[0] (gmem0_RVALID),
        .\j_reg_238_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_4),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\state_reg[0] (gmem1_m_axi_U_n_70));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S high_thresh_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_thresh_c_empty_n(high_thresh_c_empty_n),
        .high_thresh_c_full_n(high_thresh_c_full_n),
        .in(high_thresh),
        .\mOutPtr_reg[0]_0 (imgHelper1_cols_c_U_n_4),
        .\mOutPtr_reg[2]_0 (imgHelper1_cols_c_U_n_12),
        .out(high_thresh_c_dout),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S imgHelper1_cols_c_U
       (.E(imgHelper1_cols_c_U_n_3),
        .Q(ap_CS_fsm_state1_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(imgHelper1_cols_c_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready(ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg(imgHelper1_cols_c_U_n_13),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0(imgHelper1_cols_c_U_n_15),
        .high_thresh_c_full_n(high_thresh_c_full_n),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .imgHelper1_rows_c_full_n(imgHelper1_rows_c_full_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .in(cols),
        .internal_full_n_reg_0(imgHelper1_cols_c_U_n_4),
        .internal_full_n_reg_1(imgHelper1_cols_c_U_n_7),
        .internal_full_n_reg_2(imgHelper1_cols_c_U_n_8),
        .internal_full_n_reg_3(imgHelper1_cols_c_U_n_9),
        .internal_full_n_reg_4(imgHelper1_cols_c_U_n_10),
        .internal_full_n_reg_5(imgHelper1_cols_c_U_n_11),
        .internal_full_n_reg_6(imgHelper1_cols_c_U_n_12),
        .low_thresh_c_full_n(low_thresh_c_full_n),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[3]_0 (control_s_axi_U_n_3),
        .out(imgHelper1_cols_c_dout),
        .rgb2hsv_cols_c_full_n(rgb2hsv_cols_c_full_n),
        .rgb2hsv_rows_c_full_n(rgb2hsv_rows_c_full_n),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_img_cols_read(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x imgHelper1_data_U
       (.\SRL_SIG_reg[0][7] (colorthresholding_9_0_3_2160_3840_1_U0_n_146),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[1][0] (colorthresholding_9_0_3_2160_3840_1_U0_n_6),
        .\SRL_SIG_reg[1][0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln92_reg_705_pp0_iter1_reg(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg ),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .internal_full_n_reg_0(colorthresholding_9_0_3_2160_3840_1_U0_n_151),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_145),
        .xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0 imgHelper1_rows_c_U
       (.E(imgHelper1_cols_c_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .imgHelper1_rows_c_full_n(imgHelper1_rows_c_full_n),
        .in(rows),
        .internal_full_n_reg_0(imgHelper1_cols_c_U_n_4),
        .mOutPtr110_out(mOutPtr110_out_5),
        .out(imgHelper1_rows_c_dout),
        .xfMat2axis_24_0_2160_3840_1_U0_img_cols_read(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S imgInput_cols_c12_U
       (.D(imgInput_cols_c_dout),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .imgInput_cols_c12_dout(imgInput_cols_c12_dout),
        .imgInput_cols_c12_empty_n(imgInput_cols_c12_empty_n),
        .imgInput_cols_c12_full_n(imgInput_cols_c12_full_n),
        .imgInput_rows_c11_empty_n(imgInput_rows_c11_empty_n),
        .internal_empty_n_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 imgInput_cols_c_U
       (.D(imgInput_cols_c_dout),
        .\SRL_SIG_reg[1][0] (imgHelper1_cols_c_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .if_din(cols),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .internal_empty_n_reg_0(imgHelper1_cols_c_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S imgInput_data_U
       (.D(axis2xfMat_24_9_2160_3840_1_U0_imgInput_435_din),
        .E(shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bgr2hsv_9_2160_3840_1_U0_imgInput_435_read(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read),
        .imgInput_data_dout(imgInput_data_dout),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .\mOutPtr_reg[0]_0 (axis2xfMat_24_9_2160_3840_1_U0_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 imgInput_rows_c11_U
       (.D(imgInput_rows_c_dout),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .imgInput_cols_c12_empty_n(imgInput_cols_c12_empty_n),
        .imgInput_rows_c11_dout(imgInput_rows_c11_dout),
        .imgInput_rows_c11_empty_n(imgInput_rows_c11_empty_n),
        .imgInput_rows_c11_full_n(imgInput_rows_c11_full_n),
        .internal_empty_n_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3 imgInput_rows_c_U
       (.D(imgInput_rows_c_dout),
        .\SRL_SIG_reg[1][0] (imgHelper1_cols_c_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .if_din(rows),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .internal_empty_n_reg_0(imgHelper1_cols_c_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4 low_thresh_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(low_thresh),
        .low_thresh_c_empty_n(low_thresh_c_empty_n),
        .low_thresh_c_full_n(low_thresh_c_full_n),
        .\mOutPtr_reg[0]_0 (imgHelper1_cols_c_U_n_4),
        .\mOutPtr_reg[2]_0 (imgHelper1_cols_c_U_n_9),
        .out(low_thresh_c_dout),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ));
  CARRY4 p_reg_reg_i_64
       (.CI(p_reg_reg_i_68_n_3),
        .CO({NLW_p_reg_reg_i_64_CO_UNCONNECTED[3],p_reg_reg_i_64_n_4,NLW_p_reg_reg_i_64_CO_UNCONNECTED[1],p_reg_reg_i_64_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bgr2hsv_9_2160_3840_1_U0_n_47,p_0_in[9]}),
        .O({NLW_p_reg_reg_i_64_O_UNCONNECTED[3:2],add_ln157_fu_488_p2[9:8]}),
        .S({1'b0,1'b1,sext_ln157_fu_472_p1[8],p_reg_reg_i_73_n_3}));
  CARRY4 p_reg_reg_i_65
       (.CI(p_reg_reg_i_66_n_3),
        .CO({NLW_p_reg_reg_i_65_CO_UNCONNECTED[3],p_reg_reg_i_65_n_4,NLW_p_reg_reg_i_65_CO_UNCONNECTED[1],p_reg_reg_i_65_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_in[9],bgr2hsv_9_2160_3840_1_U0_n_55}),
        .O({NLW_p_reg_reg_i_65_O_UNCONNECTED[3:2],add_ln157_1_fu_537_p2[10:9]}),
        .S({1'b0,1'b1,p_reg_reg_i_75_n_3,p_reg_reg_i_76_n_3}));
  CARRY4 p_reg_reg_i_66
       (.CI(p_reg_reg_i_67_n_3),
        .CO({p_reg_reg_i_66_n_3,p_reg_reg_i_66_n_4,p_reg_reg_i_66_n_5,p_reg_reg_i_66_n_6}),
        .CYINIT(1'b0),
        .DI(p_0_in[8:5]),
        .O(add_ln157_1_fu_537_p2[8:5]),
        .S({p_reg_reg_i_77_n_3,p_reg_reg_i_78_n_3,p_reg_reg_i_79_n_3,p_reg_reg_i_80_n_3}));
  CARRY4 p_reg_reg_i_67
       (.CI(1'b0),
        .CO({p_reg_reg_i_67_n_3,p_reg_reg_i_67_n_4,p_reg_reg_i_67_n_5,p_reg_reg_i_67_n_6}),
        .CYINIT(1'b0),
        .DI({p_0_in[4:2],1'b0}),
        .O(add_ln157_1_fu_537_p2[4:1]),
        .S({p_reg_reg_i_81_n_3,p_reg_reg_i_82_n_3,p_reg_reg_i_83_n_3,sext_ln157_2_fu_521_p1[1]}));
  CARRY4 p_reg_reg_i_68
       (.CI(p_reg_reg_i_70_n_3),
        .CO({p_reg_reg_i_68_n_3,p_reg_reg_i_68_n_4,p_reg_reg_i_68_n_5,p_reg_reg_i_68_n_6}),
        .CYINIT(1'b0),
        .DI(p_0_in[8:5]),
        .O(add_ln157_fu_488_p2[7:4]),
        .S({p_reg_reg_i_84_n_3,p_reg_reg_i_85_n_3,p_reg_reg_i_86_n_3,p_reg_reg_i_87_n_3}));
  CARRY4 p_reg_reg_i_70
       (.CI(1'b0),
        .CO({p_reg_reg_i_70_n_3,p_reg_reg_i_70_n_4,p_reg_reg_i_70_n_5,p_reg_reg_i_70_n_6}),
        .CYINIT(1'b0),
        .DI({p_0_in[4:2],1'b0}),
        .O(add_ln157_fu_488_p2[3:0]),
        .S({p_reg_reg_i_92_n_3,p_reg_reg_i_93_n_3,p_reg_reg_i_94_n_3,sext_ln157_fu_472_p1[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_72
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_47),
        .O(sext_ln157_fu_472_p1[8]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_73
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_47),
        .I1(p_0_in[9]),
        .O(p_reg_reg_i_73_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_75
       (.I0(p_0_in[9]),
        .O(p_reg_reg_i_75_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_76
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_55),
        .I1(p_0_in[9]),
        .O(p_reg_reg_i_76_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_77
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_55),
        .I1(p_0_in[8]),
        .O(p_reg_reg_i_77_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_78
       (.I0(p_0_in[7]),
        .I1(sext_ln157_2_fu_521_p1[7]),
        .O(p_reg_reg_i_78_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_79
       (.I0(p_0_in[6]),
        .I1(sext_ln157_2_fu_521_p1[6]),
        .O(p_reg_reg_i_79_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_80
       (.I0(p_0_in[5]),
        .I1(sext_ln157_2_fu_521_p1[5]),
        .O(p_reg_reg_i_80_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_81
       (.I0(p_0_in[4]),
        .I1(sext_ln157_2_fu_521_p1[4]),
        .O(p_reg_reg_i_81_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_82
       (.I0(p_0_in[3]),
        .I1(sext_ln157_2_fu_521_p1[3]),
        .O(p_reg_reg_i_82_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_83
       (.I0(p_0_in[2]),
        .I1(sext_ln157_2_fu_521_p1[2]),
        .O(p_reg_reg_i_83_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_84
       (.I0(p_0_in[8]),
        .I1(sext_ln157_fu_472_p1[7]),
        .O(p_reg_reg_i_84_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_85
       (.I0(p_0_in[7]),
        .I1(sext_ln157_fu_472_p1[6]),
        .O(p_reg_reg_i_85_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_86
       (.I0(p_0_in[6]),
        .I1(sext_ln157_fu_472_p1[5]),
        .O(p_reg_reg_i_86_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_87
       (.I0(p_0_in[5]),
        .I1(sext_ln157_fu_472_p1[4]),
        .O(p_reg_reg_i_87_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_92
       (.I0(p_0_in[4]),
        .I1(sext_ln157_fu_472_p1[3]),
        .O(p_reg_reg_i_92_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_93
       (.I0(p_0_in[3]),
        .I1(sext_ln157_fu_472_p1[2]),
        .O(p_reg_reg_i_93_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_94
       (.I0(p_0_in[2]),
        .I1(sext_ln157_fu_472_p1[1]),
        .O(p_reg_reg_i_94_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S rgb2hsv_cols_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols[15:0]),
        .\mOutPtr_reg[0]_0 (imgHelper1_cols_c_U_n_4),
        .\mOutPtr_reg[2]_0 (imgHelper1_cols_c_U_n_11),
        .out(rgb2hsv_cols_c_dout),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_cols_c_full_n(rgb2hsv_cols_c_full_n),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5 rgb2hsv_data_U
       (.D(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_436_din),
        .E(shiftReg_ce_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0]_0 (rgb2hsv_data_U_n_3),
        .\mOutPtr_reg[0]_1 (colorthresholding_9_0_3_2160_3840_1_U0_n_142),
        .\mOutPtr_reg[1]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_150),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .rgb2hsv_data_empty_n(rgb2hsv_data_empty_n),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6 rgb2hsv_rows_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows[15:0]),
        .\mOutPtr_reg[0]_0 (imgHelper1_cols_c_U_n_4),
        .\mOutPtr_reg[2]_0 (imgHelper1_cols_c_U_n_10),
        .out(rgb2hsv_rows_c_dout),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .rgb2hsv_rows_c_full_n(rgb2hsv_rows_c_full_n),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 start_for_axis2xfMat_24_9_2160_3840_1_U0_U
       (.CO(icmp_ln80_fu_161_p2),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_ready(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_3),
        .\mOutPtr_reg[1]_0 (Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_5),
        .start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 start_for_bgr2hsv_9_2160_3840_1_U0_U
       (.Q(bgr2hsv_9_2160_3840_1_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .imgInput_cols_c12_full_n(imgInput_cols_c12_full_n),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_rows_c11_full_n(imgInput_rows_c11_full_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5),
        .internal_full_n_reg_0(start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6),
        .\mOutPtr_reg[1]_0 (axis2xfMat_24_9_2160_3840_1_U0_n_14),
        .start_for_bgr2hsv_9_2160_3840_1_U0_full_n(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0 start_for_xfMat2axis_24_0_2160_3840_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_4),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_3),
        .start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s xfMat2axis_24_0_2160_3840_1_U0
       (.\B_V_data_1_state_reg[0] (dst_TVALID),
        .D(imgHelper1_cols_c_dout),
        .Q(ap_CS_fsm_state1_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_TDATA(\^dst_TDATA ),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .\rows_reg_210_reg[31]_0 (imgHelper1_rows_c_dout),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .xfMat2axis_24_0_2160_3840_1_U0_img_cols_read(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16
   (start_once_reg,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_rst_n_inv,
    start_once_reg_reg_2,
    ap_clk,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
    ap_start,
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n);
  output start_once_reg;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  input ap_rst_n_inv;
  input start_once_reg_reg_2;
  input ap_clk;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  input ap_start;
  input start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  input start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    internal_full_n_i_3__4
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I4(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I4(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .O(start_once_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1
   (P,
    S,
    p_reg_reg,
    grp_fu_632_ce,
    ap_clk,
    B,
    icmp_ln128_reg_673_pp0_iter5_reg,
    ap_block_pp0_stage0_11001,
    vr_reg_772,
    CO,
    p_reg_reg_0,
    add_ln157_2_fu_553_p2,
    ret_14_fu_445_p20_out);
  output [6:0]P;
  output [2:0]S;
  output [0:0]p_reg_reg;
  input grp_fu_632_ce;
  input ap_clk;
  input [16:0]B;
  input icmp_ln128_reg_673_pp0_iter5_reg;
  input ap_block_pp0_stage0_11001;
  input vr_reg_772;
  input [0:0]CO;
  input [0:0]p_reg_reg_0;
  input [11:0]add_ln157_2_fu_553_p2;
  input [7:0]ret_14_fu_445_p20_out;

  wire [16:0]B;
  wire [0:0]CO;
  wire [6:0]P;
  wire [2:0]S;
  wire [11:0]add_ln157_2_fu_553_p2;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grp_fu_632_ce;
  wire icmp_ln128_reg_673_pp0_iter5_reg;
  wire [0:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [7:0]ret_14_fu_445_p20_out;
  wire vr_reg_772;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1 colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1_U
       (.B(B),
        .CO(CO),
        .P(P),
        .S(S),
        .add_ln157_2_fu_553_p2(add_ln157_2_fu_553_p2),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_632_ce(grp_fu_632_ce),
        .icmp_ln128_reg_673_pp0_iter5_reg(icmp_ln128_reg_673_pp0_iter5_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ret_14_fu_445_p20_out(ret_14_fu_445_p20_out),
        .vr_reg_772(vr_reg_772));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1
   (P,
    S,
    p_reg_reg_0,
    grp_fu_632_ce,
    ap_clk,
    B,
    icmp_ln128_reg_673_pp0_iter5_reg,
    ap_block_pp0_stage0_11001,
    vr_reg_772,
    CO,
    p_reg_reg_1,
    add_ln157_2_fu_553_p2,
    ret_14_fu_445_p20_out);
  output [6:0]P;
  output [2:0]S;
  output [0:0]p_reg_reg_0;
  input grp_fu_632_ce;
  input ap_clk;
  input [16:0]B;
  input icmp_ln128_reg_673_pp0_iter5_reg;
  input ap_block_pp0_stage0_11001;
  input vr_reg_772;
  input [0:0]CO;
  input [0:0]p_reg_reg_1;
  input [11:0]add_ln157_2_fu_553_p2;
  input [7:0]ret_14_fu_445_p20_out;

  wire [16:0]B;
  wire [0:0]CO;
  wire [6:0]P;
  wire [2:0]S;
  wire [11:0]add_ln157_2_fu_553_p2;
  wire [11:0]and_ln157_2_fu_559_p2;
  wire and_ln157_2_reg_8040;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grp_fu_632_ce;
  wire icmp_ln128_reg_673_pp0_iter5_reg;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_i_16__0_n_3;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]ret_14_fu_445_p20_out;
  wire [7:0]ret_8_fu_449_p2;
  wire [7:6]trunc_ln159_1_fu_600_p4;
  wire vr_reg_772;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][4]_i_3 
       (.I0(P[4]),
        .I1(P[6]),
        .O(p_reg_reg_0));
  LUT3 #(
    .INIT(8'h4B)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(P[6]),
        .I1(trunc_ln159_1_fu_600_p4[6]),
        .I2(trunc_ln159_1_fu_600_p4[7]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(P[5]),
        .I1(trunc_ln159_1_fu_600_p4[6]),
        .I2(P[6]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(P[4]),
        .I1(P[5]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,ret_8_fu_449_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(and_ln157_2_reg_8040),
        .CEAD(grp_fu_632_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_632_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(and_ln157_2_reg_8040),
        .CEINMODE(1'b0),
        .CEM(grp_fu_632_ce),
        .CEP(grp_fu_632_ce),
        .CLK(ap_clk),
        .D({p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,and_ln157_2_fu_559_p2}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],P[6],p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,trunc_ln159_1_fu_600_p4,P[5:0],p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_1
       (.I0(icmp_ln128_reg_673_pp0_iter5_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(and_ln157_2_reg_8040));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_10
       (.I0(add_ln157_2_fu_553_p2[5]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_11
       (.I0(add_ln157_2_fu_553_p2[4]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_12
       (.I0(add_ln157_2_fu_553_p2[3]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_13
       (.I0(add_ln157_2_fu_553_p2[2]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[2]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_14
       (.I0(add_ln157_2_fu_553_p2[1]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_15
       (.I0(add_ln157_2_fu_553_p2[0]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_16__0
       (.I0(vr_reg_772),
        .I1(p_reg_reg_1),
        .O(p_reg_reg_i_16__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_17
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[7]),
        .O(ret_8_fu_449_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_18
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[6]),
        .O(ret_8_fu_449_p2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_19
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[5]),
        .O(ret_8_fu_449_p2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_20
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[4]),
        .O(ret_8_fu_449_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_21
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[3]),
        .O(ret_8_fu_449_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_22
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[2]),
        .O(ret_8_fu_449_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_23
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[1]),
        .O(ret_8_fu_449_p2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_24
       (.I0(vr_reg_772),
        .I1(ret_14_fu_445_p20_out[0]),
        .O(ret_8_fu_449_p2[0]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_3__1
       (.I0(vr_reg_772),
        .I1(CO),
        .O(p_reg_reg_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4
       (.I0(add_ln157_2_fu_553_p2[11]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[11]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5
       (.I0(add_ln157_2_fu_553_p2[10]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[10]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6
       (.I0(add_ln157_2_fu_553_p2[9]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7
       (.I0(add_ln157_2_fu_553_p2[8]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8
       (.I0(add_ln157_2_fu_553_p2[7]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[7]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_9
       (.I0(add_ln157_2_fu_553_p2[6]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Q,
    CO,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
    E,
    \ap_CS_fsm_reg[2]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr110_out,
    start_once_reg_reg_0,
    internal_full_n_reg_1,
    \axi_data_V_reg_213_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    src_TVALID,
    imgInput_data_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    imgInput_rows_c_empty_n,
    imgInput_rows_c11_full_n,
    imgInput_cols_c12_full_n,
    imgInput_cols_c_empty_n,
    \i_reg_129_reg[0]_0 ,
    axis2xfMat_24_9_2160_3840_1_U0_ap_start,
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
    start_once_reg_0,
    internal_full_n_reg_2,
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
    D,
    \rows_reg_185_reg[31]_0 ,
    src_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [0:0]Q;
  output [0:0]CO;
  output axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  output axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  output [0:0]E;
  output \ap_CS_fsm_reg[2]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output mOutPtr110_out;
  output start_once_reg_reg_0;
  output internal_full_n_reg_1;
  output [23:0]\axi_data_V_reg_213_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input src_TVALID;
  input imgInput_data_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input imgInput_rows_c_empty_n;
  input imgInput_rows_c11_full_n;
  input imgInput_cols_c12_full_n;
  input imgInput_cols_c_empty_n;
  input \i_reg_129_reg[0]_0 ;
  input axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  input start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  input start_once_reg_0;
  input internal_full_n_reg_2;
  input start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  input [31:0]D;
  input [31:0]\rows_reg_185_reg[31]_0 ;
  input [23:0]src_TDATA;

  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_10_n_3 ;
  wire \ap_CS_fsm[2]_i_11_n_3 ;
  wire \ap_CS_fsm[2]_i_13_n_3 ;
  wire \ap_CS_fsm[2]_i_14_n_3 ;
  wire \ap_CS_fsm[2]_i_15_n_3 ;
  wire \ap_CS_fsm[2]_i_16_n_3 ;
  wire \ap_CS_fsm[2]_i_17_n_3 ;
  wire \ap_CS_fsm[2]_i_18_n_3 ;
  wire \ap_CS_fsm[2]_i_19_n_3 ;
  wire \ap_CS_fsm[2]_i_20_n_3 ;
  wire \ap_CS_fsm[2]_i_22_n_3 ;
  wire \ap_CS_fsm[2]_i_23_n_3 ;
  wire \ap_CS_fsm[2]_i_24_n_3 ;
  wire \ap_CS_fsm[2]_i_25_n_3 ;
  wire \ap_CS_fsm[2]_i_26_n_3 ;
  wire \ap_CS_fsm[2]_i_27_n_3 ;
  wire \ap_CS_fsm[2]_i_28_n_3 ;
  wire \ap_CS_fsm[2]_i_29_n_3 ;
  wire \ap_CS_fsm[2]_i_30_n_3 ;
  wire \ap_CS_fsm[2]_i_31_n_3 ;
  wire \ap_CS_fsm[2]_i_32_n_3 ;
  wire \ap_CS_fsm[2]_i_33_n_3 ;
  wire \ap_CS_fsm[2]_i_34_n_3 ;
  wire \ap_CS_fsm[2]_i_35_n_3 ;
  wire \ap_CS_fsm[2]_i_36_n_3 ;
  wire \ap_CS_fsm[2]_i_37_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[2]_i_7_n_3 ;
  wire \ap_CS_fsm[2]_i_8_n_3 ;
  wire \ap_CS_fsm[2]_i_9_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_2130;
  wire [23:0]\axi_data_V_reg_213_reg[23]_0 ;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]cols_reg_190;
  wire [11:0]i_2_fu_151_p2;
  wire [11:0]i_2_reg_195;
  wire \i_2_reg_195_reg[11]_i_1_n_5 ;
  wire \i_2_reg_195_reg[11]_i_1_n_6 ;
  wire \i_2_reg_195_reg[4]_i_1_n_3 ;
  wire \i_2_reg_195_reg[4]_i_1_n_4 ;
  wire \i_2_reg_195_reg[4]_i_1_n_5 ;
  wire \i_2_reg_195_reg[4]_i_1_n_6 ;
  wire \i_2_reg_195_reg[8]_i_1_n_3 ;
  wire \i_2_reg_195_reg[8]_i_1_n_4 ;
  wire \i_2_reg_195_reg[8]_i_1_n_5 ;
  wire \i_2_reg_195_reg[8]_i_1_n_6 ;
  wire [11:0]i_reg_129;
  wire \i_reg_129_reg[0]_0 ;
  wire icmp_ln82_reg_209;
  wire imgInput_cols_c12_full_n;
  wire imgInput_cols_c_empty_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c11_full_n;
  wire imgInput_rows_c_empty_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire j_reg_140;
  wire \j_reg_140[0]_i_4_n_3 ;
  wire [11:0]j_reg_140_reg;
  wire \j_reg_140_reg[0]_i_3_n_10 ;
  wire \j_reg_140_reg[0]_i_3_n_3 ;
  wire \j_reg_140_reg[0]_i_3_n_4 ;
  wire \j_reg_140_reg[0]_i_3_n_5 ;
  wire \j_reg_140_reg[0]_i_3_n_6 ;
  wire \j_reg_140_reg[0]_i_3_n_7 ;
  wire \j_reg_140_reg[0]_i_3_n_8 ;
  wire \j_reg_140_reg[0]_i_3_n_9 ;
  wire \j_reg_140_reg[4]_i_1_n_10 ;
  wire \j_reg_140_reg[4]_i_1_n_3 ;
  wire \j_reg_140_reg[4]_i_1_n_4 ;
  wire \j_reg_140_reg[4]_i_1_n_5 ;
  wire \j_reg_140_reg[4]_i_1_n_6 ;
  wire \j_reg_140_reg[4]_i_1_n_7 ;
  wire \j_reg_140_reg[4]_i_1_n_8 ;
  wire \j_reg_140_reg[4]_i_1_n_9 ;
  wire \j_reg_140_reg[8]_i_1_n_10 ;
  wire \j_reg_140_reg[8]_i_1_n_4 ;
  wire \j_reg_140_reg[8]_i_1_n_5 ;
  wire \j_reg_140_reg[8]_i_1_n_6 ;
  wire \j_reg_140_reg[8]_i_1_n_7 ;
  wire \j_reg_140_reg[8]_i_1_n_8 ;
  wire \j_reg_140_reg[8]_i_1_n_9 ;
  wire mOutPtr110_out;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire [31:0]rows_reg_185;
  wire [31:0]\rows_reg_185_reg[31]_0 ;
  wire [23:0]src_TDATA;
  wire [23:0]src_TDATA_int_regslice;
  wire src_TVALID;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_i_1__0_n_3;
  wire start_once_reg_reg_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(rows_reg_185[26]),
        .I1(rows_reg_185[27]),
        .O(\ap_CS_fsm[2]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(rows_reg_185[24]),
        .I1(rows_reg_185[25]),
        .O(\ap_CS_fsm[2]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(rows_reg_185[23]),
        .I1(rows_reg_185[22]),
        .O(\ap_CS_fsm[2]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(rows_reg_185[21]),
        .I1(rows_reg_185[20]),
        .O(\ap_CS_fsm[2]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(rows_reg_185[19]),
        .I1(rows_reg_185[18]),
        .O(\ap_CS_fsm[2]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(rows_reg_185[17]),
        .I1(rows_reg_185[16]),
        .O(\ap_CS_fsm[2]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(rows_reg_185[22]),
        .I1(rows_reg_185[23]),
        .O(\ap_CS_fsm[2]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(rows_reg_185[20]),
        .I1(rows_reg_185[21]),
        .O(\ap_CS_fsm[2]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(rows_reg_185[18]),
        .I1(rows_reg_185[19]),
        .O(\ap_CS_fsm[2]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(rows_reg_185[16]),
        .I1(rows_reg_185[17]),
        .O(\ap_CS_fsm[2]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(rows_reg_185[15]),
        .I1(rows_reg_185[14]),
        .O(\ap_CS_fsm[2]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(rows_reg_185[13]),
        .I1(rows_reg_185[12]),
        .O(\ap_CS_fsm[2]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(rows_reg_185[11]),
        .I1(i_reg_129[11]),
        .I2(rows_reg_185[10]),
        .I3(i_reg_129[10]),
        .O(\ap_CS_fsm[2]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(rows_reg_185[9]),
        .I1(i_reg_129[9]),
        .I2(rows_reg_185[8]),
        .I3(i_reg_129[8]),
        .O(\ap_CS_fsm[2]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(rows_reg_185[14]),
        .I1(rows_reg_185[15]),
        .O(\ap_CS_fsm[2]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(rows_reg_185[12]),
        .I1(rows_reg_185[13]),
        .O(\ap_CS_fsm[2]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(i_reg_129[11]),
        .I1(rows_reg_185[11]),
        .I2(i_reg_129[10]),
        .I3(rows_reg_185[10]),
        .O(\ap_CS_fsm[2]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(i_reg_129[9]),
        .I1(rows_reg_185[9]),
        .I2(i_reg_129[8]),
        .I3(rows_reg_185[8]),
        .O(\ap_CS_fsm[2]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(rows_reg_185[7]),
        .I1(i_reg_129[7]),
        .I2(rows_reg_185[6]),
        .I3(i_reg_129[6]),
        .O(\ap_CS_fsm[2]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(rows_reg_185[5]),
        .I1(i_reg_129[5]),
        .I2(rows_reg_185[4]),
        .I3(i_reg_129[4]),
        .O(\ap_CS_fsm[2]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(rows_reg_185[3]),
        .I1(i_reg_129[3]),
        .I2(rows_reg_185[2]),
        .I3(i_reg_129[2]),
        .O(\ap_CS_fsm[2]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(rows_reg_185[1]),
        .I1(i_reg_129[1]),
        .I2(rows_reg_185[0]),
        .I3(i_reg_129[0]),
        .O(\ap_CS_fsm[2]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(i_reg_129[7]),
        .I1(rows_reg_185[7]),
        .I2(i_reg_129[6]),
        .I3(rows_reg_185[6]),
        .O(\ap_CS_fsm[2]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(i_reg_129[5]),
        .I1(rows_reg_185[5]),
        .I2(i_reg_129[4]),
        .I3(rows_reg_185[4]),
        .O(\ap_CS_fsm[2]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(i_reg_129[3]),
        .I1(rows_reg_185[3]),
        .I2(i_reg_129[2]),
        .I3(rows_reg_185[2]),
        .O(\ap_CS_fsm[2]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(i_reg_129[1]),
        .I1(rows_reg_185[1]),
        .I2(i_reg_129[0]),
        .I3(rows_reg_185[0]),
        .O(\ap_CS_fsm[2]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(rows_reg_185[30]),
        .I1(rows_reg_185[31]),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(rows_reg_185[29]),
        .I1(rows_reg_185[28]),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(rows_reg_185[27]),
        .I1(rows_reg_185[26]),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(rows_reg_185[25]),
        .I1(rows_reg_185[24]),
        .O(\ap_CS_fsm[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(rows_reg_185[30]),
        .I1(rows_reg_185[31]),
        .O(\ap_CS_fsm[2]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(rows_reg_185[28]),
        .I1(rows_reg_185[29]),
        .O(\ap_CS_fsm[2]_i_9_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_12 
       (.CI(\ap_CS_fsm_reg[2]_i_21_n_3 ),
        .CO({\ap_CS_fsm_reg[2]_i_12_n_3 ,\ap_CS_fsm_reg[2]_i_12_n_4 ,\ap_CS_fsm_reg[2]_i_12_n_5 ,\ap_CS_fsm_reg[2]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22_n_3 ,\ap_CS_fsm[2]_i_23_n_3 ,\ap_CS_fsm[2]_i_24_n_3 ,\ap_CS_fsm[2]_i_25_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26_n_3 ,\ap_CS_fsm[2]_i_27_n_3 ,\ap_CS_fsm[2]_i_28_n_3 ,\ap_CS_fsm[2]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_3 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_4 ,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4_n_3 ,\ap_CS_fsm[2]_i_5_n_3 ,\ap_CS_fsm[2]_i_6_n_3 ,\ap_CS_fsm[2]_i_7_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_3 ,\ap_CS_fsm[2]_i_9_n_3 ,\ap_CS_fsm[2]_i_10_n_3 ,\ap_CS_fsm[2]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21_n_3 ,\ap_CS_fsm_reg[2]_i_21_n_4 ,\ap_CS_fsm_reg[2]_i_21_n_5 ,\ap_CS_fsm_reg[2]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30_n_3 ,\ap_CS_fsm[2]_i_31_n_3 ,\ap_CS_fsm[2]_i_32_n_3 ,\ap_CS_fsm[2]_i_33_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34_n_3 ,\ap_CS_fsm[2]_i_35_n_3 ,\ap_CS_fsm[2]_i_36_n_3 ,\ap_CS_fsm[2]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_12_n_3 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_3 ,\ap_CS_fsm_reg[2]_i_3_n_4 ,\ap_CS_fsm_reg[2]_i_3_n_5 ,\ap_CS_fsm_reg[2]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_3 ,\ap_CS_fsm[2]_i_14_n_3 ,\ap_CS_fsm[2]_i_15_n_3 ,\ap_CS_fsm[2]_i_16_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_3 ,\ap_CS_fsm[2]_i_18_n_3 ,\ap_CS_fsm[2]_i_19_n_3 ,\ap_CS_fsm[2]_i_20_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(CO),
        .I1(Q),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[0]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[10]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[11]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[12]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[13]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[14]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[15]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[16]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[17]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[18]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[19]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[1]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[20]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[21]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[22]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[23]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[2]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[3]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[4]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[5]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[6]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[7]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[8]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[9]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(cols_reg_190[0]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[10]),
        .Q(cols_reg_190[10]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[11]),
        .Q(cols_reg_190[11]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[12]),
        .Q(cols_reg_190[12]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[13]),
        .Q(cols_reg_190[13]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[14]),
        .Q(cols_reg_190[14]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[15]),
        .Q(cols_reg_190[15]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[16]),
        .Q(cols_reg_190[16]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[17]),
        .Q(cols_reg_190[17]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[18]),
        .Q(cols_reg_190[18]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[19]),
        .Q(cols_reg_190[19]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(cols_reg_190[1]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[20]),
        .Q(cols_reg_190[20]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[21]),
        .Q(cols_reg_190[21]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[22]),
        .Q(cols_reg_190[22]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[23]),
        .Q(cols_reg_190[23]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[24]),
        .Q(cols_reg_190[24]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[25]),
        .Q(cols_reg_190[25]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[26]),
        .Q(cols_reg_190[26]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[27]),
        .Q(cols_reg_190[27]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[28]),
        .Q(cols_reg_190[28]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[29]),
        .Q(cols_reg_190[29]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(cols_reg_190[2]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[30]),
        .Q(cols_reg_190[30]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[31]),
        .Q(cols_reg_190[31]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(cols_reg_190[3]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(cols_reg_190[4]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(cols_reg_190[5]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(cols_reg_190[6]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(cols_reg_190[7]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(cols_reg_190[8]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(cols_reg_190[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_195[0]_i_1 
       (.I0(i_reg_129[0]),
        .O(i_2_fu_151_p2[0]));
  FDRE \i_2_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[0]),
        .Q(i_2_reg_195[0]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[10]),
        .Q(i_2_reg_195[10]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[11]),
        .Q(i_2_reg_195[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_195_reg[11]_i_1 
       (.CI(\i_2_reg_195_reg[8]_i_1_n_3 ),
        .CO({\NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_195_reg[11]_i_1_n_5 ,\i_2_reg_195_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED [3],i_2_fu_151_p2[11:9]}),
        .S({1'b0,i_reg_129[11:9]}));
  FDRE \i_2_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[1]),
        .Q(i_2_reg_195[1]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[2]),
        .Q(i_2_reg_195[2]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[3]),
        .Q(i_2_reg_195[3]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[4]),
        .Q(i_2_reg_195[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_195_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_2_reg_195_reg[4]_i_1_n_3 ,\i_2_reg_195_reg[4]_i_1_n_4 ,\i_2_reg_195_reg[4]_i_1_n_5 ,\i_2_reg_195_reg[4]_i_1_n_6 }),
        .CYINIT(i_reg_129[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_151_p2[4:1]),
        .S(i_reg_129[4:1]));
  FDRE \i_2_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[5]),
        .Q(i_2_reg_195[5]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[6]),
        .Q(i_2_reg_195[6]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[7]),
        .Q(i_2_reg_195[7]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[8]),
        .Q(i_2_reg_195[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_195_reg[8]_i_1 
       (.CI(\i_2_reg_195_reg[4]_i_1_n_3 ),
        .CO({\i_2_reg_195_reg[8]_i_1_n_3 ,\i_2_reg_195_reg[8]_i_1_n_4 ,\i_2_reg_195_reg[8]_i_1_n_5 ,\i_2_reg_195_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_151_p2[8:5]),
        .S(i_reg_129[8:5]));
  FDRE \i_2_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[9]),
        .Q(i_2_reg_195[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \i_reg_129[11]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(imgInput_rows_c_empty_n),
        .I2(imgInput_rows_c11_full_n),
        .I3(imgInput_cols_c12_full_n),
        .I4(imgInput_cols_c_empty_n),
        .I5(\i_reg_129_reg[0]_0 ),
        .O(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[0]),
        .Q(i_reg_129[0]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[10]),
        .Q(i_reg_129[10]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[11]),
        .Q(i_reg_129[11]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[1]),
        .Q(i_reg_129[1]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[2]),
        .Q(i_reg_129[2]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[3]),
        .Q(i_reg_129[3]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[4]),
        .Q(i_reg_129[4]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[5]),
        .Q(i_reg_129[5]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[6]),
        .Q(i_reg_129[6]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[7]),
        .Q(i_reg_129[7]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[8]),
        .Q(i_reg_129[8]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[9]),
        .Q(i_reg_129[9]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \icmp_ln82_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q(icmp_ln82_reg_209),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEAAFFFF)) 
    int_ap_idle_i_5
       (.I0(internal_full_n_reg_2),
        .I1(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I2(start_once_reg),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(ap_CS_fsm_state1),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__1
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_rows_c11_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__2
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_cols_c12_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    internal_full_n_i_3__5
       (.I0(CO),
        .I1(Q),
        .I2(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I3(start_once_reg_0),
        .I4(internal_full_n_reg_2),
        .I5(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_140[0]_i_4 
       (.I0(j_reg_140_reg[0]),
        .O(\j_reg_140[0]_i_4_n_3 ));
  FDRE \j_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_10 ),
        .Q(j_reg_140_reg[0]),
        .R(j_reg_140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_140_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_reg_140_reg[0]_i_3_n_3 ,\j_reg_140_reg[0]_i_3_n_4 ,\j_reg_140_reg[0]_i_3_n_5 ,\j_reg_140_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_140_reg[0]_i_3_n_7 ,\j_reg_140_reg[0]_i_3_n_8 ,\j_reg_140_reg[0]_i_3_n_9 ,\j_reg_140_reg[0]_i_3_n_10 }),
        .S({j_reg_140_reg[3:1],\j_reg_140[0]_i_4_n_3 }));
  FDRE \j_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_8 ),
        .Q(j_reg_140_reg[10]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_7 ),
        .Q(j_reg_140_reg[11]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_9 ),
        .Q(j_reg_140_reg[1]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_8 ),
        .Q(j_reg_140_reg[2]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_7 ),
        .Q(j_reg_140_reg[3]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_10 ),
        .Q(j_reg_140_reg[4]),
        .R(j_reg_140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_140_reg[4]_i_1 
       (.CI(\j_reg_140_reg[0]_i_3_n_3 ),
        .CO({\j_reg_140_reg[4]_i_1_n_3 ,\j_reg_140_reg[4]_i_1_n_4 ,\j_reg_140_reg[4]_i_1_n_5 ,\j_reg_140_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_140_reg[4]_i_1_n_7 ,\j_reg_140_reg[4]_i_1_n_8 ,\j_reg_140_reg[4]_i_1_n_9 ,\j_reg_140_reg[4]_i_1_n_10 }),
        .S(j_reg_140_reg[7:4]));
  FDRE \j_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_9 ),
        .Q(j_reg_140_reg[5]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_8 ),
        .Q(j_reg_140_reg[6]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_7 ),
        .Q(j_reg_140_reg[7]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_10 ),
        .Q(j_reg_140_reg[8]),
        .R(j_reg_140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_140_reg[8]_i_1 
       (.CI(\j_reg_140_reg[4]_i_1_n_3 ),
        .CO({\NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED [3],\j_reg_140_reg[8]_i_1_n_4 ,\j_reg_140_reg[8]_i_1_n_5 ,\j_reg_140_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_140_reg[8]_i_1_n_7 ,\j_reg_140_reg[8]_i_1_n_8 ,\j_reg_140_reg[8]_i_1_n_9 ,\j_reg_140_reg[8]_i_1_n_10 }),
        .S(j_reg_140_reg[11:8]));
  FDRE \j_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_9 ),
        .Q(j_reg_140_reg[9]),
        .R(j_reg_140));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(Q),
        .I1(CO),
        .O(axis2xfMat_24_9_2160_3840_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(start_once_reg),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I2(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .O(start_once_reg_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56 regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (src_TDATA_int_regslice),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(CO),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_2130),
        .Q({ap_CS_fsm_pp0_stage0,Q}),
        .\ap_CS_fsm_reg[1] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3]_i_3_0 (cols_reg_190),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter00(ap_enable_reg_pp0_iter00),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln82_reg_209(icmp_ln82_reg_209),
        .\icmp_ln82_reg_209_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .imgInput_data_full_n(imgInput_data_full_n),
        .internal_full_n_reg(E),
        .j_reg_140(j_reg_140),
        .out(j_reg_140_reg),
        .src_TDATA(src_TDATA),
        .src_TVALID(src_TVALID));
  FDRE \rows_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [0]),
        .Q(rows_reg_185[0]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [10]),
        .Q(rows_reg_185[10]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [11]),
        .Q(rows_reg_185[11]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [12]),
        .Q(rows_reg_185[12]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [13]),
        .Q(rows_reg_185[13]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [14]),
        .Q(rows_reg_185[14]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [15]),
        .Q(rows_reg_185[15]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [16]),
        .Q(rows_reg_185[16]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [17]),
        .Q(rows_reg_185[17]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [18]),
        .Q(rows_reg_185[18]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [19]),
        .Q(rows_reg_185[19]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [1]),
        .Q(rows_reg_185[1]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [20]),
        .Q(rows_reg_185[20]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [21]),
        .Q(rows_reg_185[21]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [22]),
        .Q(rows_reg_185[22]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [23]),
        .Q(rows_reg_185[23]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [24]),
        .Q(rows_reg_185[24]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [25]),
        .Q(rows_reg_185[25]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [26]),
        .Q(rows_reg_185[26]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [27]),
        .Q(rows_reg_185[27]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [28]),
        .Q(rows_reg_185[28]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [29]),
        .Q(rows_reg_185[29]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [2]),
        .Q(rows_reg_185[2]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [30]),
        .Q(rows_reg_185[30]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [31]),
        .Q(rows_reg_185[31]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [3]),
        .Q(rows_reg_185[3]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [4]),
        .Q(rows_reg_185[4]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [5]),
        .Q(rows_reg_185[5]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [6]),
        .Q(rows_reg_185[6]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [7]),
        .Q(rows_reg_185[7]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [8]),
        .Q(rows_reg_185[8]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [9]),
        .Q(rows_reg_185[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hBBB0BB00)) 
    start_once_reg_i_1__0
       (.I0(CO),
        .I1(Q),
        .I2(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s
   (Q,
    D,
    p_0_in,
    bgr2hsv_9_2160_3840_1_U0_imgInput_435_read,
    bgr2hsv_9_2160_3840_1_U0_ap_idle,
    sext_ln157_fu_472_p1,
    CO,
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 ,
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 ,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    imgInput_rows_c11_dout,
    imgInput_cols_c12_dout,
    ap_rst_n_inv,
    ap_rst_n,
    rgb2hsv_data_full_n,
    imgInput_data_empty_n,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
    imgInput_cols_c12_empty_n,
    imgInput_rows_c11_empty_n,
    add_ln157_fu_488_p2,
    add_ln157_1_fu_537_p2,
    p_reg_reg_i_26_0,
    p_reg_reg_i_26_1,
    imgInput_data_dout);
  output [1:0]Q;
  output [23:0]D;
  output [7:0]p_0_in;
  output bgr2hsv_9_2160_3840_1_U0_imgInput_435_read;
  output bgr2hsv_9_2160_3840_1_U0_ap_idle;
  output [7:0]sext_ln157_fu_472_p1;
  output [0:0]CO;
  output [6:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 ;
  output [0:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input [31:0]imgInput_rows_c11_dout;
  input [31:0]imgInput_cols_c12_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input rgb2hsv_data_full_n;
  input imgInput_data_empty_n;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  input imgInput_cols_c12_empty_n;
  input imgInput_rows_c11_empty_n;
  input [9:0]add_ln157_fu_488_p2;
  input [9:0]add_ln157_1_fu_537_p2;
  input [0:0]p_reg_reg_i_26_0;
  input [0:0]p_reg_reg_i_26_1;
  input [23:0]imgInput_data_dout;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][4]_i_2_n_3 ;
  wire \SRL_SIG[0][4]_i_4_n_3 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_4 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_5 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_6 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_5 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_6 ;
  wire [9:0]add_ln157_1_fu_537_p2;
  wire [11:0]add_ln157_2_fu_553_p2;
  wire [9:0]add_ln157_fu_488_p2;
  wire [7:0]add_ln213_1_fu_390_p2;
  wire [7:0]add_ln213_1_reg_766;
  wire add_ln213_1_reg_7660;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_10;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_11;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_12;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_13;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter10_i_1_n_3;
  wire ap_enable_reg_pp0_iter10_reg_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]b_V_reg_677;
  wire b_V_reg_6770;
  wire [7:0]b_V_reg_677_pp0_iter2_reg;
  wire [7:0]b_V_reg_677_pp0_iter3_reg;
  wire [7:0]b_V_reg_677_pp0_iter4_reg;
  wire bgr2hsv_9_2160_3840_1_U0_ap_idle;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_imgInput_435_read;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire [7:0]g_V_reg_684;
  wire \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]g_V_reg_684_pp0_iter4_reg;
  wire grp_fu_632_ce;
  wire icmp_ln128_reg_673_pp0_iter1_reg;
  wire \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln128_reg_673_pp0_iter2_reg;
  wire icmp_ln128_reg_673_pp0_iter3_reg;
  wire icmp_ln128_reg_673_pp0_iter4_reg;
  wire icmp_ln128_reg_673_pp0_iter5_reg;
  wire \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln128_reg_673_pp0_iter8_reg;
  wire icmp_ln128_reg_673_pp0_iter9_reg;
  wire \icmp_ln128_reg_673_reg_n_3_[0] ;
  wire [31:0]imgInput_cols_c12_dout;
  wire imgInput_cols_c12_empty_n;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire [31:0]imgInput_rows_c11_dout;
  wire imgInput_rows_c11_empty_n;
  wire indvar_flatten_reg_218;
  wire indvar_flatten_reg_2180;
  wire \indvar_flatten_reg_218[0]_i_28_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_29_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_30_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_31_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_32_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_5_n_3 ;
  wire [63:0]indvar_flatten_reg_218_reg;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_9 ;
  wire mul_32ns_32ns_64_1_1_U32_n_10;
  wire mul_32ns_32ns_64_1_1_U32_n_100;
  wire mul_32ns_32ns_64_1_1_U32_n_101;
  wire mul_32ns_32ns_64_1_1_U32_n_102;
  wire mul_32ns_32ns_64_1_1_U32_n_103;
  wire mul_32ns_32ns_64_1_1_U32_n_104;
  wire mul_32ns_32ns_64_1_1_U32_n_105;
  wire mul_32ns_32ns_64_1_1_U32_n_106;
  wire mul_32ns_32ns_64_1_1_U32_n_107;
  wire mul_32ns_32ns_64_1_1_U32_n_108;
  wire mul_32ns_32ns_64_1_1_U32_n_109;
  wire mul_32ns_32ns_64_1_1_U32_n_11;
  wire mul_32ns_32ns_64_1_1_U32_n_110;
  wire mul_32ns_32ns_64_1_1_U32_n_111;
  wire mul_32ns_32ns_64_1_1_U32_n_112;
  wire mul_32ns_32ns_64_1_1_U32_n_113;
  wire mul_32ns_32ns_64_1_1_U32_n_114;
  wire mul_32ns_32ns_64_1_1_U32_n_115;
  wire mul_32ns_32ns_64_1_1_U32_n_116;
  wire mul_32ns_32ns_64_1_1_U32_n_117;
  wire mul_32ns_32ns_64_1_1_U32_n_118;
  wire mul_32ns_32ns_64_1_1_U32_n_119;
  wire mul_32ns_32ns_64_1_1_U32_n_12;
  wire mul_32ns_32ns_64_1_1_U32_n_120;
  wire mul_32ns_32ns_64_1_1_U32_n_121;
  wire mul_32ns_32ns_64_1_1_U32_n_122;
  wire mul_32ns_32ns_64_1_1_U32_n_123;
  wire mul_32ns_32ns_64_1_1_U32_n_124;
  wire mul_32ns_32ns_64_1_1_U32_n_125;
  wire mul_32ns_32ns_64_1_1_U32_n_126;
  wire mul_32ns_32ns_64_1_1_U32_n_127;
  wire mul_32ns_32ns_64_1_1_U32_n_128;
  wire mul_32ns_32ns_64_1_1_U32_n_129;
  wire mul_32ns_32ns_64_1_1_U32_n_13;
  wire mul_32ns_32ns_64_1_1_U32_n_130;
  wire mul_32ns_32ns_64_1_1_U32_n_131;
  wire mul_32ns_32ns_64_1_1_U32_n_132;
  wire mul_32ns_32ns_64_1_1_U32_n_133;
  wire mul_32ns_32ns_64_1_1_U32_n_134;
  wire mul_32ns_32ns_64_1_1_U32_n_135;
  wire mul_32ns_32ns_64_1_1_U32_n_136;
  wire mul_32ns_32ns_64_1_1_U32_n_137;
  wire mul_32ns_32ns_64_1_1_U32_n_138;
  wire mul_32ns_32ns_64_1_1_U32_n_139;
  wire mul_32ns_32ns_64_1_1_U32_n_14;
  wire mul_32ns_32ns_64_1_1_U32_n_140;
  wire mul_32ns_32ns_64_1_1_U32_n_141;
  wire mul_32ns_32ns_64_1_1_U32_n_142;
  wire mul_32ns_32ns_64_1_1_U32_n_143;
  wire mul_32ns_32ns_64_1_1_U32_n_144;
  wire mul_32ns_32ns_64_1_1_U32_n_145;
  wire mul_32ns_32ns_64_1_1_U32_n_146;
  wire mul_32ns_32ns_64_1_1_U32_n_147;
  wire mul_32ns_32ns_64_1_1_U32_n_148;
  wire mul_32ns_32ns_64_1_1_U32_n_149;
  wire mul_32ns_32ns_64_1_1_U32_n_15;
  wire mul_32ns_32ns_64_1_1_U32_n_150;
  wire mul_32ns_32ns_64_1_1_U32_n_151;
  wire mul_32ns_32ns_64_1_1_U32_n_152;
  wire mul_32ns_32ns_64_1_1_U32_n_153;
  wire mul_32ns_32ns_64_1_1_U32_n_154;
  wire mul_32ns_32ns_64_1_1_U32_n_155;
  wire mul_32ns_32ns_64_1_1_U32_n_156;
  wire mul_32ns_32ns_64_1_1_U32_n_157;
  wire mul_32ns_32ns_64_1_1_U32_n_158;
  wire mul_32ns_32ns_64_1_1_U32_n_159;
  wire mul_32ns_32ns_64_1_1_U32_n_16;
  wire mul_32ns_32ns_64_1_1_U32_n_160;
  wire mul_32ns_32ns_64_1_1_U32_n_161;
  wire mul_32ns_32ns_64_1_1_U32_n_162;
  wire mul_32ns_32ns_64_1_1_U32_n_163;
  wire mul_32ns_32ns_64_1_1_U32_n_167;
  wire mul_32ns_32ns_64_1_1_U32_n_168;
  wire mul_32ns_32ns_64_1_1_U32_n_17;
  wire mul_32ns_32ns_64_1_1_U32_n_18;
  wire mul_32ns_32ns_64_1_1_U32_n_19;
  wire mul_32ns_32ns_64_1_1_U32_n_20;
  wire mul_32ns_32ns_64_1_1_U32_n_21;
  wire mul_32ns_32ns_64_1_1_U32_n_22;
  wire mul_32ns_32ns_64_1_1_U32_n_23;
  wire mul_32ns_32ns_64_1_1_U32_n_24;
  wire mul_32ns_32ns_64_1_1_U32_n_25;
  wire mul_32ns_32ns_64_1_1_U32_n_26;
  wire mul_32ns_32ns_64_1_1_U32_n_27;
  wire mul_32ns_32ns_64_1_1_U32_n_28;
  wire mul_32ns_32ns_64_1_1_U32_n_29;
  wire mul_32ns_32ns_64_1_1_U32_n_3;
  wire mul_32ns_32ns_64_1_1_U32_n_30;
  wire mul_32ns_32ns_64_1_1_U32_n_31;
  wire mul_32ns_32ns_64_1_1_U32_n_32;
  wire mul_32ns_32ns_64_1_1_U32_n_33;
  wire mul_32ns_32ns_64_1_1_U32_n_34;
  wire mul_32ns_32ns_64_1_1_U32_n_35;
  wire mul_32ns_32ns_64_1_1_U32_n_36;
  wire mul_32ns_32ns_64_1_1_U32_n_37;
  wire mul_32ns_32ns_64_1_1_U32_n_38;
  wire mul_32ns_32ns_64_1_1_U32_n_39;
  wire mul_32ns_32ns_64_1_1_U32_n_4;
  wire mul_32ns_32ns_64_1_1_U32_n_40;
  wire mul_32ns_32ns_64_1_1_U32_n_41;
  wire mul_32ns_32ns_64_1_1_U32_n_42;
  wire mul_32ns_32ns_64_1_1_U32_n_43;
  wire mul_32ns_32ns_64_1_1_U32_n_44;
  wire mul_32ns_32ns_64_1_1_U32_n_45;
  wire mul_32ns_32ns_64_1_1_U32_n_46;
  wire mul_32ns_32ns_64_1_1_U32_n_47;
  wire mul_32ns_32ns_64_1_1_U32_n_48;
  wire mul_32ns_32ns_64_1_1_U32_n_49;
  wire mul_32ns_32ns_64_1_1_U32_n_5;
  wire mul_32ns_32ns_64_1_1_U32_n_50;
  wire mul_32ns_32ns_64_1_1_U32_n_51;
  wire mul_32ns_32ns_64_1_1_U32_n_52;
  wire mul_32ns_32ns_64_1_1_U32_n_53;
  wire mul_32ns_32ns_64_1_1_U32_n_54;
  wire mul_32ns_32ns_64_1_1_U32_n_55;
  wire mul_32ns_32ns_64_1_1_U32_n_56;
  wire mul_32ns_32ns_64_1_1_U32_n_57;
  wire mul_32ns_32ns_64_1_1_U32_n_58;
  wire mul_32ns_32ns_64_1_1_U32_n_59;
  wire mul_32ns_32ns_64_1_1_U32_n_6;
  wire mul_32ns_32ns_64_1_1_U32_n_60;
  wire mul_32ns_32ns_64_1_1_U32_n_61;
  wire mul_32ns_32ns_64_1_1_U32_n_62;
  wire mul_32ns_32ns_64_1_1_U32_n_63;
  wire mul_32ns_32ns_64_1_1_U32_n_64;
  wire mul_32ns_32ns_64_1_1_U32_n_65;
  wire mul_32ns_32ns_64_1_1_U32_n_66;
  wire mul_32ns_32ns_64_1_1_U32_n_67;
  wire mul_32ns_32ns_64_1_1_U32_n_68;
  wire mul_32ns_32ns_64_1_1_U32_n_69;
  wire mul_32ns_32ns_64_1_1_U32_n_7;
  wire mul_32ns_32ns_64_1_1_U32_n_70;
  wire mul_32ns_32ns_64_1_1_U32_n_71;
  wire mul_32ns_32ns_64_1_1_U32_n_72;
  wire mul_32ns_32ns_64_1_1_U32_n_73;
  wire mul_32ns_32ns_64_1_1_U32_n_74;
  wire mul_32ns_32ns_64_1_1_U32_n_75;
  wire mul_32ns_32ns_64_1_1_U32_n_76;
  wire mul_32ns_32ns_64_1_1_U32_n_77;
  wire mul_32ns_32ns_64_1_1_U32_n_78;
  wire mul_32ns_32ns_64_1_1_U32_n_79;
  wire mul_32ns_32ns_64_1_1_U32_n_8;
  wire mul_32ns_32ns_64_1_1_U32_n_80;
  wire mul_32ns_32ns_64_1_1_U32_n_81;
  wire mul_32ns_32ns_64_1_1_U32_n_82;
  wire mul_32ns_32ns_64_1_1_U32_n_83;
  wire mul_32ns_32ns_64_1_1_U32_n_84;
  wire mul_32ns_32ns_64_1_1_U32_n_85;
  wire mul_32ns_32ns_64_1_1_U32_n_86;
  wire mul_32ns_32ns_64_1_1_U32_n_87;
  wire mul_32ns_32ns_64_1_1_U32_n_88;
  wire mul_32ns_32ns_64_1_1_U32_n_89;
  wire mul_32ns_32ns_64_1_1_U32_n_9;
  wire mul_32ns_32ns_64_1_1_U32_n_90;
  wire mul_32ns_32ns_64_1_1_U32_n_91;
  wire mul_32ns_32ns_64_1_1_U32_n_92;
  wire mul_32ns_32ns_64_1_1_U32_n_93;
  wire mul_32ns_32ns_64_1_1_U32_n_94;
  wire mul_32ns_32ns_64_1_1_U32_n_95;
  wire mul_32ns_32ns_64_1_1_U32_n_96;
  wire mul_32ns_32ns_64_1_1_U32_n_97;
  wire mul_32ns_32ns_64_1_1_U32_n_98;
  wire mul_32ns_32ns_64_1_1_U32_n_99;
  wire \mul_ln73_reg_663_reg[0]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[10]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[11]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[12]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[13]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[14]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[15]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[16]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[1]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[2]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[3]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[4]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[5]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[6]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[7]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[8]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[9]__0_n_3 ;
  wire mul_ln73_reg_663_reg__0_n_100;
  wire mul_ln73_reg_663_reg__0_n_101;
  wire mul_ln73_reg_663_reg__0_n_102;
  wire mul_ln73_reg_663_reg__0_n_103;
  wire mul_ln73_reg_663_reg__0_n_104;
  wire mul_ln73_reg_663_reg__0_n_105;
  wire mul_ln73_reg_663_reg__0_n_106;
  wire mul_ln73_reg_663_reg__0_n_107;
  wire mul_ln73_reg_663_reg__0_n_108;
  wire mul_ln73_reg_663_reg__0_n_61;
  wire mul_ln73_reg_663_reg__0_n_62;
  wire mul_ln73_reg_663_reg__0_n_63;
  wire mul_ln73_reg_663_reg__0_n_64;
  wire mul_ln73_reg_663_reg__0_n_65;
  wire mul_ln73_reg_663_reg__0_n_66;
  wire mul_ln73_reg_663_reg__0_n_67;
  wire mul_ln73_reg_663_reg__0_n_68;
  wire mul_ln73_reg_663_reg__0_n_69;
  wire mul_ln73_reg_663_reg__0_n_70;
  wire mul_ln73_reg_663_reg__0_n_71;
  wire mul_ln73_reg_663_reg__0_n_72;
  wire mul_ln73_reg_663_reg__0_n_73;
  wire mul_ln73_reg_663_reg__0_n_74;
  wire mul_ln73_reg_663_reg__0_n_75;
  wire mul_ln73_reg_663_reg__0_n_76;
  wire mul_ln73_reg_663_reg__0_n_77;
  wire mul_ln73_reg_663_reg__0_n_78;
  wire mul_ln73_reg_663_reg__0_n_79;
  wire mul_ln73_reg_663_reg__0_n_80;
  wire mul_ln73_reg_663_reg__0_n_81;
  wire mul_ln73_reg_663_reg__0_n_82;
  wire mul_ln73_reg_663_reg__0_n_83;
  wire mul_ln73_reg_663_reg__0_n_84;
  wire mul_ln73_reg_663_reg__0_n_85;
  wire mul_ln73_reg_663_reg__0_n_86;
  wire mul_ln73_reg_663_reg__0_n_87;
  wire mul_ln73_reg_663_reg__0_n_88;
  wire mul_ln73_reg_663_reg__0_n_89;
  wire mul_ln73_reg_663_reg__0_n_90;
  wire mul_ln73_reg_663_reg__0_n_91;
  wire mul_ln73_reg_663_reg__0_n_92;
  wire mul_ln73_reg_663_reg__0_n_93;
  wire mul_ln73_reg_663_reg__0_n_94;
  wire mul_ln73_reg_663_reg__0_n_95;
  wire mul_ln73_reg_663_reg__0_n_96;
  wire mul_ln73_reg_663_reg__0_n_97;
  wire mul_ln73_reg_663_reg__0_n_98;
  wire mul_ln73_reg_663_reg__0_n_99;
  wire mul_ln73_reg_663_reg_n_100;
  wire mul_ln73_reg_663_reg_n_101;
  wire mul_ln73_reg_663_reg_n_102;
  wire mul_ln73_reg_663_reg_n_103;
  wire mul_ln73_reg_663_reg_n_104;
  wire mul_ln73_reg_663_reg_n_105;
  wire mul_ln73_reg_663_reg_n_106;
  wire mul_ln73_reg_663_reg_n_107;
  wire mul_ln73_reg_663_reg_n_108;
  wire \mul_ln73_reg_663_reg_n_3_[0] ;
  wire \mul_ln73_reg_663_reg_n_3_[10] ;
  wire \mul_ln73_reg_663_reg_n_3_[11] ;
  wire \mul_ln73_reg_663_reg_n_3_[12] ;
  wire \mul_ln73_reg_663_reg_n_3_[13] ;
  wire \mul_ln73_reg_663_reg_n_3_[14] ;
  wire \mul_ln73_reg_663_reg_n_3_[15] ;
  wire \mul_ln73_reg_663_reg_n_3_[16] ;
  wire \mul_ln73_reg_663_reg_n_3_[1] ;
  wire \mul_ln73_reg_663_reg_n_3_[2] ;
  wire \mul_ln73_reg_663_reg_n_3_[3] ;
  wire \mul_ln73_reg_663_reg_n_3_[4] ;
  wire \mul_ln73_reg_663_reg_n_3_[5] ;
  wire \mul_ln73_reg_663_reg_n_3_[6] ;
  wire \mul_ln73_reg_663_reg_n_3_[7] ;
  wire \mul_ln73_reg_663_reg_n_3_[8] ;
  wire \mul_ln73_reg_663_reg_n_3_[9] ;
  wire mul_ln73_reg_663_reg_n_61;
  wire mul_ln73_reg_663_reg_n_62;
  wire mul_ln73_reg_663_reg_n_63;
  wire mul_ln73_reg_663_reg_n_64;
  wire mul_ln73_reg_663_reg_n_65;
  wire mul_ln73_reg_663_reg_n_66;
  wire mul_ln73_reg_663_reg_n_67;
  wire mul_ln73_reg_663_reg_n_68;
  wire mul_ln73_reg_663_reg_n_69;
  wire mul_ln73_reg_663_reg_n_70;
  wire mul_ln73_reg_663_reg_n_71;
  wire mul_ln73_reg_663_reg_n_72;
  wire mul_ln73_reg_663_reg_n_73;
  wire mul_ln73_reg_663_reg_n_74;
  wire mul_ln73_reg_663_reg_n_75;
  wire mul_ln73_reg_663_reg_n_76;
  wire mul_ln73_reg_663_reg_n_77;
  wire mul_ln73_reg_663_reg_n_78;
  wire mul_ln73_reg_663_reg_n_79;
  wire mul_ln73_reg_663_reg_n_80;
  wire mul_ln73_reg_663_reg_n_81;
  wire mul_ln73_reg_663_reg_n_82;
  wire mul_ln73_reg_663_reg_n_83;
  wire mul_ln73_reg_663_reg_n_84;
  wire mul_ln73_reg_663_reg_n_85;
  wire mul_ln73_reg_663_reg_n_86;
  wire mul_ln73_reg_663_reg_n_87;
  wire mul_ln73_reg_663_reg_n_88;
  wire mul_ln73_reg_663_reg_n_89;
  wire mul_ln73_reg_663_reg_n_90;
  wire mul_ln73_reg_663_reg_n_91;
  wire mul_ln73_reg_663_reg_n_92;
  wire mul_ln73_reg_663_reg_n_93;
  wire mul_ln73_reg_663_reg_n_94;
  wire mul_ln73_reg_663_reg_n_95;
  wire mul_ln73_reg_663_reg_n_96;
  wire mul_ln73_reg_663_reg_n_97;
  wire mul_ln73_reg_663_reg_n_98;
  wire mul_ln73_reg_663_reg_n_99;
  wire op_assign_1_reg_8190;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire p_reg_reg_i_100_n_3;
  wire p_reg_reg_i_101_n_3;
  wire p_reg_reg_i_102_n_3;
  wire p_reg_reg_i_103_n_3;
  wire p_reg_reg_i_104_n_3;
  wire p_reg_reg_i_105_n_3;
  wire p_reg_reg_i_106_n_3;
  wire p_reg_reg_i_107_n_3;
  wire p_reg_reg_i_108_n_3;
  wire p_reg_reg_i_109_n_3;
  wire p_reg_reg_i_25_n_6;
  wire [0:0]p_reg_reg_i_26_0;
  wire [0:0]p_reg_reg_i_26_1;
  wire p_reg_reg_i_26_n_3;
  wire p_reg_reg_i_26_n_4;
  wire p_reg_reg_i_26_n_5;
  wire p_reg_reg_i_26_n_6;
  wire p_reg_reg_i_27_n_3;
  wire p_reg_reg_i_27_n_4;
  wire p_reg_reg_i_27_n_5;
  wire p_reg_reg_i_27_n_6;
  wire p_reg_reg_i_28_n_3;
  wire p_reg_reg_i_28_n_4;
  wire p_reg_reg_i_28_n_5;
  wire p_reg_reg_i_28_n_6;
  wire p_reg_reg_i_29_n_6;
  wire p_reg_reg_i_30_n_3;
  wire p_reg_reg_i_30_n_4;
  wire p_reg_reg_i_30_n_5;
  wire p_reg_reg_i_30_n_6;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_31_n_4;
  wire p_reg_reg_i_31_n_5;
  wire p_reg_reg_i_31_n_6;
  wire p_reg_reg_i_32_n_3;
  wire p_reg_reg_i_33__0_n_3;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_i_37_n_3;
  wire p_reg_reg_i_38_n_3;
  wire p_reg_reg_i_39_n_3;
  wire p_reg_reg_i_44_n_3;
  wire p_reg_reg_i_45_n_3;
  wire p_reg_reg_i_46_n_3;
  wire p_reg_reg_i_47_n_3;
  wire p_reg_reg_i_52_n_3;
  wire p_reg_reg_i_53_n_3;
  wire p_reg_reg_i_54_n_3;
  wire p_reg_reg_i_55_n_3;
  wire p_reg_reg_i_56_n_3;
  wire p_reg_reg_i_57_n_3;
  wire p_reg_reg_i_58_n_3;
  wire p_reg_reg_i_59_n_3;
  wire p_reg_reg_i_60_n_3;
  wire p_reg_reg_i_61_n_3;
  wire p_reg_reg_i_62_n_3;
  wire p_reg_reg_i_63_n_3;
  wire p_reg_reg_i_69_n_3;
  wire p_reg_reg_i_69_n_4;
  wire p_reg_reg_i_69_n_5;
  wire p_reg_reg_i_69_n_6;
  wire p_reg_reg_i_88_n_3;
  wire p_reg_reg_i_89_n_3;
  wire p_reg_reg_i_90_n_3;
  wire p_reg_reg_i_91_n_3;
  wire p_reg_reg_i_95_n_3;
  wire p_reg_reg_i_95_n_4;
  wire p_reg_reg_i_95_n_5;
  wire p_reg_reg_i_95_n_6;
  wire p_reg_reg_i_96_n_3;
  wire p_reg_reg_i_96_n_4;
  wire p_reg_reg_i_96_n_5;
  wire p_reg_reg_i_96_n_6;
  wire p_reg_reg_i_97_n_3;
  wire p_reg_reg_i_97_n_4;
  wire p_reg_reg_i_97_n_5;
  wire p_reg_reg_i_97_n_6;
  wire p_reg_reg_i_98_n_3;
  wire p_reg_reg_i_99_n_3;
  wire [7:0]r_V_reg_690;
  wire [7:0]r_V_reg_690_pp0_iter2_reg;
  wire [7:0]r_V_reg_690_pp0_iter3_reg;
  wire [7:0]ret_14_fu_445_p20_out;
  wire rgb2hsv_data_full_n;
  wire select_ln159_fu_609_p30;
  wire [0:0]sext_ln157_2_fu_521_p1;
  wire [9:0]sext_ln157_3_fu_549_p1;
  wire [7:0]sext_ln157_fu_472_p1;
  wire [5:1]trunc_ln159_1_fu_600_p4;
  wire vg_fu_403_p2;
  wire vg_reg_778;
  wire \vg_reg_778[0]_i_2_n_3 ;
  wire \vg_reg_778[0]_i_3_n_3 ;
  wire \vg_reg_778[0]_i_4_n_3 ;
  wire \vg_reg_778_reg[0]_i_1_n_4 ;
  wire \vg_reg_778_reg[0]_i_1_n_5 ;
  wire \vg_reg_778_reg[0]_i_1_n_6 ;
  wire [7:0]vmin_V_fu_348_p20_out;
  wire [7:0]vmin_V_reg_745;
  wire vmin_V_reg_7450;
  wire [7:0]vmin_V_reg_745_pp0_iter5_reg;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23;
  wire [16:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26;
  wire [7:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire [8:8]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire [19:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0;
  wire vr_fu_395_p2;
  wire vr_reg_772;
  wire \vr_reg_772[0]_i_3_n_3 ;
  wire \vr_reg_772[0]_i_4_n_3 ;
  wire \vr_reg_772[0]_i_5_n_3 ;
  wire \vr_reg_772_reg[0]_i_1_n_4 ;
  wire \vr_reg_772_reg[0]_i_1_n_5 ;
  wire \vr_reg_772_reg[0]_i_1_n_6 ;
  wire xf_cv_icvSaturate8u_cv_U_n_20;
  wire xf_cv_icvSaturate8u_cv_U_n_29;
  wire xf_cv_icvSaturate8u_cv_U_n_30;
  wire xf_cv_icvSaturate8u_cv_U_n_31;
  wire xf_cv_icvSaturate8u_cv_U_n_32;
  wire xf_cv_icvSaturate8u_cv_U_n_33;
  wire xf_cv_icvSaturate8u_cv_U_n_34;
  wire xf_cv_icvSaturate8u_cv_U_n_35;
  wire xf_cv_icvSaturate8u_cv_U_n_36;
  wire xf_cv_icvSaturate8u_cv_U_n_37;
  wire xf_cv_icvSaturate8u_cv_U_n_38;
  wire xf_cv_icvSaturate8u_cv_U_n_39;
  wire xf_cv_icvSaturate8u_cv_U_n_40;
  wire xf_cv_icvSaturate8u_cv_U_n_41;
  wire xf_cv_icvSaturate8u_cv_U_n_42;
  wire xf_cv_icvSaturate8u_cv_U_n_43;
  wire xf_cv_icvSaturate8u_cv_U_n_44;
  wire xf_cv_icvSaturate8u_cv_U_n_61;
  wire xf_cv_icvSaturate8u_cv_U_n_63;
  wire xf_cv_icvSaturate8u_cv_U_n_64;
  wire xf_cv_icvSaturate8u_cv_U_n_65;
  wire xf_cv_icvSaturate8u_cv_U_n_66;
  wire xf_cv_icvSaturate8u_cv_U_n_67;
  wire xf_cv_icvSaturate8u_cv_U_n_68;
  wire xf_cv_icvSaturate8u_cv_U_n_69;
  wire xf_cv_icvSaturate8u_cv_U_n_70;
  wire xf_cv_icvSaturate8u_cv_U_n_71;
  wire xf_cv_icvSaturate8u_cv_U_n_72;
  wire xf_cv_icvSaturate8u_cv_U_n_73;
  wire xf_cv_icvSaturate8u_cv_U_n_74;
  wire xf_cv_icvSaturate8u_cv_U_n_75;
  wire xf_cv_icvSaturate8u_cv_U_n_76;
  wire xf_cv_icvSaturate8u_cv_U_n_77;
  wire xf_cv_icvSaturate8u_cv_U_n_78;
  wire xf_cv_icvSaturate8u_cv_U_n_79;
  wire xf_cv_icvSaturate8u_cv_U_n_80;
  wire xf_cv_icvSaturate8u_cv_U_n_81;
  wire xf_cv_icvSaturate8u_cv_U_n_82;
  wire xf_cv_icvSaturate8u_cv_U_n_83;
  wire xf_cv_icvSaturate8u_cv_U_n_84;
  wire xf_cv_icvSaturate8u_cv_U_n_85;
  wire xf_cv_icvSaturate8u_cv_U_n_86;
  wire xf_cv_icvSaturate8u_cv_U_n_87;
  wire xf_cv_icvSaturate8u_cv_U_n_88;
  wire xf_cv_icvSaturate8u_cv_U_n_89;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_reg_719;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg;
  wire [8:0]zext_ln123_1_reg_730_reg;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ;
  wire [7:0]zext_ln123_reg_696_pp0_iter4_reg_reg;
  wire [7:0]zext_ln123_reg_696_pp0_iter5_reg_reg;
  wire [7:0]zext_ln123_reg_696_reg;
  wire zext_ln123_reg_696_reg0;
  wire [7:0]zext_ln1347_1_reg_735;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3 ;
  wire [7:0]zext_ln1347_reg_703_pp0_iter5_reg_reg;
  wire [7:0]zext_ln1347_reg_703_reg;
  wire [7:0]zext_ln215_1_reg_750_pp0_iter5_reg;
  wire [6:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 ;
  wire [0:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_25_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_29_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_29_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_71_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_71_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_74_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_74_O_UNCONNECTED;
  wire [3:0]\NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(rgb2hsv_data_full_n),
        .I1(icmp_ln128_reg_673_pp0_iter9_reg),
        .I2(ap_enable_reg_pp0_iter10_reg_n_3),
        .I3(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I4(imgInput_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(trunc_ln159_1_fu_600_p4[4]),
        .O(\SRL_SIG[0][4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][4]_i_4 
       (.I0(select_ln159_fu_609_p30),
        .I1(trunc_ln159_1_fu_600_p4[2]),
        .O(\SRL_SIG[0][4]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][4]_i_1_n_3 ,\SRL_SIG_reg[0][4]_i_1_n_4 ,\SRL_SIG_reg[0][4]_i_1_n_5 ,\SRL_SIG_reg[0][4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][4]_i_2_n_3 ,1'b0,select_ln159_fu_609_p30,1'b0}),
        .O(D[4:1]),
        .S({ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_13,trunc_ln159_1_fu_600_p4[3],\SRL_SIG[0][4]_i_4_n_3 ,trunc_ln159_1_fu_600_p4[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][7]_i_1 
       (.CI(\SRL_SIG_reg[0][4]_i_1_n_3 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED [3:2],\SRL_SIG_reg[0][7]_i_1_n_5 ,\SRL_SIG_reg[0][7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,trunc_ln159_1_fu_600_p4[5:4]}),
        .O({\NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED [3],D[7:5]}),
        .S({1'b0,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_10,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_11,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_12}));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln213_1_reg_766[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(icmp_ln128_reg_673_pp0_iter4_reg),
        .O(add_ln213_1_reg_7660));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[0]),
        .Q(D[16]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[1]),
        .Q(D[17]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[2]),
        .Q(D[18]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[3]),
        .Q(D[19]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[4]),
        .Q(D[20]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[5]),
        .Q(D[21]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[6]),
        .Q(D[22]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[7]),
        .Q(D[23]));
  FDRE \add_ln213_1_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[0]),
        .Q(add_ln213_1_reg_766[0]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[1]),
        .Q(add_ln213_1_reg_766[1]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[2]),
        .Q(add_ln213_1_reg_766[2]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[3]),
        .Q(add_ln213_1_reg_766[3]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[4]),
        .Q(add_ln213_1_reg_766[4]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[5]),
        .Q(add_ln213_1_reg_766[5]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[6]),
        .Q(add_ln213_1_reg_766[6]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[7]),
        .Q(add_ln213_1_reg_766[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1 ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34
       (.B(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0),
        .CO(p_reg_reg_i_25_n_6),
        .P({select_ln159_fu_609_p30,trunc_ln159_1_fu_600_p4,D[0]}),
        .S({ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_10,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_11,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_12}),
        .add_ln157_2_fu_553_p2(add_ln157_2_fu_553_p2),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_632_ce(grp_fu_632_ce),
        .icmp_ln128_reg_673_pp0_iter5_reg(icmp_ln128_reg_673_pp0_iter5_reg),
        .p_reg_reg(ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_13),
        .p_reg_reg_0(p_reg_reg_i_29_n_6),
        .ret_14_fu_445_p20_out(ret_14_fu_445_p20_out),
        .vr_reg_772(vr_reg_772));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(imgInput_cols_c12_empty_n),
        .I1(imgInput_rows_c11_empty_n),
        .I2(Q[0]),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_32ns_64_1_1_U32_n_167),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter10_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter10_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter10_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_32ns_64_1_1_U32_n_163),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    \b_V_reg_677_pp0_iter2_reg[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter9_reg),
        .I1(ap_enable_reg_pp0_iter10_reg_n_3),
        .I2(rgb2hsv_data_full_n),
        .I3(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I4(imgInput_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[0]),
        .Q(b_V_reg_677_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[1]),
        .Q(b_V_reg_677_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[2]),
        .Q(b_V_reg_677_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[3]),
        .Q(b_V_reg_677_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[4]),
        .Q(b_V_reg_677_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[5]),
        .Q(b_V_reg_677_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[6]),
        .Q(b_V_reg_677_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[7]),
        .Q(b_V_reg_677_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[0]),
        .Q(b_V_reg_677_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[1]),
        .Q(b_V_reg_677_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[2]),
        .Q(b_V_reg_677_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[3]),
        .Q(b_V_reg_677_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[4]),
        .Q(b_V_reg_677_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[5]),
        .Q(b_V_reg_677_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[6]),
        .Q(b_V_reg_677_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[7]),
        .Q(b_V_reg_677_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[0]),
        .Q(b_V_reg_677_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[1]),
        .Q(b_V_reg_677_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[2]),
        .Q(b_V_reg_677_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[3]),
        .Q(b_V_reg_677_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[4]),
        .Q(b_V_reg_677_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[5]),
        .Q(b_V_reg_677_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[6]),
        .Q(b_V_reg_677_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[7]),
        .Q(b_V_reg_677_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[0]),
        .Q(b_V_reg_677[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[1]),
        .Q(b_V_reg_677[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[2]),
        .Q(b_V_reg_677[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[3] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[3]),
        .Q(b_V_reg_677[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[4] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[4]),
        .Q(b_V_reg_677[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[5] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[5]),
        .Q(b_V_reg_677[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[6] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[6]),
        .Q(b_V_reg_677[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[7] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[7]),
        .Q(b_V_reg_677[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \g_V_reg_684[7]_i_1 
       (.I0(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .O(b_V_reg_6770));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[0]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[1]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[2]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[3]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[4]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[5]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[6]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[7]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[8]),
        .Q(g_V_reg_684[0]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[9]),
        .Q(g_V_reg_684[1]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[10]),
        .Q(g_V_reg_684[2]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[11]),
        .Q(g_V_reg_684[3]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[12]),
        .Q(g_V_reg_684[4]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[13]),
        .Q(g_V_reg_684[5]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[14]),
        .Q(g_V_reg_684[6]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[15]),
        .Q(g_V_reg_684[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln128_reg_673_pp0_iter1_reg),
        .O(\icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln128_reg_673_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln128_reg_673_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter1_reg),
        .Q(icmp_ln128_reg_673_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter2_reg),
        .Q(icmp_ln128_reg_673_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter3_reg),
        .Q(icmp_ln128_reg_673_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter4_reg),
        .Q(icmp_ln128_reg_673_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln128_reg_673_pp0_iter5_reg),
        .Q(\icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln128_reg_673_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln128_reg_673_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter8_reg),
        .Q(icmp_ln128_reg_673_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_32ns_64_1_1_U32_n_168),
        .Q(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_28 
       (.I0(indvar_flatten_reg_218_reg[13]),
        .I1(\mul_ln73_reg_663_reg[13]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[12]),
        .I3(\mul_ln73_reg_663_reg[12]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[14]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[14]),
        .O(\indvar_flatten_reg_218[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_29 
       (.I0(indvar_flatten_reg_218_reg[10]),
        .I1(\mul_ln73_reg_663_reg[10]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[9]),
        .I3(\mul_ln73_reg_663_reg[9]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[11]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[11]),
        .O(\indvar_flatten_reg_218[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_30 
       (.I0(indvar_flatten_reg_218_reg[7]),
        .I1(\mul_ln73_reg_663_reg[7]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[6]),
        .I3(\mul_ln73_reg_663_reg[6]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[8]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[8]),
        .O(\indvar_flatten_reg_218[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_31 
       (.I0(indvar_flatten_reg_218_reg[4]),
        .I1(\mul_ln73_reg_663_reg[4]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[3]),
        .I3(\mul_ln73_reg_663_reg[3]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[5]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[5]),
        .O(\indvar_flatten_reg_218[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_32 
       (.I0(indvar_flatten_reg_218_reg[1]),
        .I1(\mul_ln73_reg_663_reg[1]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[0]),
        .I3(\mul_ln73_reg_663_reg[0]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[2]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[2]),
        .O(\indvar_flatten_reg_218[0]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_218[0]_i_5 
       (.I0(indvar_flatten_reg_218_reg[0]),
        .O(\indvar_flatten_reg_218[0]_i_5_n_3 ));
  FDRE \indvar_flatten_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_218_reg[0]),
        .R(indvar_flatten_reg_218));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_218_reg[0]_i_24_n_3 ,\indvar_flatten_reg_218_reg[0]_i_24_n_4 ,\indvar_flatten_reg_218_reg[0]_i_24_n_5 ,\indvar_flatten_reg_218_reg[0]_i_24_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_29_n_3 ,\indvar_flatten_reg_218[0]_i_30_n_3 ,\indvar_flatten_reg_218[0]_i_31_n_3 ,\indvar_flatten_reg_218[0]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_218_reg[0]_i_3_n_3 ,\indvar_flatten_reg_218_reg[0]_i_3_n_4 ,\indvar_flatten_reg_218_reg[0]_i_3_n_5 ,\indvar_flatten_reg_218_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_218_reg[0]_i_3_n_7 ,\indvar_flatten_reg_218_reg[0]_i_3_n_8 ,\indvar_flatten_reg_218_reg[0]_i_3_n_9 ,\indvar_flatten_reg_218_reg[0]_i_3_n_10 }),
        .S({indvar_flatten_reg_218_reg[3:1],\indvar_flatten_reg_218[0]_i_5_n_3 }));
  FDRE \indvar_flatten_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[10]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[11]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[12]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[12]_i_1_n_3 ,\indvar_flatten_reg_218_reg[12]_i_1_n_4 ,\indvar_flatten_reg_218_reg[12]_i_1_n_5 ,\indvar_flatten_reg_218_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[12]_i_1_n_7 ,\indvar_flatten_reg_218_reg[12]_i_1_n_8 ,\indvar_flatten_reg_218_reg[12]_i_1_n_9 ,\indvar_flatten_reg_218_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[15:12]));
  FDRE \indvar_flatten_reg_218_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[13]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[14]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[15]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[16]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[16]_i_1_n_3 ,\indvar_flatten_reg_218_reg[16]_i_1_n_4 ,\indvar_flatten_reg_218_reg[16]_i_1_n_5 ,\indvar_flatten_reg_218_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[16]_i_1_n_7 ,\indvar_flatten_reg_218_reg[16]_i_1_n_8 ,\indvar_flatten_reg_218_reg[16]_i_1_n_9 ,\indvar_flatten_reg_218_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[19:16]));
  FDRE \indvar_flatten_reg_218_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[17]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[18]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[19]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_218_reg[1]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[20]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[20]_i_1_n_3 ,\indvar_flatten_reg_218_reg[20]_i_1_n_4 ,\indvar_flatten_reg_218_reg[20]_i_1_n_5 ,\indvar_flatten_reg_218_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[20]_i_1_n_7 ,\indvar_flatten_reg_218_reg[20]_i_1_n_8 ,\indvar_flatten_reg_218_reg[20]_i_1_n_9 ,\indvar_flatten_reg_218_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[23:20]));
  FDRE \indvar_flatten_reg_218_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[21]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[22]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[23]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[24]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[24]_i_1_n_3 ,\indvar_flatten_reg_218_reg[24]_i_1_n_4 ,\indvar_flatten_reg_218_reg[24]_i_1_n_5 ,\indvar_flatten_reg_218_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[24]_i_1_n_7 ,\indvar_flatten_reg_218_reg[24]_i_1_n_8 ,\indvar_flatten_reg_218_reg[24]_i_1_n_9 ,\indvar_flatten_reg_218_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[27:24]));
  FDRE \indvar_flatten_reg_218_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[25]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[26]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[27]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[28]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[28]_i_1_n_3 ,\indvar_flatten_reg_218_reg[28]_i_1_n_4 ,\indvar_flatten_reg_218_reg[28]_i_1_n_5 ,\indvar_flatten_reg_218_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[28]_i_1_n_7 ,\indvar_flatten_reg_218_reg[28]_i_1_n_8 ,\indvar_flatten_reg_218_reg[28]_i_1_n_9 ,\indvar_flatten_reg_218_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[31:28]));
  FDRE \indvar_flatten_reg_218_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[29]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_218_reg[2]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[30]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[31]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[32]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[28]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[32]_i_1_n_3 ,\indvar_flatten_reg_218_reg[32]_i_1_n_4 ,\indvar_flatten_reg_218_reg[32]_i_1_n_5 ,\indvar_flatten_reg_218_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[32]_i_1_n_7 ,\indvar_flatten_reg_218_reg[32]_i_1_n_8 ,\indvar_flatten_reg_218_reg[32]_i_1_n_9 ,\indvar_flatten_reg_218_reg[32]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[35:32]));
  FDRE \indvar_flatten_reg_218_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[33]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[34]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[35]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[36]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[36]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[32]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[36]_i_1_n_3 ,\indvar_flatten_reg_218_reg[36]_i_1_n_4 ,\indvar_flatten_reg_218_reg[36]_i_1_n_5 ,\indvar_flatten_reg_218_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[36]_i_1_n_7 ,\indvar_flatten_reg_218_reg[36]_i_1_n_8 ,\indvar_flatten_reg_218_reg[36]_i_1_n_9 ,\indvar_flatten_reg_218_reg[36]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[39:36]));
  FDRE \indvar_flatten_reg_218_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[37]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[38]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[39]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_218_reg[3]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[40]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[40]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[36]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[40]_i_1_n_3 ,\indvar_flatten_reg_218_reg[40]_i_1_n_4 ,\indvar_flatten_reg_218_reg[40]_i_1_n_5 ,\indvar_flatten_reg_218_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[40]_i_1_n_7 ,\indvar_flatten_reg_218_reg[40]_i_1_n_8 ,\indvar_flatten_reg_218_reg[40]_i_1_n_9 ,\indvar_flatten_reg_218_reg[40]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[43:40]));
  FDRE \indvar_flatten_reg_218_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[41]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[42] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[42]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[43] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[43]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[44] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[44]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[44]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[40]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[44]_i_1_n_3 ,\indvar_flatten_reg_218_reg[44]_i_1_n_4 ,\indvar_flatten_reg_218_reg[44]_i_1_n_5 ,\indvar_flatten_reg_218_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[44]_i_1_n_7 ,\indvar_flatten_reg_218_reg[44]_i_1_n_8 ,\indvar_flatten_reg_218_reg[44]_i_1_n_9 ,\indvar_flatten_reg_218_reg[44]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[47:44]));
  FDRE \indvar_flatten_reg_218_reg[45] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[45]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[46] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[46]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[47] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[47]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[48] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[48]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[48]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[44]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[48]_i_1_n_3 ,\indvar_flatten_reg_218_reg[48]_i_1_n_4 ,\indvar_flatten_reg_218_reg[48]_i_1_n_5 ,\indvar_flatten_reg_218_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[48]_i_1_n_7 ,\indvar_flatten_reg_218_reg[48]_i_1_n_8 ,\indvar_flatten_reg_218_reg[48]_i_1_n_9 ,\indvar_flatten_reg_218_reg[48]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[51:48]));
  FDRE \indvar_flatten_reg_218_reg[49] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[49]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[4]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_3_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[4]_i_1_n_3 ,\indvar_flatten_reg_218_reg[4]_i_1_n_4 ,\indvar_flatten_reg_218_reg[4]_i_1_n_5 ,\indvar_flatten_reg_218_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[4]_i_1_n_7 ,\indvar_flatten_reg_218_reg[4]_i_1_n_8 ,\indvar_flatten_reg_218_reg[4]_i_1_n_9 ,\indvar_flatten_reg_218_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[7:4]));
  FDRE \indvar_flatten_reg_218_reg[50] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[50]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[51] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[51]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[52] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[52]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[52]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[48]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[52]_i_1_n_3 ,\indvar_flatten_reg_218_reg[52]_i_1_n_4 ,\indvar_flatten_reg_218_reg[52]_i_1_n_5 ,\indvar_flatten_reg_218_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[52]_i_1_n_7 ,\indvar_flatten_reg_218_reg[52]_i_1_n_8 ,\indvar_flatten_reg_218_reg[52]_i_1_n_9 ,\indvar_flatten_reg_218_reg[52]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[55:52]));
  FDRE \indvar_flatten_reg_218_reg[53] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[53]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[54] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[54]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[55] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[55]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[56] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[56]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[56]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[52]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[56]_i_1_n_3 ,\indvar_flatten_reg_218_reg[56]_i_1_n_4 ,\indvar_flatten_reg_218_reg[56]_i_1_n_5 ,\indvar_flatten_reg_218_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[56]_i_1_n_7 ,\indvar_flatten_reg_218_reg[56]_i_1_n_8 ,\indvar_flatten_reg_218_reg[56]_i_1_n_9 ,\indvar_flatten_reg_218_reg[56]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[59:56]));
  FDRE \indvar_flatten_reg_218_reg[57] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[57]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[58] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[58]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[59] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[59]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[5]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[60] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[60]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[60]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[56]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_218_reg[60]_i_1_n_4 ,\indvar_flatten_reg_218_reg[60]_i_1_n_5 ,\indvar_flatten_reg_218_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[60]_i_1_n_7 ,\indvar_flatten_reg_218_reg[60]_i_1_n_8 ,\indvar_flatten_reg_218_reg[60]_i_1_n_9 ,\indvar_flatten_reg_218_reg[60]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[63:60]));
  FDRE \indvar_flatten_reg_218_reg[61] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[61]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[62] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[62]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[63] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[63]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[6]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[7]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[8]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[8]_i_1_n_3 ,\indvar_flatten_reg_218_reg[8]_i_1_n_4 ,\indvar_flatten_reg_218_reg[8]_i_1_n_5 ,\indvar_flatten_reg_218_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[8]_i_1_n_7 ,\indvar_flatten_reg_218_reg[8]_i_1_n_8 ,\indvar_flatten_reg_218_reg[8]_i_1_n_9 ,\indvar_flatten_reg_218_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[11:8]));
  FDRE \indvar_flatten_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[9]),
        .R(indvar_flatten_reg_218));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_2
       (.I0(Q[0]),
        .I1(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .O(bgr2hsv_9_2160_3840_1_U0_ap_idle));
  LUT6 #(
    .INIT(64'hFFFF02FFFFFFFFFF)) 
    \mOutPtr[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(imgInput_data_empty_n),
        .I2(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter10_reg_n_3),
        .I4(icmp_ln128_reg_673_pp0_iter9_reg),
        .I5(rgb2hsv_data_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .O(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1 mac_muladd_20s_8ns_13ns_20_4_1_U33
       (.A(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0),
        .B(p_0_in),
        .D(p_0_in__0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_632_ce(grp_fu_632_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1 mul_32ns_32ns_64_1_1_U32
       (.ACOUT({mul_32ns_32ns_64_1_1_U32_n_68,mul_32ns_32ns_64_1_1_U32_n_69,mul_32ns_32ns_64_1_1_U32_n_70,mul_32ns_32ns_64_1_1_U32_n_71,mul_32ns_32ns_64_1_1_U32_n_72,mul_32ns_32ns_64_1_1_U32_n_73,mul_32ns_32ns_64_1_1_U32_n_74,mul_32ns_32ns_64_1_1_U32_n_75,mul_32ns_32ns_64_1_1_U32_n_76,mul_32ns_32ns_64_1_1_U32_n_77,mul_32ns_32ns_64_1_1_U32_n_78,mul_32ns_32ns_64_1_1_U32_n_79,mul_32ns_32ns_64_1_1_U32_n_80,mul_32ns_32ns_64_1_1_U32_n_81,mul_32ns_32ns_64_1_1_U32_n_82,mul_32ns_32ns_64_1_1_U32_n_83,mul_32ns_32ns_64_1_1_U32_n_84,mul_32ns_32ns_64_1_1_U32_n_85,mul_32ns_32ns_64_1_1_U32_n_86,mul_32ns_32ns_64_1_1_U32_n_87,mul_32ns_32ns_64_1_1_U32_n_88,mul_32ns_32ns_64_1_1_U32_n_89,mul_32ns_32ns_64_1_1_U32_n_90,mul_32ns_32ns_64_1_1_U32_n_91,mul_32ns_32ns_64_1_1_U32_n_92,mul_32ns_32ns_64_1_1_U32_n_93,mul_32ns_32ns_64_1_1_U32_n_94,mul_32ns_32ns_64_1_1_U32_n_95,mul_32ns_32ns_64_1_1_U32_n_96,mul_32ns_32ns_64_1_1_U32_n_97}),
        .CO(\indvar_flatten_reg_218_reg[0]_i_24_n_3 ),
        .D({mul_32ns_32ns_64_1_1_U32_n_3,mul_32ns_32ns_64_1_1_U32_n_4,mul_32ns_32ns_64_1_1_U32_n_5,mul_32ns_32ns_64_1_1_U32_n_6,mul_32ns_32ns_64_1_1_U32_n_7,mul_32ns_32ns_64_1_1_U32_n_8,mul_32ns_32ns_64_1_1_U32_n_9,mul_32ns_32ns_64_1_1_U32_n_10,mul_32ns_32ns_64_1_1_U32_n_11,mul_32ns_32ns_64_1_1_U32_n_12,mul_32ns_32ns_64_1_1_U32_n_13,mul_32ns_32ns_64_1_1_U32_n_14,mul_32ns_32ns_64_1_1_U32_n_15,mul_32ns_32ns_64_1_1_U32_n_16,mul_32ns_32ns_64_1_1_U32_n_17,mul_32ns_32ns_64_1_1_U32_n_18,mul_32ns_32ns_64_1_1_U32_n_19}),
        .P({mul_ln73_reg_663_reg__0_n_62,mul_ln73_reg_663_reg__0_n_63,mul_ln73_reg_663_reg__0_n_64,mul_ln73_reg_663_reg__0_n_65,mul_ln73_reg_663_reg__0_n_66,mul_ln73_reg_663_reg__0_n_67,mul_ln73_reg_663_reg__0_n_68,mul_ln73_reg_663_reg__0_n_69,mul_ln73_reg_663_reg__0_n_70,mul_ln73_reg_663_reg__0_n_71,mul_ln73_reg_663_reg__0_n_72,mul_ln73_reg_663_reg__0_n_73,mul_ln73_reg_663_reg__0_n_74,mul_ln73_reg_663_reg__0_n_75,mul_ln73_reg_663_reg__0_n_76,mul_ln73_reg_663_reg__0_n_77,mul_ln73_reg_663_reg__0_n_78,mul_ln73_reg_663_reg__0_n_79,mul_ln73_reg_663_reg__0_n_80,mul_ln73_reg_663_reg__0_n_81,mul_ln73_reg_663_reg__0_n_82,mul_ln73_reg_663_reg__0_n_83,mul_ln73_reg_663_reg__0_n_84,mul_ln73_reg_663_reg__0_n_85,mul_ln73_reg_663_reg__0_n_86,mul_ln73_reg_663_reg__0_n_87,mul_ln73_reg_663_reg__0_n_88,mul_ln73_reg_663_reg__0_n_89,mul_ln73_reg_663_reg__0_n_90,mul_ln73_reg_663_reg__0_n_91,mul_ln73_reg_663_reg__0_n_92,mul_ln73_reg_663_reg__0_n_93,mul_ln73_reg_663_reg__0_n_94,mul_ln73_reg_663_reg__0_n_95,mul_ln73_reg_663_reg__0_n_96,mul_ln73_reg_663_reg__0_n_97,mul_ln73_reg_663_reg__0_n_98,mul_ln73_reg_663_reg__0_n_99,mul_ln73_reg_663_reg__0_n_100,mul_ln73_reg_663_reg__0_n_101,mul_ln73_reg_663_reg__0_n_102,mul_ln73_reg_663_reg__0_n_103,mul_ln73_reg_663_reg__0_n_104,mul_ln73_reg_663_reg__0_n_105,mul_ln73_reg_663_reg__0_n_106,mul_ln73_reg_663_reg__0_n_107,mul_ln73_reg_663_reg__0_n_108}),
        .PCOUT({mul_32ns_32ns_64_1_1_U32_n_20,mul_32ns_32ns_64_1_1_U32_n_21,mul_32ns_32ns_64_1_1_U32_n_22,mul_32ns_32ns_64_1_1_U32_n_23,mul_32ns_32ns_64_1_1_U32_n_24,mul_32ns_32ns_64_1_1_U32_n_25,mul_32ns_32ns_64_1_1_U32_n_26,mul_32ns_32ns_64_1_1_U32_n_27,mul_32ns_32ns_64_1_1_U32_n_28,mul_32ns_32ns_64_1_1_U32_n_29,mul_32ns_32ns_64_1_1_U32_n_30,mul_32ns_32ns_64_1_1_U32_n_31,mul_32ns_32ns_64_1_1_U32_n_32,mul_32ns_32ns_64_1_1_U32_n_33,mul_32ns_32ns_64_1_1_U32_n_34,mul_32ns_32ns_64_1_1_U32_n_35,mul_32ns_32ns_64_1_1_U32_n_36,mul_32ns_32ns_64_1_1_U32_n_37,mul_32ns_32ns_64_1_1_U32_n_38,mul_32ns_32ns_64_1_1_U32_n_39,mul_32ns_32ns_64_1_1_U32_n_40,mul_32ns_32ns_64_1_1_U32_n_41,mul_32ns_32ns_64_1_1_U32_n_42,mul_32ns_32ns_64_1_1_U32_n_43,mul_32ns_32ns_64_1_1_U32_n_44,mul_32ns_32ns_64_1_1_U32_n_45,mul_32ns_32ns_64_1_1_U32_n_46,mul_32ns_32ns_64_1_1_U32_n_47,mul_32ns_32ns_64_1_1_U32_n_48,mul_32ns_32ns_64_1_1_U32_n_49,mul_32ns_32ns_64_1_1_U32_n_50,mul_32ns_32ns_64_1_1_U32_n_51,mul_32ns_32ns_64_1_1_U32_n_52,mul_32ns_32ns_64_1_1_U32_n_53,mul_32ns_32ns_64_1_1_U32_n_54,mul_32ns_32ns_64_1_1_U32_n_55,mul_32ns_32ns_64_1_1_U32_n_56,mul_32ns_32ns_64_1_1_U32_n_57,mul_32ns_32ns_64_1_1_U32_n_58,mul_32ns_32ns_64_1_1_U32_n_59,mul_32ns_32ns_64_1_1_U32_n_60,mul_32ns_32ns_64_1_1_U32_n_61,mul_32ns_32ns_64_1_1_U32_n_62,mul_32ns_32ns_64_1_1_U32_n_63,mul_32ns_32ns_64_1_1_U32_n_64,mul_32ns_32ns_64_1_1_U32_n_65,mul_32ns_32ns_64_1_1_U32_n_66,mul_32ns_32ns_64_1_1_U32_n_67}),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,Q[0]}),
        .S(\indvar_flatten_reg_218[0]_i_28_n_3 ),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3:2]),
        .\ap_CS_fsm_reg[2]_0 (mul_32ns_32ns_64_1_1_U32_n_168),
        .\ap_CS_fsm_reg[3] (ap_enable_reg_pp0_iter10_reg_n_3),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(mul_32ns_32ns_64_1_1_U32_n_163),
        .ap_enable_reg_pp0_iter0_reg_0(mul_32ns_32ns_64_1_1_U32_n_167),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln128_reg_673_reg[0] (\icmp_ln128_reg_673_reg_n_3_[0] ),
        .imgInput_cols_c12_dout(imgInput_cols_c12_dout[16:0]),
        .imgInput_rows_c11_dout(imgInput_rows_c11_dout),
        .indvar_flatten_reg_218(indvar_flatten_reg_218),
        .indvar_flatten_reg_2180(indvar_flatten_reg_2180),
        .\indvar_flatten_reg_218[0]_i_27 ({\mul_ln73_reg_663_reg[16]__0_n_3 ,\mul_ln73_reg_663_reg[15]__0_n_3 }),
        .indvar_flatten_reg_218_reg(indvar_flatten_reg_218_reg[63:15]),
        .p__0({mul_32ns_32ns_64_1_1_U32_n_98,mul_32ns_32ns_64_1_1_U32_n_99,mul_32ns_32ns_64_1_1_U32_n_100,mul_32ns_32ns_64_1_1_U32_n_101,mul_32ns_32ns_64_1_1_U32_n_102,mul_32ns_32ns_64_1_1_U32_n_103,mul_32ns_32ns_64_1_1_U32_n_104,mul_32ns_32ns_64_1_1_U32_n_105,mul_32ns_32ns_64_1_1_U32_n_106,mul_32ns_32ns_64_1_1_U32_n_107,mul_32ns_32ns_64_1_1_U32_n_108,mul_32ns_32ns_64_1_1_U32_n_109,mul_32ns_32ns_64_1_1_U32_n_110,mul_32ns_32ns_64_1_1_U32_n_111,mul_32ns_32ns_64_1_1_U32_n_112,mul_32ns_32ns_64_1_1_U32_n_113,mul_32ns_32ns_64_1_1_U32_n_114}),
        .p__0_0({mul_32ns_32ns_64_1_1_U32_n_115,mul_32ns_32ns_64_1_1_U32_n_116,mul_32ns_32ns_64_1_1_U32_n_117,mul_32ns_32ns_64_1_1_U32_n_118,mul_32ns_32ns_64_1_1_U32_n_119,mul_32ns_32ns_64_1_1_U32_n_120,mul_32ns_32ns_64_1_1_U32_n_121,mul_32ns_32ns_64_1_1_U32_n_122,mul_32ns_32ns_64_1_1_U32_n_123,mul_32ns_32ns_64_1_1_U32_n_124,mul_32ns_32ns_64_1_1_U32_n_125,mul_32ns_32ns_64_1_1_U32_n_126,mul_32ns_32ns_64_1_1_U32_n_127,mul_32ns_32ns_64_1_1_U32_n_128,mul_32ns_32ns_64_1_1_U32_n_129,mul_32ns_32ns_64_1_1_U32_n_130,mul_32ns_32ns_64_1_1_U32_n_131,mul_32ns_32ns_64_1_1_U32_n_132,mul_32ns_32ns_64_1_1_U32_n_133,mul_32ns_32ns_64_1_1_U32_n_134,mul_32ns_32ns_64_1_1_U32_n_135,mul_32ns_32ns_64_1_1_U32_n_136,mul_32ns_32ns_64_1_1_U32_n_137,mul_32ns_32ns_64_1_1_U32_n_138,mul_32ns_32ns_64_1_1_U32_n_139,mul_32ns_32ns_64_1_1_U32_n_140,mul_32ns_32ns_64_1_1_U32_n_141,mul_32ns_32ns_64_1_1_U32_n_142,mul_32ns_32ns_64_1_1_U32_n_143,mul_32ns_32ns_64_1_1_U32_n_144,mul_32ns_32ns_64_1_1_U32_n_145,mul_32ns_32ns_64_1_1_U32_n_146,mul_32ns_32ns_64_1_1_U32_n_147,mul_32ns_32ns_64_1_1_U32_n_148,mul_32ns_32ns_64_1_1_U32_n_149,mul_32ns_32ns_64_1_1_U32_n_150,mul_32ns_32ns_64_1_1_U32_n_151,mul_32ns_32ns_64_1_1_U32_n_152,mul_32ns_32ns_64_1_1_U32_n_153,mul_32ns_32ns_64_1_1_U32_n_154,mul_32ns_32ns_64_1_1_U32_n_155,mul_32ns_32ns_64_1_1_U32_n_156,mul_32ns_32ns_64_1_1_U32_n_157,mul_32ns_32ns_64_1_1_U32_n_158,mul_32ns_32ns_64_1_1_U32_n_159,mul_32ns_32ns_64_1_1_U32_n_160,mul_32ns_32ns_64_1_1_U32_n_161,mul_32ns_32ns_64_1_1_U32_n_162}),
        .p_carry__10({mul_ln73_reg_663_reg_n_79,mul_ln73_reg_663_reg_n_80,mul_ln73_reg_663_reg_n_81,mul_ln73_reg_663_reg_n_82,mul_ln73_reg_663_reg_n_83,mul_ln73_reg_663_reg_n_84,mul_ln73_reg_663_reg_n_85,mul_ln73_reg_663_reg_n_86,mul_ln73_reg_663_reg_n_87,mul_ln73_reg_663_reg_n_88,mul_ln73_reg_663_reg_n_89,mul_ln73_reg_663_reg_n_90,mul_ln73_reg_663_reg_n_91,mul_ln73_reg_663_reg_n_92,mul_ln73_reg_663_reg_n_93,mul_ln73_reg_663_reg_n_94,mul_ln73_reg_663_reg_n_95,mul_ln73_reg_663_reg_n_96,mul_ln73_reg_663_reg_n_97,mul_ln73_reg_663_reg_n_98,mul_ln73_reg_663_reg_n_99,mul_ln73_reg_663_reg_n_100,mul_ln73_reg_663_reg_n_101,mul_ln73_reg_663_reg_n_102,mul_ln73_reg_663_reg_n_103,mul_ln73_reg_663_reg_n_104,mul_ln73_reg_663_reg_n_105,mul_ln73_reg_663_reg_n_106,mul_ln73_reg_663_reg_n_107,mul_ln73_reg_663_reg_n_108}),
        .p_carry__3({\mul_ln73_reg_663_reg_n_3_[16] ,\mul_ln73_reg_663_reg_n_3_[15] ,\mul_ln73_reg_663_reg_n_3_[14] ,\mul_ln73_reg_663_reg_n_3_[13] ,\mul_ln73_reg_663_reg_n_3_[12] ,\mul_ln73_reg_663_reg_n_3_[11] ,\mul_ln73_reg_663_reg_n_3_[10] ,\mul_ln73_reg_663_reg_n_3_[9] ,\mul_ln73_reg_663_reg_n_3_[8] ,\mul_ln73_reg_663_reg_n_3_[7] ,\mul_ln73_reg_663_reg_n_3_[6] ,\mul_ln73_reg_663_reg_n_3_[5] ,\mul_ln73_reg_663_reg_n_3_[4] ,\mul_ln73_reg_663_reg_n_3_[3] ,\mul_ln73_reg_663_reg_n_3_[2] ,\mul_ln73_reg_663_reg_n_3_[1] ,\mul_ln73_reg_663_reg_n_3_[0] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln73_reg_663_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_rows_c11_dout[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,imgInput_cols_c12_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln73_reg_663_reg_n_61,mul_ln73_reg_663_reg_n_62,mul_ln73_reg_663_reg_n_63,mul_ln73_reg_663_reg_n_64,mul_ln73_reg_663_reg_n_65,mul_ln73_reg_663_reg_n_66,mul_ln73_reg_663_reg_n_67,mul_ln73_reg_663_reg_n_68,mul_ln73_reg_663_reg_n_69,mul_ln73_reg_663_reg_n_70,mul_ln73_reg_663_reg_n_71,mul_ln73_reg_663_reg_n_72,mul_ln73_reg_663_reg_n_73,mul_ln73_reg_663_reg_n_74,mul_ln73_reg_663_reg_n_75,mul_ln73_reg_663_reg_n_76,mul_ln73_reg_663_reg_n_77,mul_ln73_reg_663_reg_n_78,mul_ln73_reg_663_reg_n_79,mul_ln73_reg_663_reg_n_80,mul_ln73_reg_663_reg_n_81,mul_ln73_reg_663_reg_n_82,mul_ln73_reg_663_reg_n_83,mul_ln73_reg_663_reg_n_84,mul_ln73_reg_663_reg_n_85,mul_ln73_reg_663_reg_n_86,mul_ln73_reg_663_reg_n_87,mul_ln73_reg_663_reg_n_88,mul_ln73_reg_663_reg_n_89,mul_ln73_reg_663_reg_n_90,mul_ln73_reg_663_reg_n_91,mul_ln73_reg_663_reg_n_92,mul_ln73_reg_663_reg_n_93,mul_ln73_reg_663_reg_n_94,mul_ln73_reg_663_reg_n_95,mul_ln73_reg_663_reg_n_96,mul_ln73_reg_663_reg_n_97,mul_ln73_reg_663_reg_n_98,mul_ln73_reg_663_reg_n_99,mul_ln73_reg_663_reg_n_100,mul_ln73_reg_663_reg_n_101,mul_ln73_reg_663_reg_n_102,mul_ln73_reg_663_reg_n_103,mul_ln73_reg_663_reg_n_104,mul_ln73_reg_663_reg_n_105,mul_ln73_reg_663_reg_n_106,mul_ln73_reg_663_reg_n_107,mul_ln73_reg_663_reg_n_108}),
        .PATTERNBDETECT(NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_32ns_64_1_1_U32_n_20,mul_32ns_32ns_64_1_1_U32_n_21,mul_32ns_32ns_64_1_1_U32_n_22,mul_32ns_32ns_64_1_1_U32_n_23,mul_32ns_32ns_64_1_1_U32_n_24,mul_32ns_32ns_64_1_1_U32_n_25,mul_32ns_32ns_64_1_1_U32_n_26,mul_32ns_32ns_64_1_1_U32_n_27,mul_32ns_32ns_64_1_1_U32_n_28,mul_32ns_32ns_64_1_1_U32_n_29,mul_32ns_32ns_64_1_1_U32_n_30,mul_32ns_32ns_64_1_1_U32_n_31,mul_32ns_32ns_64_1_1_U32_n_32,mul_32ns_32ns_64_1_1_U32_n_33,mul_32ns_32ns_64_1_1_U32_n_34,mul_32ns_32ns_64_1_1_U32_n_35,mul_32ns_32ns_64_1_1_U32_n_36,mul_32ns_32ns_64_1_1_U32_n_37,mul_32ns_32ns_64_1_1_U32_n_38,mul_32ns_32ns_64_1_1_U32_n_39,mul_32ns_32ns_64_1_1_U32_n_40,mul_32ns_32ns_64_1_1_U32_n_41,mul_32ns_32ns_64_1_1_U32_n_42,mul_32ns_32ns_64_1_1_U32_n_43,mul_32ns_32ns_64_1_1_U32_n_44,mul_32ns_32ns_64_1_1_U32_n_45,mul_32ns_32ns_64_1_1_U32_n_46,mul_32ns_32ns_64_1_1_U32_n_47,mul_32ns_32ns_64_1_1_U32_n_48,mul_32ns_32ns_64_1_1_U32_n_49,mul_32ns_32ns_64_1_1_U32_n_50,mul_32ns_32ns_64_1_1_U32_n_51,mul_32ns_32ns_64_1_1_U32_n_52,mul_32ns_32ns_64_1_1_U32_n_53,mul_32ns_32ns_64_1_1_U32_n_54,mul_32ns_32ns_64_1_1_U32_n_55,mul_32ns_32ns_64_1_1_U32_n_56,mul_32ns_32ns_64_1_1_U32_n_57,mul_32ns_32ns_64_1_1_U32_n_58,mul_32ns_32ns_64_1_1_U32_n_59,mul_32ns_32ns_64_1_1_U32_n_60,mul_32ns_32ns_64_1_1_U32_n_61,mul_32ns_32ns_64_1_1_U32_n_62,mul_32ns_32ns_64_1_1_U32_n_63,mul_32ns_32ns_64_1_1_U32_n_64,mul_32ns_32ns_64_1_1_U32_n_65,mul_32ns_32ns_64_1_1_U32_n_66,mul_32ns_32ns_64_1_1_U32_n_67}),
        .PCOUT(NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln73_reg_663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_19),
        .Q(\mul_ln73_reg_663_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_114),
        .Q(\mul_ln73_reg_663_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_9),
        .Q(\mul_ln73_reg_663_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_104),
        .Q(\mul_ln73_reg_663_reg[10]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_8),
        .Q(\mul_ln73_reg_663_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_103),
        .Q(\mul_ln73_reg_663_reg[11]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_7),
        .Q(\mul_ln73_reg_663_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_102),
        .Q(\mul_ln73_reg_663_reg[12]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_6),
        .Q(\mul_ln73_reg_663_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_101),
        .Q(\mul_ln73_reg_663_reg[13]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_5),
        .Q(\mul_ln73_reg_663_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_100),
        .Q(\mul_ln73_reg_663_reg[14]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_4),
        .Q(\mul_ln73_reg_663_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_99),
        .Q(\mul_ln73_reg_663_reg[15]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_3),
        .Q(\mul_ln73_reg_663_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_98),
        .Q(\mul_ln73_reg_663_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_18),
        .Q(\mul_ln73_reg_663_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_113),
        .Q(\mul_ln73_reg_663_reg[1]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_17),
        .Q(\mul_ln73_reg_663_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_112),
        .Q(\mul_ln73_reg_663_reg[2]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_16),
        .Q(\mul_ln73_reg_663_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_111),
        .Q(\mul_ln73_reg_663_reg[3]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_15),
        .Q(\mul_ln73_reg_663_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_110),
        .Q(\mul_ln73_reg_663_reg[4]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_14),
        .Q(\mul_ln73_reg_663_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_109),
        .Q(\mul_ln73_reg_663_reg[5]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_13),
        .Q(\mul_ln73_reg_663_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_108),
        .Q(\mul_ln73_reg_663_reg[6]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_12),
        .Q(\mul_ln73_reg_663_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_107),
        .Q(\mul_ln73_reg_663_reg[7]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_11),
        .Q(\mul_ln73_reg_663_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_106),
        .Q(\mul_ln73_reg_663_reg[8]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_10),
        .Q(\mul_ln73_reg_663_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U32_n_105),
        .Q(\mul_ln73_reg_663_reg[9]__0_n_3 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln73_reg_663_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({mul_32ns_32ns_64_1_1_U32_n_68,mul_32ns_32ns_64_1_1_U32_n_69,mul_32ns_32ns_64_1_1_U32_n_70,mul_32ns_32ns_64_1_1_U32_n_71,mul_32ns_32ns_64_1_1_U32_n_72,mul_32ns_32ns_64_1_1_U32_n_73,mul_32ns_32ns_64_1_1_U32_n_74,mul_32ns_32ns_64_1_1_U32_n_75,mul_32ns_32ns_64_1_1_U32_n_76,mul_32ns_32ns_64_1_1_U32_n_77,mul_32ns_32ns_64_1_1_U32_n_78,mul_32ns_32ns_64_1_1_U32_n_79,mul_32ns_32ns_64_1_1_U32_n_80,mul_32ns_32ns_64_1_1_U32_n_81,mul_32ns_32ns_64_1_1_U32_n_82,mul_32ns_32ns_64_1_1_U32_n_83,mul_32ns_32ns_64_1_1_U32_n_84,mul_32ns_32ns_64_1_1_U32_n_85,mul_32ns_32ns_64_1_1_U32_n_86,mul_32ns_32ns_64_1_1_U32_n_87,mul_32ns_32ns_64_1_1_U32_n_88,mul_32ns_32ns_64_1_1_U32_n_89,mul_32ns_32ns_64_1_1_U32_n_90,mul_32ns_32ns_64_1_1_U32_n_91,mul_32ns_32ns_64_1_1_U32_n_92,mul_32ns_32ns_64_1_1_U32_n_93,mul_32ns_32ns_64_1_1_U32_n_94,mul_32ns_32ns_64_1_1_U32_n_95,mul_32ns_32ns_64_1_1_U32_n_96,mul_32ns_32ns_64_1_1_U32_n_97}),
        .ACOUT(NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,imgInput_cols_c12_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED),
        .P({mul_ln73_reg_663_reg__0_n_61,mul_ln73_reg_663_reg__0_n_62,mul_ln73_reg_663_reg__0_n_63,mul_ln73_reg_663_reg__0_n_64,mul_ln73_reg_663_reg__0_n_65,mul_ln73_reg_663_reg__0_n_66,mul_ln73_reg_663_reg__0_n_67,mul_ln73_reg_663_reg__0_n_68,mul_ln73_reg_663_reg__0_n_69,mul_ln73_reg_663_reg__0_n_70,mul_ln73_reg_663_reg__0_n_71,mul_ln73_reg_663_reg__0_n_72,mul_ln73_reg_663_reg__0_n_73,mul_ln73_reg_663_reg__0_n_74,mul_ln73_reg_663_reg__0_n_75,mul_ln73_reg_663_reg__0_n_76,mul_ln73_reg_663_reg__0_n_77,mul_ln73_reg_663_reg__0_n_78,mul_ln73_reg_663_reg__0_n_79,mul_ln73_reg_663_reg__0_n_80,mul_ln73_reg_663_reg__0_n_81,mul_ln73_reg_663_reg__0_n_82,mul_ln73_reg_663_reg__0_n_83,mul_ln73_reg_663_reg__0_n_84,mul_ln73_reg_663_reg__0_n_85,mul_ln73_reg_663_reg__0_n_86,mul_ln73_reg_663_reg__0_n_87,mul_ln73_reg_663_reg__0_n_88,mul_ln73_reg_663_reg__0_n_89,mul_ln73_reg_663_reg__0_n_90,mul_ln73_reg_663_reg__0_n_91,mul_ln73_reg_663_reg__0_n_92,mul_ln73_reg_663_reg__0_n_93,mul_ln73_reg_663_reg__0_n_94,mul_ln73_reg_663_reg__0_n_95,mul_ln73_reg_663_reg__0_n_96,mul_ln73_reg_663_reg__0_n_97,mul_ln73_reg_663_reg__0_n_98,mul_ln73_reg_663_reg__0_n_99,mul_ln73_reg_663_reg__0_n_100,mul_ln73_reg_663_reg__0_n_101,mul_ln73_reg_663_reg__0_n_102,mul_ln73_reg_663_reg__0_n_103,mul_ln73_reg_663_reg__0_n_104,mul_ln73_reg_663_reg__0_n_105,mul_ln73_reg_663_reg__0_n_106,mul_ln73_reg_663_reg__0_n_107,mul_ln73_reg_663_reg__0_n_108}),
        .PATTERNBDETECT(NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_32ns_64_1_1_U32_n_115,mul_32ns_32ns_64_1_1_U32_n_116,mul_32ns_32ns_64_1_1_U32_n_117,mul_32ns_32ns_64_1_1_U32_n_118,mul_32ns_32ns_64_1_1_U32_n_119,mul_32ns_32ns_64_1_1_U32_n_120,mul_32ns_32ns_64_1_1_U32_n_121,mul_32ns_32ns_64_1_1_U32_n_122,mul_32ns_32ns_64_1_1_U32_n_123,mul_32ns_32ns_64_1_1_U32_n_124,mul_32ns_32ns_64_1_1_U32_n_125,mul_32ns_32ns_64_1_1_U32_n_126,mul_32ns_32ns_64_1_1_U32_n_127,mul_32ns_32ns_64_1_1_U32_n_128,mul_32ns_32ns_64_1_1_U32_n_129,mul_32ns_32ns_64_1_1_U32_n_130,mul_32ns_32ns_64_1_1_U32_n_131,mul_32ns_32ns_64_1_1_U32_n_132,mul_32ns_32ns_64_1_1_U32_n_133,mul_32ns_32ns_64_1_1_U32_n_134,mul_32ns_32ns_64_1_1_U32_n_135,mul_32ns_32ns_64_1_1_U32_n_136,mul_32ns_32ns_64_1_1_U32_n_137,mul_32ns_32ns_64_1_1_U32_n_138,mul_32ns_32ns_64_1_1_U32_n_139,mul_32ns_32ns_64_1_1_U32_n_140,mul_32ns_32ns_64_1_1_U32_n_141,mul_32ns_32ns_64_1_1_U32_n_142,mul_32ns_32ns_64_1_1_U32_n_143,mul_32ns_32ns_64_1_1_U32_n_144,mul_32ns_32ns_64_1_1_U32_n_145,mul_32ns_32ns_64_1_1_U32_n_146,mul_32ns_32ns_64_1_1_U32_n_147,mul_32ns_32ns_64_1_1_U32_n_148,mul_32ns_32ns_64_1_1_U32_n_149,mul_32ns_32ns_64_1_1_U32_n_150,mul_32ns_32ns_64_1_1_U32_n_151,mul_32ns_32ns_64_1_1_U32_n_152,mul_32ns_32ns_64_1_1_U32_n_153,mul_32ns_32ns_64_1_1_U32_n_154,mul_32ns_32ns_64_1_1_U32_n_155,mul_32ns_32ns_64_1_1_U32_n_156,mul_32ns_32ns_64_1_1_U32_n_157,mul_32ns_32ns_64_1_1_U32_n_158,mul_32ns_32ns_64_1_1_U32_n_159,mul_32ns_32ns_64_1_1_U32_n_160,mul_32ns_32ns_64_1_1_U32_n_161,mul_32ns_32ns_64_1_1_U32_n_162}),
        .PCOUT(NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    \op_assign_1_reg_819[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter8_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(op_assign_1_reg_8190));
  FDRE \op_assign_1_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[0]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[1]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[2]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[3]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[4] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[4]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[5] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[5]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[6] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[6]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[7] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[7]),
        .Q(D[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_100
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[1]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[1]),
        .O(p_reg_reg_i_100_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_101
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[0]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[0]),
        .O(p_reg_reg_i_101_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_102
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[7]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[7]),
        .O(p_reg_reg_i_102_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_103
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[6]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[6]),
        .O(p_reg_reg_i_103_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_104
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[5]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[5]),
        .O(p_reg_reg_i_104_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_105
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[4]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[4]),
        .O(p_reg_reg_i_105_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_106
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[7]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[7]),
        .O(p_reg_reg_i_106_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_107
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[6]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[6]),
        .O(p_reg_reg_i_107_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_108
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[5]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[5]),
        .O(p_reg_reg_i_108_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_109
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[4]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[4]),
        .O(p_reg_reg_i_109_n_3));
  CARRY4 p_reg_reg_i_25
       (.CI(p_reg_reg_i_26_n_3),
        .CO({NLW_p_reg_reg_i_25_CO_UNCONNECTED[3:1],p_reg_reg_i_25_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_25_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_26
       (.CI(p_reg_reg_i_27_n_3),
        .CO({p_reg_reg_i_26_n_3,p_reg_reg_i_26_n_4,p_reg_reg_i_26_n_5,p_reg_reg_i_26_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_32_n_3,p_reg_reg_i_33__0_n_3,sext_ln157_3_fu_549_p1[9:8]}),
        .O(add_ln157_2_fu_553_p2[11:8]),
        .S({p_reg_reg_i_36_n_3,p_reg_reg_i_37_n_3,p_reg_reg_i_38_n_3,p_reg_reg_i_39_n_3}));
  CARRY4 p_reg_reg_i_27
       (.CI(p_reg_reg_i_28_n_3),
        .CO({p_reg_reg_i_27_n_3,p_reg_reg_i_27_n_4,p_reg_reg_i_27_n_5,p_reg_reg_i_27_n_6}),
        .CYINIT(1'b0),
        .DI(sext_ln157_3_fu_549_p1[7:4]),
        .O(add_ln157_2_fu_553_p2[7:4]),
        .S({p_reg_reg_i_44_n_3,p_reg_reg_i_45_n_3,p_reg_reg_i_46_n_3,p_reg_reg_i_47_n_3}));
  CARRY4 p_reg_reg_i_28
       (.CI(1'b0),
        .CO({p_reg_reg_i_28_n_3,p_reg_reg_i_28_n_4,p_reg_reg_i_28_n_5,p_reg_reg_i_28_n_6}),
        .CYINIT(1'b0),
        .DI(sext_ln157_3_fu_549_p1[3:0]),
        .O(add_ln157_2_fu_553_p2[3:0]),
        .S({p_reg_reg_i_52_n_3,p_reg_reg_i_53_n_3,p_reg_reg_i_54_n_3,p_reg_reg_i_55_n_3}));
  CARRY4 p_reg_reg_i_29
       (.CI(p_reg_reg_i_30_n_3),
        .CO({NLW_p_reg_reg_i_29_CO_UNCONNECTED[3:1],p_reg_reg_i_29_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_29_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_30
       (.CI(p_reg_reg_i_31_n_3),
        .CO({p_reg_reg_i_30_n_3,p_reg_reg_i_30_n_4,p_reg_reg_i_30_n_5,p_reg_reg_i_30_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln1347_reg_703_pp0_iter5_reg_reg[7:4]),
        .O(ret_14_fu_445_p20_out[7:4]),
        .S({p_reg_reg_i_56_n_3,p_reg_reg_i_57_n_3,p_reg_reg_i_58_n_3,p_reg_reg_i_59_n_3}));
  CARRY4 p_reg_reg_i_31
       (.CI(1'b0),
        .CO({p_reg_reg_i_31_n_3,p_reg_reg_i_31_n_4,p_reg_reg_i_31_n_5,p_reg_reg_i_31_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln1347_reg_703_pp0_iter5_reg_reg[3:0]),
        .O(ret_14_fu_445_p20_out[3:0]),
        .S({p_reg_reg_i_60_n_3,p_reg_reg_i_61_n_3,p_reg_reg_i_62_n_3,p_reg_reg_i_63_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_i_26_0),
        .I1(vg_reg_778),
        .O(p_reg_reg_i_32_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_33__0
       (.I0(vg_reg_778),
        .I1(p_reg_reg_i_26_0),
        .O(p_reg_reg_i_33__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_34
       (.I0(add_ln157_1_fu_537_p2[8]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_35
       (.I0(add_ln157_1_fu_537_p2[7]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[8]));
  LUT3 #(
    .INIT(8'h53)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_i_26_0),
        .I1(p_reg_reg_i_26_1),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_36_n_3));
  LUT3 #(
    .INIT(8'h74)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_26_0),
        .I1(vg_reg_778),
        .I2(add_ln157_1_fu_537_p2[9]),
        .O(p_reg_reg_i_37_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_38
       (.I0(add_ln157_1_fu_537_p2[8]),
        .I1(add_ln157_fu_488_p2[9]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_38_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_39
       (.I0(add_ln157_1_fu_537_p2[7]),
        .I1(add_ln157_fu_488_p2[8]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_39_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_40
       (.I0(add_ln157_1_fu_537_p2[6]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_41
       (.I0(add_ln157_1_fu_537_p2[5]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_42
       (.I0(add_ln157_1_fu_537_p2[4]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[5]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_43
       (.I0(add_ln157_1_fu_537_p2[3]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_44
       (.I0(add_ln157_1_fu_537_p2[6]),
        .I1(add_ln157_fu_488_p2[7]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_44_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_45
       (.I0(add_ln157_1_fu_537_p2[5]),
        .I1(add_ln157_fu_488_p2[6]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_45_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_46
       (.I0(add_ln157_1_fu_537_p2[4]),
        .I1(add_ln157_fu_488_p2[5]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_46_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_47
       (.I0(add_ln157_1_fu_537_p2[3]),
        .I1(add_ln157_fu_488_p2[4]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_47_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_48
       (.I0(add_ln157_1_fu_537_p2[2]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_49
       (.I0(add_ln157_1_fu_537_p2[1]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[2]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_50
       (.I0(add_ln157_1_fu_537_p2[0]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_51
       (.I0(sext_ln157_2_fu_521_p1),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_52
       (.I0(add_ln157_1_fu_537_p2[2]),
        .I1(add_ln157_fu_488_p2[3]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_52_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_53
       (.I0(add_ln157_1_fu_537_p2[1]),
        .I1(add_ln157_fu_488_p2[2]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_53_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_54
       (.I0(add_ln157_1_fu_537_p2[0]),
        .I1(add_ln157_fu_488_p2[1]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_54_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_55
       (.I0(sext_ln157_2_fu_521_p1),
        .I1(add_ln157_fu_488_p2[0]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_55_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_56
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[7]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[7]),
        .O(p_reg_reg_i_56_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_57
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[6]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[6]),
        .O(p_reg_reg_i_57_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_58
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[5]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[5]),
        .O(p_reg_reg_i_58_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_59
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[4]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[4]),
        .O(p_reg_reg_i_59_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_60
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[3]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[3]),
        .O(p_reg_reg_i_60_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_61
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[2]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[2]),
        .O(p_reg_reg_i_61_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_62
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[1]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[1]),
        .O(p_reg_reg_i_62_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_63
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[0]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[0]),
        .O(p_reg_reg_i_63_n_3));
  CARRY4 p_reg_reg_i_69
       (.CI(1'b0),
        .CO({p_reg_reg_i_69_n_3,p_reg_reg_i_69_n_4,p_reg_reg_i_69_n_5,p_reg_reg_i_69_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln215_1_reg_750_pp0_iter5_reg[3:0]),
        .O({\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 [2:0],sext_ln157_2_fu_521_p1}),
        .S({p_reg_reg_i_88_n_3,p_reg_reg_i_89_n_3,p_reg_reg_i_90_n_3,p_reg_reg_i_91_n_3}));
  CARRY4 p_reg_reg_i_71
       (.CI(p_reg_reg_i_96_n_3),
        .CO({NLW_p_reg_reg_i_71_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_71_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_74
       (.CI(p_reg_reg_i_97_n_3),
        .CO({NLW_p_reg_reg_i_74_CO_UNCONNECTED[3:1],\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_74_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_88
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[3]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[3]),
        .O(p_reg_reg_i_88_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_89
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[2]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[2]),
        .O(p_reg_reg_i_89_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_90
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[1]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[1]),
        .O(p_reg_reg_i_90_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_91
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[0]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[0]),
        .O(p_reg_reg_i_91_n_3));
  CARRY4 p_reg_reg_i_95
       (.CI(1'b0),
        .CO({p_reg_reg_i_95_n_3,p_reg_reg_i_95_n_4,p_reg_reg_i_95_n_5,p_reg_reg_i_95_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln123_reg_696_pp0_iter5_reg_reg[3:0]),
        .O(sext_ln157_fu_472_p1[3:0]),
        .S({p_reg_reg_i_98_n_3,p_reg_reg_i_99_n_3,p_reg_reg_i_100_n_3,p_reg_reg_i_101_n_3}));
  CARRY4 p_reg_reg_i_96
       (.CI(p_reg_reg_i_95_n_3),
        .CO({p_reg_reg_i_96_n_3,p_reg_reg_i_96_n_4,p_reg_reg_i_96_n_5,p_reg_reg_i_96_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln123_reg_696_pp0_iter5_reg_reg[7:4]),
        .O(sext_ln157_fu_472_p1[7:4]),
        .S({p_reg_reg_i_102_n_3,p_reg_reg_i_103_n_3,p_reg_reg_i_104_n_3,p_reg_reg_i_105_n_3}));
  CARRY4 p_reg_reg_i_97
       (.CI(p_reg_reg_i_69_n_3),
        .CO({p_reg_reg_i_97_n_3,p_reg_reg_i_97_n_4,p_reg_reg_i_97_n_5,p_reg_reg_i_97_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln215_1_reg_750_pp0_iter5_reg[7:4]),
        .O(\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 [6:3]),
        .S({p_reg_reg_i_106_n_3,p_reg_reg_i_107_n_3,p_reg_reg_i_108_n_3,p_reg_reg_i_109_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_98
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[3]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[3]),
        .O(p_reg_reg_i_98_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_99
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[2]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[2]),
        .O(p_reg_reg_i_99_n_3));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[0]),
        .Q(r_V_reg_690_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[1]),
        .Q(r_V_reg_690_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[2]),
        .Q(r_V_reg_690_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[3]),
        .Q(r_V_reg_690_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[4]),
        .Q(r_V_reg_690_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[5]),
        .Q(r_V_reg_690_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[6]),
        .Q(r_V_reg_690_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[7]),
        .Q(r_V_reg_690_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[0]),
        .Q(r_V_reg_690_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[1]),
        .Q(r_V_reg_690_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[2]),
        .Q(r_V_reg_690_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[3]),
        .Q(r_V_reg_690_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[4]),
        .Q(r_V_reg_690_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[5]),
        .Q(r_V_reg_690_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[6]),
        .Q(r_V_reg_690_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[7]),
        .Q(r_V_reg_690_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[16]),
        .Q(r_V_reg_690[0]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[17]),
        .Q(r_V_reg_690[1]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[18]),
        .Q(r_V_reg_690[2]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[19]),
        .Q(r_V_reg_690[3]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[20]),
        .Q(r_V_reg_690[4]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[21]),
        .Q(r_V_reg_690[5]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[22]),
        .Q(r_V_reg_690[6]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[23]),
        .Q(r_V_reg_690[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h09000009)) 
    \vg_reg_778[0]_i_2 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .I1(g_V_reg_684_pp0_iter4_reg[6]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0),
        .I3(g_V_reg_684_pp0_iter4_reg[7]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[7]),
        .O(\vg_reg_778[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vg_reg_778[0]_i_3 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(g_V_reg_684_pp0_iter4_reg[3]),
        .I2(g_V_reg_684_pp0_iter4_reg[5]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .I4(g_V_reg_684_pp0_iter4_reg[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .O(\vg_reg_778[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vg_reg_778[0]_i_4 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I1(g_V_reg_684_pp0_iter4_reg[0]),
        .I2(g_V_reg_684_pp0_iter4_reg[2]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(g_V_reg_684_pp0_iter4_reg[1]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .O(\vg_reg_778[0]_i_4_n_3 ));
  FDRE \vg_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(vg_fu_403_p2),
        .Q(vg_reg_778),
        .R(1'b0));
  CARRY4 \vg_reg_778_reg[0]_i_1 
       (.CI(1'b0),
        .CO({vg_fu_403_p2,\vg_reg_778_reg[0]_i_1_n_4 ,\vg_reg_778_reg[0]_i_1_n_5 ,\vg_reg_778_reg[0]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({xf_cv_icvSaturate8u_cv_U_n_61,\vg_reg_778[0]_i_2_n_3 ,\vg_reg_778[0]_i_3_n_3 ,\vg_reg_778[0]_i_4_n_3 }));
  LUT2 #(
    .INIT(4'h1)) 
    \vmin_V_reg_745[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(vmin_V_reg_7450));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[0]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[1]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[2]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[3]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[4]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[5]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[6]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[7]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[0]),
        .Q(vmin_V_reg_745[0]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[1]),
        .Q(vmin_V_reg_745[1]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[2]),
        .Q(vmin_V_reg_745[2]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[3]),
        .Q(vmin_V_reg_745[3]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[4]),
        .Q(vmin_V_reg_745[4]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[5]),
        .Q(vmin_V_reg_745[5]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[6]),
        .Q(vmin_V_reg_745[6]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[7]),
        .Q(vmin_V_reg_745[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U
       (.B(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0),
        .DI(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23),
        .Q(add_ln213_1_reg_766[0]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .p_reg_reg(vmin_V_reg_745_pp0_iter5_reg[0]),
        .\q0_reg[0] (xf_cv_icvSaturate8u_cv_U_n_79),
        .\q0_reg[10] (xf_cv_icvSaturate8u_cv_U_n_65),
        .\q0_reg[10]_0 (xf_cv_icvSaturate8u_cv_U_n_89),
        .\q0_reg[11] (xf_cv_icvSaturate8u_cv_U_n_32),
        .\q0_reg[12] (p_0_in[6:0]),
        .\q0_reg[13] (xf_cv_icvSaturate8u_cv_U_n_33),
        .\q0_reg[14] (xf_cv_icvSaturate8u_cv_U_n_35),
        .\q0_reg[15] (xf_cv_icvSaturate8u_cv_U_n_34),
        .\q0_reg[1] (xf_cv_icvSaturate8u_cv_U_n_80),
        .\q0_reg[2] (xf_cv_icvSaturate8u_cv_U_n_81),
        .\q0_reg[3] (xf_cv_icvSaturate8u_cv_U_n_82),
        .\q0_reg[4] (xf_cv_icvSaturate8u_cv_U_n_83),
        .\q0_reg[5] (xf_cv_icvSaturate8u_cv_U_n_84),
        .\q0_reg[6] (xf_cv_icvSaturate8u_cv_U_n_85),
        .\q0_reg[7] (xf_cv_icvSaturate8u_cv_U_n_86),
        .\q0_reg[8] (xf_cv_icvSaturate8u_cv_U_n_87),
        .\q0_reg[9] (xf_cv_icvSaturate8u_cv_U_n_88),
        .q1_reg(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20),
        .q1_reg_0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21),
        .q1_reg_1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U
       (.A(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\q0_reg[0] (xf_cv_icvSaturate8u_cv_U_n_66),
        .\q0_reg[10] (xf_cv_icvSaturate8u_cv_U_n_76),
        .\q0_reg[11] (xf_cv_icvSaturate8u_cv_U_n_77),
        .\q0_reg[12] (xf_cv_icvSaturate8u_cv_U_n_63),
        .\q0_reg[13] (xf_cv_icvSaturate8u_cv_U_n_64),
        .\q0_reg[13]_0 (xf_cv_icvSaturate8u_cv_U_n_78),
        .\q0_reg[14] (xf_cv_icvSaturate8u_cv_U_n_20),
        .\q0_reg[16] (xf_cv_icvSaturate8u_cv_U_n_29),
        .\q0_reg[17] (xf_cv_icvSaturate8u_cv_U_n_31),
        .\q0_reg[18] (xf_cv_icvSaturate8u_cv_U_n_30),
        .\q0_reg[1] (xf_cv_icvSaturate8u_cv_U_n_67),
        .\q0_reg[2] (xf_cv_icvSaturate8u_cv_U_n_68),
        .\q0_reg[3] (xf_cv_icvSaturate8u_cv_U_n_69),
        .\q0_reg[4] (xf_cv_icvSaturate8u_cv_U_n_70),
        .\q0_reg[5] (xf_cv_icvSaturate8u_cv_U_n_71),
        .\q0_reg[6] (xf_cv_icvSaturate8u_cv_U_n_72),
        .\q0_reg[7] (xf_cv_icvSaturate8u_cv_U_n_73),
        .\q0_reg[8] (xf_cv_icvSaturate8u_cv_U_n_74),
        .\q0_reg[9] (xf_cv_icvSaturate8u_cv_U_n_75),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6:0]),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\zext_ln123_1_reg_730_reg[3] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26),
        .\zext_ln123_1_reg_730_reg[7] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24),
        .\zext_ln123_1_reg_730_reg[7]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25));
  LUT5 #(
    .INIT(32'h09000009)) 
    \vr_reg_772[0]_i_3 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .I1(zext_ln1347_1_reg_735[6]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0),
        .I3(zext_ln1347_1_reg_735[7]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[7]),
        .O(\vr_reg_772[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vr_reg_772[0]_i_4 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(zext_ln1347_1_reg_735[3]),
        .I2(zext_ln1347_1_reg_735[5]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .I4(zext_ln1347_1_reg_735[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .O(\vr_reg_772[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vr_reg_772[0]_i_5 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I1(zext_ln1347_1_reg_735[0]),
        .I2(zext_ln1347_1_reg_735[2]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(zext_ln1347_1_reg_735[1]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .O(\vr_reg_772[0]_i_5_n_3 ));
  FDRE \vr_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(vr_fu_395_p2),
        .Q(vr_reg_772),
        .R(1'b0));
  CARRY4 \vr_reg_772_reg[0]_i_1 
       (.CI(1'b0),
        .CO({vr_fu_395_p2,\vr_reg_772_reg[0]_i_1_n_4 ,\vr_reg_772_reg[0]_i_1_n_5 ,\vr_reg_772_reg[0]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({xf_cv_icvSaturate8u_cv_U_n_61,\vr_reg_772[0]_i_3_n_3 ,\vr_reg_772[0]_i_4_n_3 ,\vr_reg_772[0]_i_5_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv xf_cv_icvSaturate8u_cv_U
       (.A(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0[12]),
        .B(p_0_in),
        .D(vmin_V_fu_348_p20_out),
        .DI(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23),
        .I650(xf_cv_icvSaturate8u_cv_load_reg_719),
        .O({xf_cv_icvSaturate8u_cv_U_n_61,void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0}),
        .O411({xf_cv_icvSaturate8u_cv_U_n_36,xf_cv_icvSaturate8u_cv_U_n_37,xf_cv_icvSaturate8u_cv_U_n_38,xf_cv_icvSaturate8u_cv_U_n_39,xf_cv_icvSaturate8u_cv_U_n_40,xf_cv_icvSaturate8u_cv_U_n_41,xf_cv_icvSaturate8u_cv_U_n_42,xf_cv_icvSaturate8u_cv_U_n_43,xf_cv_icvSaturate8u_cv_U_n_44}),
        .Q(add_ln213_1_reg_766),
        .\add_ln213_1_reg_766_reg[7] (xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg),
        .\add_ln213_1_reg_766_reg[7]_0 (b_V_reg_677_pp0_iter4_reg),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(xf_cv_icvSaturate8u_cv_U_n_64),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter6_reg(xf_cv_icvSaturate8u_cv_U_n_65),
        .\b_V_reg_677_pp0_iter4_reg_reg[5] (add_ln213_1_fu_390_p2),
        .icmp_ln128_reg_673_pp0_iter2_reg(icmp_ln128_reg_673_pp0_iter2_reg),
        .icmp_ln128_reg_673_pp0_iter4_reg(icmp_ln128_reg_673_pp0_iter4_reg),
        .icmp_ln128_reg_673_pp0_iter9_reg(icmp_ln128_reg_673_pp0_iter9_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .p_reg_reg(vmin_V_reg_745_pp0_iter5_reg),
        .p_reg_reg_i_1__0(xf_cv_icvSaturate8u_cv_U_n_32),
        .\q0[10]_i_3 (xf_cv_icvSaturate8u_cv_U_n_89),
        .\q0_reg[0]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_79),
        .\q0_reg[10] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24),
        .\q0_reg[10]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20),
        .\q0_reg[11] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26),
        .\q0_reg[12] (xf_cv_icvSaturate8u_cv_U_n_63),
        .\q0_reg[12]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25),
        .\q0_reg[1]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_80),
        .\q0_reg[2]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_81),
        .\q0_reg[3]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_82),
        .\q0_reg[4]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_83),
        .\q0_reg[5]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_84),
        .\q0_reg[6]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_85),
        .\q0_reg[7]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_86),
        .\q0_reg[8] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21),
        .\q0_reg[8]_i_4 (xf_cv_icvSaturate8u_cv_U_n_87),
        .\q0_reg[9] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22),
        .\q0_reg[9]_i_4 (xf_cv_icvSaturate8u_cv_U_n_88),
        .q1_reg(xf_cv_icvSaturate8u_cv_U_n_33),
        .q1_reg_0(xf_cv_icvSaturate8u_cv_U_n_34),
        .q1_reg_1(xf_cv_icvSaturate8u_cv_U_n_35),
        .q1_reg_2(ap_enable_reg_pp0_iter1_reg_n_3),
        .q1_reg_3(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .q1_reg_4(ap_enable_reg_pp0_iter10_reg_n_3),
        .q1_reg_5(r_V_reg_690_pp0_iter3_reg),
        .q2_reg(b_V_reg_677),
        .q2_reg_0(g_V_reg_684),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n),
        .\vg_reg_778_reg[0] (zext_ln123_1_reg_730_reg),
        .\vmin_V_reg_745_reg[7] (b_V_reg_677_pp0_iter3_reg),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\zext_ln123_1_reg_730_reg[7] (xf_cv_icvSaturate8u_cv_U_n_20),
        .\zext_ln123_1_reg_730_reg[7]_0 (xf_cv_icvSaturate8u_cv_U_n_29),
        .\zext_ln123_1_reg_730_reg[7]_1 (xf_cv_icvSaturate8u_cv_U_n_30),
        .\zext_ln123_1_reg_730_reg[7]_10 (xf_cv_icvSaturate8u_cv_U_n_73),
        .\zext_ln123_1_reg_730_reg[7]_11 (xf_cv_icvSaturate8u_cv_U_n_74),
        .\zext_ln123_1_reg_730_reg[7]_12 (xf_cv_icvSaturate8u_cv_U_n_75),
        .\zext_ln123_1_reg_730_reg[7]_13 (xf_cv_icvSaturate8u_cv_U_n_76),
        .\zext_ln123_1_reg_730_reg[7]_14 (xf_cv_icvSaturate8u_cv_U_n_77),
        .\zext_ln123_1_reg_730_reg[7]_15 (xf_cv_icvSaturate8u_cv_U_n_78),
        .\zext_ln123_1_reg_730_reg[7]_16 ({\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] }),
        .\zext_ln123_1_reg_730_reg[7]_2 (xf_cv_icvSaturate8u_cv_U_n_31),
        .\zext_ln123_1_reg_730_reg[7]_3 (xf_cv_icvSaturate8u_cv_U_n_66),
        .\zext_ln123_1_reg_730_reg[7]_4 (xf_cv_icvSaturate8u_cv_U_n_67),
        .\zext_ln123_1_reg_730_reg[7]_5 (xf_cv_icvSaturate8u_cv_U_n_68),
        .\zext_ln123_1_reg_730_reg[7]_6 (xf_cv_icvSaturate8u_cv_U_n_69),
        .\zext_ln123_1_reg_730_reg[7]_7 (xf_cv_icvSaturate8u_cv_U_n_70),
        .\zext_ln123_1_reg_730_reg[7]_8 (xf_cv_icvSaturate8u_cv_U_n_71),
        .\zext_ln123_1_reg_730_reg[7]_9 (xf_cv_icvSaturate8u_cv_U_n_72));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[0]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[1]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[2]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[3]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[4]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[5]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[6]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[7]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_44),
        .Q(zext_ln123_1_reg_730_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_43),
        .Q(zext_ln123_1_reg_730_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_42),
        .Q(zext_ln123_1_reg_730_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_41),
        .Q(zext_ln123_1_reg_730_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[4] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_40),
        .Q(zext_ln123_1_reg_730_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[5] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_39),
        .Q(zext_ln123_1_reg_730_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[6] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_38),
        .Q(zext_ln123_1_reg_730_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[7] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_37),
        .Q(zext_ln123_1_reg_730_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[8] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_36),
        .Q(zext_ln123_1_reg_730_reg[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln123_reg_696[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(zext_ln123_reg_696_reg0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[0]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[1]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[2]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[3]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[4]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[5]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[6]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[7]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[0]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[1]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[2]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[3]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[4]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[5]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[6]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[7]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[0]),
        .Q(zext_ln123_reg_696_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[1]),
        .Q(zext_ln123_reg_696_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[2]),
        .Q(zext_ln123_reg_696_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[3]),
        .Q(zext_ln123_reg_696_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[4]),
        .Q(zext_ln123_reg_696_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[5]),
        .Q(zext_ln123_reg_696_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[6]),
        .Q(zext_ln123_reg_696_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[7]),
        .Q(zext_ln123_reg_696_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[0]),
        .Q(zext_ln1347_1_reg_735[0]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[1] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[1]),
        .Q(zext_ln1347_1_reg_735[1]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[2]),
        .Q(zext_ln1347_1_reg_735[2]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[3]),
        .Q(zext_ln1347_1_reg_735[3]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[4]),
        .Q(zext_ln1347_1_reg_735[4]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[5] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[5]),
        .Q(zext_ln1347_1_reg_735[5]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[6] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[6]),
        .Q(zext_ln1347_1_reg_735[6]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[7] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[7]),
        .Q(zext_ln1347_1_reg_735[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[0]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[1]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[2]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[3]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[4]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[5]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[6]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[7]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3 ));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[0]),
        .Q(zext_ln1347_reg_703_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[1]),
        .Q(zext_ln1347_reg_703_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[2]),
        .Q(zext_ln1347_reg_703_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[3]),
        .Q(zext_ln1347_reg_703_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[4]),
        .Q(zext_ln1347_reg_703_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[5]),
        .Q(zext_ln1347_reg_703_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[6]),
        .Q(zext_ln1347_reg_703_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[7]),
        .Q(zext_ln1347_reg_703_reg[7]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[0]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[1]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[2]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[3]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[4]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[5]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[6]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[7]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb
   (A,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
    \zext_ln123_1_reg_730_reg[7] ,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[3] ,
    \q0_reg[11] ,
    ap_clk,
    \q0_reg[10] ,
    \q0_reg[9] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[13] ,
    \q0_reg[18] ,
    \q0_reg[17] ,
    \q0_reg[16] ,
    \q0_reg[14] ,
    \q0_reg[13]_0 ,
    \q0_reg[12] ,
    ap_enable_reg_pp0_iter5,
    ap_block_pp0_stage0_11001,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0);
  output [19:0]A;
  output void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  output \zext_ln123_1_reg_730_reg[7] ;
  output \zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[3] ;
  input \q0_reg[11] ;
  input ap_clk;
  input \q0_reg[10] ;
  input \q0_reg[9] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input \q0_reg[1] ;
  input \q0_reg[0] ;
  input \q0_reg[13] ;
  input \q0_reg[18] ;
  input \q0_reg[17] ;
  input \q0_reg[16] ;
  input \q0_reg[14] ;
  input \q0_reg[13]_0 ;
  input \q0_reg[12] ;
  input ap_enable_reg_pp0_iter5;
  input ap_block_pp0_stage0_11001;
  input [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;

  wire [19:0]A;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14] ;
  wire \q0_reg[16] ;
  wire \q0_reg[17] ;
  wire \q0_reg[18] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire \zext_ln123_1_reg_730_reg[3] ;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire \zext_ln123_1_reg_730_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom_U
       (.A(A),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[13]_1 (\q0_reg[13]_0 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[16]_0 (\q0_reg[16] ),
        .\q0_reg[17]_0 (\q0_reg[17] ),
        .\q0_reg[18]_0 (\q0_reg[18] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0),
        .\zext_ln123_1_reg_730_reg[3] (\zext_ln123_1_reg_730_reg[3] ),
        .\zext_ln123_1_reg_730_reg[7] (\zext_ln123_1_reg_730_reg[7] ),
        .\zext_ln123_1_reg_730_reg[7]_0 (\zext_ln123_1_reg_730_reg[7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom
   (A,
    ap_enable_reg_pp0_iter5_reg,
    \zext_ln123_1_reg_730_reg[7] ,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[3] ,
    \q0_reg[11]_0 ,
    ap_clk,
    \q0_reg[10]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[18]_0 ,
    \q0_reg[17]_0 ,
    \q0_reg[16]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[13]_1 ,
    \q0_reg[12]_0 ,
    ap_enable_reg_pp0_iter5,
    ap_block_pp0_stage0_11001,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0);
  output [19:0]A;
  output ap_enable_reg_pp0_iter5_reg;
  output \zext_ln123_1_reg_730_reg[7] ;
  output \zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[3] ;
  input \q0_reg[11]_0 ;
  input ap_clk;
  input \q0_reg[10]_0 ;
  input \q0_reg[9]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[18]_0 ;
  input \q0_reg[17]_0 ;
  input \q0_reg[16]_0 ;
  input \q0_reg[14]_0 ;
  input \q0_reg[13]_1 ;
  input \q0_reg[12]_0 ;
  input ap_enable_reg_pp0_iter5;
  input ap_block_pp0_stage0_11001;
  input [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;

  wire [19:0]A;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire \q0[15]_i_1_n_3 ;
  wire \q0[15]_i_2__0_n_3 ;
  wire \q0[19]_i_2_n_3 ;
  wire \q0[19]_i_4_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[13]_1 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[16]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[18]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire \zext_ln123_1_reg_730_reg[3] ;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire \zext_ln123_1_reg_730_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000011155555)) 
    \q0[10]_i_7 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .O(\zext_ln123_1_reg_730_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter5_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0000557F)) 
    \q0[11]_i_5 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .O(\zext_ln123_1_reg_730_reg[3] ));
  LUT5 #(
    .INIT(32'h0000557F)) 
    \q0[12]_i_3 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .O(\zext_ln123_1_reg_730_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[15]_i_1 
       (.I0(\q0[15]_i_2__0_n_3 ),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .O(\q0[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0376)) 
    \q0[15]_i_2__0 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .O(\q0[15]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[19]_i_2 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I2(\q0[19]_i_4_n_3 ),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .O(\q0[19]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[19]_i_4 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .O(\q0[19]_i_4_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[0]_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[10]_0 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[11]_0 ),
        .Q(A[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[12]_0 ),
        .Q(A[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[13]_1 ),
        .Q(A[13]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[14]_0 ),
        .Q(A[14]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0[15]_i_1_n_3 ),
        .Q(A[15]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[16]_0 ),
        .Q(A[16]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[17]_0 ),
        .Q(A[17]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[18]_0 ),
        .Q(A[18]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0[19]_i_2_n_3 ),
        .Q(A[19]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[1]_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[2]_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[3]_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[4]_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[5]_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[6]_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[7]_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[8]_0 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[9]_0 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud
   (B,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    DI,
    \q0_reg[9] ,
    ap_clk,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[10] ,
    \q0_reg[15] ,
    \q0_reg[14] ,
    \q0_reg[13] ,
    \q0_reg[11] ,
    \q0_reg[10]_0 ,
    ap_enable_reg_pp0_iter6,
    ap_block_pp0_stage0_11001,
    \q0_reg[12] ,
    Q,
    p_reg_reg);
  output [16:0]B;
  output q1_reg;
  output q1_reg_0;
  output q1_reg_1;
  output [0:0]DI;
  input \q0_reg[9] ;
  input ap_clk;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input \q0_reg[1] ;
  input \q0_reg[0] ;
  input \q0_reg[10] ;
  input \q0_reg[15] ;
  input \q0_reg[14] ;
  input \q0_reg[13] ;
  input \q0_reg[11] ;
  input \q0_reg[10]_0 ;
  input ap_enable_reg_pp0_iter6;
  input ap_block_pp0_stage0_11001;
  input [6:0]\q0_reg[12] ;
  input [0:0]Q;
  input [0:0]p_reg_reg;

  wire [16:0]B;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [0:0]p_reg_reg;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11] ;
  wire [6:0]\q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire \q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom_U
       (.B(B),
        .DI(DI),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .p_reg_reg(p_reg_reg),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .q1_reg(q1_reg),
        .q1_reg_0(q1_reg_0),
        .q1_reg_1(q1_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom
   (B,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    DI,
    \q0_reg[9]_0 ,
    ap_clk,
    \q0_reg[8]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[10]_1 ,
    ap_enable_reg_pp0_iter6,
    ap_block_pp0_stage0_11001,
    \q0_reg[12]_0 ,
    Q,
    p_reg_reg);
  output [16:0]B;
  output q1_reg;
  output q1_reg_0;
  output q1_reg_1;
  output [0:0]DI;
  input \q0_reg[9]_0 ;
  input ap_clk;
  input \q0_reg[8]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[15]_0 ;
  input \q0_reg[14]_0 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[10]_1 ;
  input ap_enable_reg_pp0_iter6;
  input ap_block_pp0_stage0_11001;
  input [6:0]\q0_reg[12]_0 ;
  input [0:0]Q;
  input [0:0]p_reg_reg;

  wire [16:0]B;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [0:0]p_reg_reg;
  wire \q0[12]_i_1__0_n_3 ;
  wire \q0[12]_i_2__0_n_3 ;
  wire \q0[16]_i_2__0_n_3 ;
  wire \q0[16]_i_3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[11]_0 ;
  wire [6:0]\q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0;

  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_12__1
       (.I0(Q),
        .I1(p_reg_reg),
        .O(DI));
  LUT6 #(
    .INIT(64'h5557FFFFFFFFFFFF)) 
    \q0[10]_i_3 
       (.I0(\q0_reg[12]_0 [4]),
        .I1(\q0_reg[12]_0 [2]),
        .I2(\q0_reg[12]_0 [0]),
        .I3(\q0_reg[12]_0 [1]),
        .I4(\q0_reg[12]_0 [3]),
        .I5(\q0_reg[12]_0 [5]),
        .O(q1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[12]_i_1__0 
       (.I0(\q0[12]_i_2__0_n_3 ),
        .I1(\q0_reg[12]_0 [6]),
        .O(\q0[12]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h000000007FFF0754)) 
    \q0[12]_i_2__0 
       (.I0(\q0_reg[12]_0 [0]),
        .I1(\q0_reg[12]_0 [1]),
        .I2(\q0_reg[12]_0 [2]),
        .I3(\q0_reg[12]_0 [3]),
        .I4(\q0_reg[12]_0 [4]),
        .I5(\q0_reg[12]_0 [5]),
        .O(\q0[12]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[16]_i_2__0 
       (.I0(\q0_reg[12]_0 [5]),
        .I1(\q0_reg[12]_0 [3]),
        .I2(\q0[16]_i_3_n_3 ),
        .I3(\q0_reg[12]_0 [2]),
        .I4(\q0_reg[12]_0 [4]),
        .I5(\q0_reg[12]_0 [6]),
        .O(\q0[16]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[16]_i_3 
       (.I0(\q0_reg[12]_0 [0]),
        .I1(\q0_reg[12]_0 [1]),
        .O(\q0[16]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \q0[8]_i_3 
       (.I0(\q0_reg[12]_0 [3]),
        .I1(\q0_reg[12]_0 [1]),
        .I2(\q0_reg[12]_0 [0]),
        .I3(\q0_reg[12]_0 [2]),
        .I4(\q0_reg[12]_0 [4]),
        .O(q1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_block_pp0_stage0_11001),
        .O(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \q0[9]_i_3 
       (.I0(\q0_reg[12]_0 [2]),
        .I1(\q0_reg[12]_0 [0]),
        .I2(\q0_reg[12]_0 [1]),
        .I3(\q0_reg[12]_0 [3]),
        .O(q1_reg_1));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[0]_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[10]_1 ),
        .Q(B[10]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[11]_0 ),
        .Q(B[11]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0[12]_i_1__0_n_3 ),
        .Q(B[12]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[13]_0 ),
        .Q(B[13]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[14]_0 ),
        .Q(B[14]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[15]_0 ),
        .Q(B[15]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0[16]_i_2__0_n_3 ),
        .Q(B[16]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[1]_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[2]_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[3]_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[4]_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[5]_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[6]_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[7]_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[8]_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[9]_0 ),
        .Q(B[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv
   (I650,
    ap_block_pp0_stage0_11001,
    B,
    \zext_ln123_1_reg_730_reg[7] ,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[7]_1 ,
    \zext_ln123_1_reg_730_reg[7]_2 ,
    p_reg_reg_i_1__0,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    O411,
    D,
    \b_V_reg_677_pp0_iter4_reg_reg[5] ,
    O,
    \q0_reg[12] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter6_reg,
    \zext_ln123_1_reg_730_reg[7]_3 ,
    \zext_ln123_1_reg_730_reg[7]_4 ,
    \zext_ln123_1_reg_730_reg[7]_5 ,
    \zext_ln123_1_reg_730_reg[7]_6 ,
    \zext_ln123_1_reg_730_reg[7]_7 ,
    \zext_ln123_1_reg_730_reg[7]_8 ,
    \zext_ln123_1_reg_730_reg[7]_9 ,
    \zext_ln123_1_reg_730_reg[7]_10 ,
    \zext_ln123_1_reg_730_reg[7]_11 ,
    \zext_ln123_1_reg_730_reg[7]_12 ,
    \zext_ln123_1_reg_730_reg[7]_13 ,
    \zext_ln123_1_reg_730_reg[7]_14 ,
    \zext_ln123_1_reg_730_reg[7]_15 ,
    \q0_reg[0]_i_3__0 ,
    \q0_reg[1]_i_3__0 ,
    \q0_reg[2]_i_3__0 ,
    \q0_reg[3]_i_3__0 ,
    \q0_reg[4]_i_3__0 ,
    \q0_reg[5]_i_3__0 ,
    \q0_reg[6]_i_3__0 ,
    \q0_reg[7]_i_3__0 ,
    \q0_reg[8]_i_4 ,
    \q0_reg[9]_i_4 ,
    \q0[10]_i_3 ,
    ap_clk,
    icmp_ln128_reg_673_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    icmp_ln128_reg_673_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    q1_reg_2,
    imgInput_data_empty_n,
    q1_reg_3,
    rgb2hsv_data_full_n,
    q1_reg_4,
    icmp_ln128_reg_673_pp0_iter9_reg,
    DI,
    Q,
    p_reg_reg,
    q2_reg,
    q2_reg_0,
    \vmin_V_reg_745_reg[7] ,
    q1_reg_5,
    \vg_reg_778_reg[0] ,
    \add_ln213_1_reg_766_reg[7] ,
    \add_ln213_1_reg_766_reg[7]_0 ,
    A,
    \q0_reg[12]_0 ,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
    ap_enable_reg_pp0_iter6,
    \zext_ln123_1_reg_730_reg[7]_16 ,
    \q0_reg[10] ,
    \q0_reg[11] ,
    \q0_reg[8] ,
    \q0_reg[9] ,
    \q0_reg[10]_0 );
  output [7:0]I650;
  output ap_block_pp0_stage0_11001;
  output [7:0]B;
  output \zext_ln123_1_reg_730_reg[7] ;
  output [7:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  output \zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[7]_1 ;
  output \zext_ln123_1_reg_730_reg[7]_2 ;
  output p_reg_reg_i_1__0;
  output q1_reg;
  output q1_reg_0;
  output q1_reg_1;
  output [8:0]O411;
  output [7:0]D;
  output [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  output [1:0]O;
  output \q0_reg[12] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter6_reg;
  output \zext_ln123_1_reg_730_reg[7]_3 ;
  output \zext_ln123_1_reg_730_reg[7]_4 ;
  output \zext_ln123_1_reg_730_reg[7]_5 ;
  output \zext_ln123_1_reg_730_reg[7]_6 ;
  output \zext_ln123_1_reg_730_reg[7]_7 ;
  output \zext_ln123_1_reg_730_reg[7]_8 ;
  output \zext_ln123_1_reg_730_reg[7]_9 ;
  output \zext_ln123_1_reg_730_reg[7]_10 ;
  output \zext_ln123_1_reg_730_reg[7]_11 ;
  output \zext_ln123_1_reg_730_reg[7]_12 ;
  output \zext_ln123_1_reg_730_reg[7]_13 ;
  output \zext_ln123_1_reg_730_reg[7]_14 ;
  output \zext_ln123_1_reg_730_reg[7]_15 ;
  output \q0_reg[0]_i_3__0 ;
  output \q0_reg[1]_i_3__0 ;
  output \q0_reg[2]_i_3__0 ;
  output \q0_reg[3]_i_3__0 ;
  output \q0_reg[4]_i_3__0 ;
  output \q0_reg[5]_i_3__0 ;
  output \q0_reg[6]_i_3__0 ;
  output \q0_reg[7]_i_3__0 ;
  output \q0_reg[8]_i_4 ;
  output \q0_reg[9]_i_4 ;
  output \q0[10]_i_3 ;
  input ap_clk;
  input icmp_ln128_reg_673_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln128_reg_673_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input q1_reg_2;
  input imgInput_data_empty_n;
  input q1_reg_3;
  input rgb2hsv_data_full_n;
  input q1_reg_4;
  input icmp_ln128_reg_673_pp0_iter9_reg;
  input [0:0]DI;
  input [7:0]Q;
  input [7:0]p_reg_reg;
  input [7:0]q2_reg;
  input [7:0]q2_reg_0;
  input [7:0]\vmin_V_reg_745_reg[7] ;
  input [7:0]q1_reg_5;
  input [8:0]\vg_reg_778_reg[0] ;
  input [7:0]\add_ln213_1_reg_766_reg[7] ;
  input [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  input [0:0]A;
  input \q0_reg[12]_0 ;
  input void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  input ap_enable_reg_pp0_iter6;
  input [7:0]\zext_ln123_1_reg_730_reg[7]_16 ;
  input \q0_reg[10] ;
  input \q0_reg[11] ;
  input \q0_reg[8] ;
  input \q0_reg[9] ;
  input \q0_reg[10]_0 ;

  wire [0:0]A;
  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]I650;
  wire [1:0]O;
  wire [8:0]O411;
  wire [7:0]Q;
  wire [7:0]\add_ln213_1_reg_766_reg[7] ;
  wire [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg;
  wire [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  wire icmp_ln128_reg_673_pp0_iter2_reg;
  wire icmp_ln128_reg_673_pp0_iter4_reg;
  wire icmp_ln128_reg_673_pp0_iter9_reg;
  wire imgInput_data_empty_n;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_1__0;
  wire \q0[10]_i_3 ;
  wire \q0_reg[0]_i_3__0 ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[1]_i_3__0 ;
  wire \q0_reg[2]_i_3__0 ;
  wire \q0_reg[3]_i_3__0 ;
  wire \q0_reg[4]_i_3__0 ;
  wire \q0_reg[5]_i_3__0 ;
  wire \q0_reg[6]_i_3__0 ;
  wire \q0_reg[7]_i_3__0 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_i_4 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_i_4 ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire q1_reg_3;
  wire q1_reg_4;
  wire [7:0]q1_reg_5;
  wire [7:0]q2_reg;
  wire [7:0]q2_reg_0;
  wire rgb2hsv_data_full_n;
  wire [8:0]\vg_reg_778_reg[0] ;
  wire [7:0]\vmin_V_reg_745_reg[7] ;
  wire [7:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire \zext_ln123_1_reg_730_reg[7]_0 ;
  wire \zext_ln123_1_reg_730_reg[7]_1 ;
  wire \zext_ln123_1_reg_730_reg[7]_10 ;
  wire \zext_ln123_1_reg_730_reg[7]_11 ;
  wire \zext_ln123_1_reg_730_reg[7]_12 ;
  wire \zext_ln123_1_reg_730_reg[7]_13 ;
  wire \zext_ln123_1_reg_730_reg[7]_14 ;
  wire \zext_ln123_1_reg_730_reg[7]_15 ;
  wire [7:0]\zext_ln123_1_reg_730_reg[7]_16 ;
  wire \zext_ln123_1_reg_730_reg[7]_2 ;
  wire \zext_ln123_1_reg_730_reg[7]_3 ;
  wire \zext_ln123_1_reg_730_reg[7]_4 ;
  wire \zext_ln123_1_reg_730_reg[7]_5 ;
  wire \zext_ln123_1_reg_730_reg[7]_6 ;
  wire \zext_ln123_1_reg_730_reg[7]_7 ;
  wire \zext_ln123_1_reg_730_reg[7]_8 ;
  wire \zext_ln123_1_reg_730_reg[7]_9 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U
       (.A(A),
        .D(D),
        .DI(DI),
        .I650(I650),
        .O(B[3:0]),
        .O411(O411),
        .Q(Q),
        .\add_ln213_1_reg_766_reg[7] (\add_ln213_1_reg_766_reg[7] ),
        .\add_ln213_1_reg_766_reg[7]_0 (\add_ln213_1_reg_766_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_11001),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .\b_V_reg_677_pp0_iter4_reg_reg[5] (\b_V_reg_677_pp0_iter4_reg_reg[5] ),
        .icmp_ln128_reg_673_pp0_iter2_reg(icmp_ln128_reg_673_pp0_iter2_reg),
        .icmp_ln128_reg_673_pp0_iter4_reg(icmp_ln128_reg_673_pp0_iter4_reg),
        .icmp_ln128_reg_673_pp0_iter9_reg(icmp_ln128_reg_673_pp0_iter9_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_i_1__0_0(p_reg_reg_i_1__0),
        .\q0[10]_i_3 (\q0[10]_i_3 ),
        .\q0_reg[0]_i_3__0_0 (\q0_reg[0]_i_3__0 ),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[10]_0 (\q0_reg[10]_0 ),
        .\q0_reg[11] (\q0_reg[11] ),
        .\q0_reg[12] (\q0_reg[12] ),
        .\q0_reg[12]_0 (\q0_reg[12]_0 ),
        .\q0_reg[1]_i_3__0_0 (\q0_reg[1]_i_3__0 ),
        .\q0_reg[2]_i_3__0_0 (\q0_reg[2]_i_3__0 ),
        .\q0_reg[3]_i_3__0_0 (\q0_reg[3]_i_3__0 ),
        .\q0_reg[4]_i_3__0_0 (\q0_reg[4]_i_3__0 ),
        .\q0_reg[5]_i_3__0_0 (\q0_reg[5]_i_3__0 ),
        .\q0_reg[6]_i_3__0_0 (\q0_reg[6]_i_3__0 ),
        .\q0_reg[7]_i_3__0_0 (\q0_reg[7]_i_3__0 ),
        .\q0_reg[8] (\q0_reg[8] ),
        .\q0_reg[8]_i_4_0 (\q0_reg[8]_i_4 ),
        .\q0_reg[9] (\q0_reg[9] ),
        .\q0_reg[9]_i_4_0 (\q0_reg[9]_i_4 ),
        .q1_reg_0(B[7:4]),
        .q1_reg_1(q1_reg),
        .q1_reg_2(q1_reg_0),
        .q1_reg_3(q1_reg_1),
        .q1_reg_4(q1_reg_2),
        .q1_reg_5(q1_reg_3),
        .q1_reg_6(q1_reg_4),
        .q1_reg_7(q1_reg_5),
        .q2_reg_0(q2_reg),
        .q2_reg_1(q2_reg_0),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n),
        .\vg_reg_778_reg[0] (\vg_reg_778_reg[0] ),
        .\vmin_V_reg_745_reg[7] (\vmin_V_reg_745_reg[7] ),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\zext_ln123_1_reg_730_reg[3] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3:0]),
        .\zext_ln123_1_reg_730_reg[7] (\zext_ln123_1_reg_730_reg[7] ),
        .\zext_ln123_1_reg_730_reg[7]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[7:4]),
        .\zext_ln123_1_reg_730_reg[7]_1 (\zext_ln123_1_reg_730_reg[7]_0 ),
        .\zext_ln123_1_reg_730_reg[7]_10 (\zext_ln123_1_reg_730_reg[7]_9 ),
        .\zext_ln123_1_reg_730_reg[7]_11 (\zext_ln123_1_reg_730_reg[7]_10 ),
        .\zext_ln123_1_reg_730_reg[7]_12 (\zext_ln123_1_reg_730_reg[7]_11 ),
        .\zext_ln123_1_reg_730_reg[7]_13 (\zext_ln123_1_reg_730_reg[7]_12 ),
        .\zext_ln123_1_reg_730_reg[7]_14 (\zext_ln123_1_reg_730_reg[7]_13 ),
        .\zext_ln123_1_reg_730_reg[7]_15 (\zext_ln123_1_reg_730_reg[7]_14 ),
        .\zext_ln123_1_reg_730_reg[7]_16 (\zext_ln123_1_reg_730_reg[7]_15 ),
        .\zext_ln123_1_reg_730_reg[7]_17 (\zext_ln123_1_reg_730_reg[7]_16 ),
        .\zext_ln123_1_reg_730_reg[7]_2 (\zext_ln123_1_reg_730_reg[7]_1 ),
        .\zext_ln123_1_reg_730_reg[7]_3 (\zext_ln123_1_reg_730_reg[7]_2 ),
        .\zext_ln123_1_reg_730_reg[7]_4 (\zext_ln123_1_reg_730_reg[7]_3 ),
        .\zext_ln123_1_reg_730_reg[7]_5 (\zext_ln123_1_reg_730_reg[7]_4 ),
        .\zext_ln123_1_reg_730_reg[7]_6 (\zext_ln123_1_reg_730_reg[7]_5 ),
        .\zext_ln123_1_reg_730_reg[7]_7 (\zext_ln123_1_reg_730_reg[7]_6 ),
        .\zext_ln123_1_reg_730_reg[7]_8 (\zext_ln123_1_reg_730_reg[7]_7 ),
        .\zext_ln123_1_reg_730_reg[7]_9 (\zext_ln123_1_reg_730_reg[7]_8 ),
        .\zext_ln123_1_reg_730_reg[8] (O));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom
   (I650,
    ap_enable_reg_pp0_iter1_reg,
    O,
    q1_reg_0,
    \zext_ln123_1_reg_730_reg[7] ,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[7]_1 ,
    \zext_ln123_1_reg_730_reg[3] ,
    \zext_ln123_1_reg_730_reg[7]_2 ,
    \zext_ln123_1_reg_730_reg[7]_3 ,
    p_reg_reg_i_1__0_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_3,
    O411,
    D,
    \b_V_reg_677_pp0_iter4_reg_reg[5] ,
    \zext_ln123_1_reg_730_reg[8] ,
    \q0_reg[12] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter6_reg,
    \zext_ln123_1_reg_730_reg[7]_4 ,
    \zext_ln123_1_reg_730_reg[7]_5 ,
    \zext_ln123_1_reg_730_reg[7]_6 ,
    \zext_ln123_1_reg_730_reg[7]_7 ,
    \zext_ln123_1_reg_730_reg[7]_8 ,
    \zext_ln123_1_reg_730_reg[7]_9 ,
    \zext_ln123_1_reg_730_reg[7]_10 ,
    \zext_ln123_1_reg_730_reg[7]_11 ,
    \zext_ln123_1_reg_730_reg[7]_12 ,
    \zext_ln123_1_reg_730_reg[7]_13 ,
    \zext_ln123_1_reg_730_reg[7]_14 ,
    \zext_ln123_1_reg_730_reg[7]_15 ,
    \zext_ln123_1_reg_730_reg[7]_16 ,
    \q0_reg[0]_i_3__0_0 ,
    \q0_reg[1]_i_3__0_0 ,
    \q0_reg[2]_i_3__0_0 ,
    \q0_reg[3]_i_3__0_0 ,
    \q0_reg[4]_i_3__0_0 ,
    \q0_reg[5]_i_3__0_0 ,
    \q0_reg[6]_i_3__0_0 ,
    \q0_reg[7]_i_3__0_0 ,
    \q0_reg[8]_i_4_0 ,
    \q0_reg[9]_i_4_0 ,
    \q0[10]_i_3 ,
    ap_clk,
    icmp_ln128_reg_673_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    icmp_ln128_reg_673_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    q1_reg_4,
    imgInput_data_empty_n,
    q1_reg_5,
    rgb2hsv_data_full_n,
    q1_reg_6,
    icmp_ln128_reg_673_pp0_iter9_reg,
    DI,
    Q,
    p_reg_reg,
    q2_reg_0,
    q2_reg_1,
    \vmin_V_reg_745_reg[7] ,
    q1_reg_7,
    \vg_reg_778_reg[0] ,
    \add_ln213_1_reg_766_reg[7] ,
    \add_ln213_1_reg_766_reg[7]_0 ,
    A,
    \q0_reg[12]_0 ,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
    ap_enable_reg_pp0_iter6,
    \zext_ln123_1_reg_730_reg[7]_17 ,
    \q0_reg[10] ,
    \q0_reg[11] ,
    \q0_reg[8] ,
    \q0_reg[9] ,
    \q0_reg[10]_0 );
  output [7:0]I650;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]O;
  output [3:0]q1_reg_0;
  output \zext_ln123_1_reg_730_reg[7] ;
  output [3:0]\zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[7]_1 ;
  output [3:0]\zext_ln123_1_reg_730_reg[3] ;
  output \zext_ln123_1_reg_730_reg[7]_2 ;
  output \zext_ln123_1_reg_730_reg[7]_3 ;
  output p_reg_reg_i_1__0_0;
  output q1_reg_1;
  output q1_reg_2;
  output q1_reg_3;
  output [8:0]O411;
  output [7:0]D;
  output [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  output [1:0]\zext_ln123_1_reg_730_reg[8] ;
  output \q0_reg[12] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter6_reg;
  output \zext_ln123_1_reg_730_reg[7]_4 ;
  output \zext_ln123_1_reg_730_reg[7]_5 ;
  output \zext_ln123_1_reg_730_reg[7]_6 ;
  output \zext_ln123_1_reg_730_reg[7]_7 ;
  output \zext_ln123_1_reg_730_reg[7]_8 ;
  output \zext_ln123_1_reg_730_reg[7]_9 ;
  output \zext_ln123_1_reg_730_reg[7]_10 ;
  output \zext_ln123_1_reg_730_reg[7]_11 ;
  output \zext_ln123_1_reg_730_reg[7]_12 ;
  output \zext_ln123_1_reg_730_reg[7]_13 ;
  output \zext_ln123_1_reg_730_reg[7]_14 ;
  output \zext_ln123_1_reg_730_reg[7]_15 ;
  output \zext_ln123_1_reg_730_reg[7]_16 ;
  output \q0_reg[0]_i_3__0_0 ;
  output \q0_reg[1]_i_3__0_0 ;
  output \q0_reg[2]_i_3__0_0 ;
  output \q0_reg[3]_i_3__0_0 ;
  output \q0_reg[4]_i_3__0_0 ;
  output \q0_reg[5]_i_3__0_0 ;
  output \q0_reg[6]_i_3__0_0 ;
  output \q0_reg[7]_i_3__0_0 ;
  output \q0_reg[8]_i_4_0 ;
  output \q0_reg[9]_i_4_0 ;
  output \q0[10]_i_3 ;
  input ap_clk;
  input icmp_ln128_reg_673_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln128_reg_673_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input q1_reg_4;
  input imgInput_data_empty_n;
  input q1_reg_5;
  input rgb2hsv_data_full_n;
  input q1_reg_6;
  input icmp_ln128_reg_673_pp0_iter9_reg;
  input [0:0]DI;
  input [7:0]Q;
  input [7:0]p_reg_reg;
  input [7:0]q2_reg_0;
  input [7:0]q2_reg_1;
  input [7:0]\vmin_V_reg_745_reg[7] ;
  input [7:0]q1_reg_7;
  input [8:0]\vg_reg_778_reg[0] ;
  input [7:0]\add_ln213_1_reg_766_reg[7] ;
  input [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  input [0:0]A;
  input \q0_reg[12]_0 ;
  input void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  input ap_enable_reg_pp0_iter6;
  input [7:0]\zext_ln123_1_reg_730_reg[7]_17 ;
  input \q0_reg[10] ;
  input \q0_reg[11] ;
  input \q0_reg[8] ;
  input \q0_reg[9] ;
  input \q0_reg[10]_0 ;

  wire [0:0]A;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]I650;
  wire [3:0]O;
  wire [8:0]O411;
  wire [7:0]Q;
  wire \add_ln213_1_reg_766[3]_i_2_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_3_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_4_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_5_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_6_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_7_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_8_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_3_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_4_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_5_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_6_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_7_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_8_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_9_n_3 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_3 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_4 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_5 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_6 ;
  wire [7:0]\add_ln213_1_reg_766_reg[7] ;
  wire [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  wire \add_ln213_1_reg_766_reg[7]_i_2_n_4 ;
  wire \add_ln213_1_reg_766_reg[7]_i_2_n_5 ;
  wire \add_ln213_1_reg_766_reg[7]_i_2_n_6 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg;
  wire [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  wire icmp_ln128_reg_673_pp0_iter2_reg;
  wire icmp_ln128_reg_673_pp0_iter4_reg;
  wire icmp_ln128_reg_673_pp0_iter9_reg;
  wire imgInput_data_empty_n;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__0_n_3;
  wire p_reg_reg_i_11__0_n_3;
  wire p_reg_reg_i_13__0_n_3;
  wire p_reg_reg_i_14__0_n_3;
  wire p_reg_reg_i_15__0_n_3;
  wire p_reg_reg_i_16__1_n_3;
  wire p_reg_reg_i_1__0_0;
  wire p_reg_reg_i_1__0_n_4;
  wire p_reg_reg_i_1__0_n_5;
  wire p_reg_reg_i_1__0_n_6;
  wire p_reg_reg_i_2__0_n_3;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_2__0_n_6;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_4__0_n_3;
  wire p_reg_reg_i_5__0_n_3;
  wire p_reg_reg_i_6__0_n_3;
  wire p_reg_reg_i_7__0_n_3;
  wire p_reg_reg_i_8__0_n_3;
  wire p_reg_reg_i_9__0_n_3;
  wire \q0[0]_i_4__0_n_3 ;
  wire \q0[0]_i_4_n_3 ;
  wire \q0[0]_i_5__0_n_3 ;
  wire \q0[0]_i_5_n_3 ;
  wire \q0[0]_i_6__0_n_3 ;
  wire \q0[0]_i_6_n_3 ;
  wire \q0[0]_i_7__0_n_3 ;
  wire \q0[0]_i_7_n_3 ;
  wire \q0[10]_i_2_n_3 ;
  wire \q0[10]_i_3 ;
  wire \q0[10]_i_4_n_3 ;
  wire \q0[10]_i_5_n_3 ;
  wire \q0[10]_i_6_n_3 ;
  wire \q0[11]_i_10_n_3 ;
  wire \q0[11]_i_11_n_3 ;
  wire \q0[11]_i_2__0_n_3 ;
  wire \q0[11]_i_6_n_3 ;
  wire \q0[11]_i_7_n_3 ;
  wire \q0[11]_i_8_n_3 ;
  wire \q0[11]_i_9_n_3 ;
  wire \q0[12]_i_2_n_3 ;
  wire \q0[13]_i_2__0_n_3 ;
  wire \q0[13]_i_2_n_3 ;
  wire \q0[14]_i_2__0_n_3 ;
  wire \q0[14]_i_2_n_3 ;
  wire \q0[15]_i_2_n_3 ;
  wire \q0[16]_i_2_n_3 ;
  wire \q0[17]_i_2_n_3 ;
  wire \q0[18]_i_2_n_3 ;
  wire \q0[19]_i_5_n_3 ;
  wire \q0[19]_i_6_n_3 ;
  wire \q0[19]_i_7_n_3 ;
  wire \q0[19]_i_8_n_3 ;
  wire \q0[1]_i_4__0_n_3 ;
  wire \q0[1]_i_4_n_3 ;
  wire \q0[1]_i_5__0_n_3 ;
  wire \q0[1]_i_5_n_3 ;
  wire \q0[1]_i_6__0_n_3 ;
  wire \q0[1]_i_6_n_3 ;
  wire \q0[1]_i_7__0_n_3 ;
  wire \q0[1]_i_7_n_3 ;
  wire \q0[2]_i_4__0_n_3 ;
  wire \q0[2]_i_4_n_3 ;
  wire \q0[2]_i_5__0_n_3 ;
  wire \q0[2]_i_5_n_3 ;
  wire \q0[2]_i_6__0_n_3 ;
  wire \q0[2]_i_6_n_3 ;
  wire \q0[2]_i_7__0_n_3 ;
  wire \q0[2]_i_7_n_3 ;
  wire \q0[3]_i_4__0_n_3 ;
  wire \q0[3]_i_4_n_3 ;
  wire \q0[3]_i_5__0_n_3 ;
  wire \q0[3]_i_5_n_3 ;
  wire \q0[3]_i_6__0_n_3 ;
  wire \q0[3]_i_6_n_3 ;
  wire \q0[3]_i_7__0_n_3 ;
  wire \q0[3]_i_7_n_3 ;
  wire \q0[4]_i_4__0_n_3 ;
  wire \q0[4]_i_4_n_3 ;
  wire \q0[4]_i_5__0_n_3 ;
  wire \q0[4]_i_5_n_3 ;
  wire \q0[4]_i_6__0_n_3 ;
  wire \q0[4]_i_6_n_3 ;
  wire \q0[4]_i_7__0_n_3 ;
  wire \q0[4]_i_7_n_3 ;
  wire \q0[5]_i_4__0_n_3 ;
  wire \q0[5]_i_4_n_3 ;
  wire \q0[5]_i_5__0_n_3 ;
  wire \q0[5]_i_5_n_3 ;
  wire \q0[5]_i_6__0_n_3 ;
  wire \q0[5]_i_6_n_3 ;
  wire \q0[5]_i_7__0_n_3 ;
  wire \q0[5]_i_7_n_3 ;
  wire \q0[6]_i_4__0_n_3 ;
  wire \q0[6]_i_4_n_3 ;
  wire \q0[6]_i_5__0_n_3 ;
  wire \q0[6]_i_5_n_3 ;
  wire \q0[6]_i_6__0_n_3 ;
  wire \q0[6]_i_6_n_3 ;
  wire \q0[6]_i_7__0_n_3 ;
  wire \q0[6]_i_7_n_3 ;
  wire \q0[7]_i_4__0_n_3 ;
  wire \q0[7]_i_4_n_3 ;
  wire \q0[7]_i_5__0_n_3 ;
  wire \q0[7]_i_5_n_3 ;
  wire \q0[7]_i_6__0_n_3 ;
  wire \q0[7]_i_6_n_3 ;
  wire \q0[7]_i_7__0_n_3 ;
  wire \q0[7]_i_7_n_3 ;
  wire \q0[8]_i_2_n_3 ;
  wire \q0[8]_i_4_n_3 ;
  wire \q0[8]_i_5__0_n_3 ;
  wire \q0[8]_i_5_n_3 ;
  wire \q0[8]_i_6__0_n_3 ;
  wire \q0[8]_i_6_n_3 ;
  wire \q0[8]_i_7_n_3 ;
  wire \q0[9]_i_4_n_3 ;
  wire \q0[9]_i_5__0_n_3 ;
  wire \q0[9]_i_5_n_3 ;
  wire \q0[9]_i_6__0_n_3 ;
  wire \q0[9]_i_6_n_3 ;
  wire \q0[9]_i_7_n_3 ;
  wire \q0_reg[0]_i_2__0_n_3 ;
  wire \q0_reg[0]_i_2_n_3 ;
  wire \q0_reg[0]_i_3__0_0 ;
  wire \q0_reg[0]_i_3__0_n_3 ;
  wire \q0_reg[0]_i_3_n_3 ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_i_2_n_3 ;
  wire \q0_reg[10]_i_3_n_3 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_i_4_n_3 ;
  wire \q0_reg[11]_i_4_n_4 ;
  wire \q0_reg[11]_i_4_n_5 ;
  wire \q0_reg[11]_i_4_n_6 ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[19]_i_3_n_3 ;
  wire \q0_reg[19]_i_3_n_4 ;
  wire \q0_reg[19]_i_3_n_5 ;
  wire \q0_reg[19]_i_3_n_6 ;
  wire \q0_reg[1]_i_2__0_n_3 ;
  wire \q0_reg[1]_i_2_n_3 ;
  wire \q0_reg[1]_i_3__0_0 ;
  wire \q0_reg[1]_i_3__0_n_3 ;
  wire \q0_reg[1]_i_3_n_3 ;
  wire \q0_reg[2]_i_2__0_n_3 ;
  wire \q0_reg[2]_i_2_n_3 ;
  wire \q0_reg[2]_i_3__0_0 ;
  wire \q0_reg[2]_i_3__0_n_3 ;
  wire \q0_reg[2]_i_3_n_3 ;
  wire \q0_reg[3]_i_2__0_n_3 ;
  wire \q0_reg[3]_i_2_n_3 ;
  wire \q0_reg[3]_i_3__0_0 ;
  wire \q0_reg[3]_i_3__0_n_3 ;
  wire \q0_reg[3]_i_3_n_3 ;
  wire \q0_reg[4]_i_2__0_n_3 ;
  wire \q0_reg[4]_i_2_n_3 ;
  wire \q0_reg[4]_i_3__0_0 ;
  wire \q0_reg[4]_i_3__0_n_3 ;
  wire \q0_reg[4]_i_3_n_3 ;
  wire \q0_reg[5]_i_2__0_n_3 ;
  wire \q0_reg[5]_i_2_n_3 ;
  wire \q0_reg[5]_i_3__0_0 ;
  wire \q0_reg[5]_i_3__0_n_3 ;
  wire \q0_reg[5]_i_3_n_3 ;
  wire \q0_reg[6]_i_2__0_n_3 ;
  wire \q0_reg[6]_i_2_n_3 ;
  wire \q0_reg[6]_i_3__0_0 ;
  wire \q0_reg[6]_i_3__0_n_3 ;
  wire \q0_reg[6]_i_3_n_3 ;
  wire \q0_reg[7]_i_2__0_n_3 ;
  wire \q0_reg[7]_i_2_n_3 ;
  wire \q0_reg[7]_i_3__0_0 ;
  wire \q0_reg[7]_i_3__0_n_3 ;
  wire \q0_reg[7]_i_3_n_3 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_i_2_n_3 ;
  wire \q0_reg[8]_i_3_n_3 ;
  wire \q0_reg[8]_i_4_0 ;
  wire \q0_reg[8]_i_4_n_3 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_i_2_n_3 ;
  wire \q0_reg[9]_i_3_n_3 ;
  wire \q0_reg[9]_i_4_0 ;
  wire \q0_reg[9]_i_4_n_3 ;
  wire [7:0]\^q1_reg ;
  wire [3:0]q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire q1_reg_3;
  wire q1_reg_4;
  wire q1_reg_5;
  wire q1_reg_6;
  wire [7:0]q1_reg_7;
  wire q1_reg_i_10_n_3;
  wire q1_reg_i_11_n_3;
  wire q1_reg_i_12_n_3;
  wire q1_reg_i_13_n_3;
  wire q1_reg_i_14_n_3;
  wire q1_reg_i_15_n_3;
  wire q1_reg_i_16_n_3;
  wire q1_reg_i_17_n_3;
  wire q1_reg_i_18_n_3;
  wire q1_reg_i_19_n_3;
  wire q1_reg_i_20_n_3;
  wire q1_reg_i_21_n_3;
  wire q1_reg_i_22_n_3;
  wire q1_reg_i_23_n_3;
  wire q1_reg_i_24_n_3;
  wire q1_reg_i_25_n_3;
  wire q1_reg_i_3_n_6;
  wire q1_reg_i_4_n_3;
  wire q1_reg_i_4_n_4;
  wire q1_reg_i_4_n_5;
  wire q1_reg_i_4_n_6;
  wire q1_reg_i_5_n_3;
  wire q1_reg_i_5_n_4;
  wire q1_reg_i_5_n_5;
  wire q1_reg_i_5_n_6;
  wire q1_reg_i_6_n_6;
  wire q1_reg_i_7_n_3;
  wire q1_reg_i_7_n_4;
  wire q1_reg_i_7_n_5;
  wire q1_reg_i_7_n_6;
  wire q1_reg_i_8_n_3;
  wire q1_reg_i_8_n_4;
  wire q1_reg_i_8_n_5;
  wire q1_reg_i_8_n_6;
  wire q1_reg_i_9_n_3;
  wire [7:0]q2_reg_0;
  wire [7:0]q2_reg_1;
  wire q2_reg_i_10_n_3;
  wire q2_reg_i_11_n_3;
  wire q2_reg_i_12_n_3;
  wire q2_reg_i_13_n_3;
  wire q2_reg_i_14_n_3;
  wire q2_reg_i_15_n_3;
  wire q2_reg_i_16_n_3;
  wire q2_reg_i_17_n_3;
  wire q2_reg_i_18_n_3;
  wire q2_reg_i_19_n_3;
  wire q2_reg_i_20_n_3;
  wire q2_reg_i_21_n_3;
  wire q2_reg_i_22_n_3;
  wire q2_reg_i_23_n_3;
  wire q2_reg_i_24_n_3;
  wire q2_reg_i_3_n_6;
  wire q2_reg_i_4_n_3;
  wire q2_reg_i_4_n_4;
  wire q2_reg_i_4_n_5;
  wire q2_reg_i_4_n_6;
  wire q2_reg_i_5_n_3;
  wire q2_reg_i_5_n_4;
  wire q2_reg_i_5_n_5;
  wire q2_reg_i_5_n_6;
  wire q2_reg_i_6_n_6;
  wire q2_reg_i_7_n_10;
  wire q2_reg_i_7_n_3;
  wire q2_reg_i_7_n_4;
  wire q2_reg_i_7_n_5;
  wire q2_reg_i_7_n_6;
  wire q2_reg_i_7_n_7;
  wire q2_reg_i_7_n_8;
  wire q2_reg_i_7_n_9;
  wire q2_reg_i_8_n_10;
  wire q2_reg_i_8_n_3;
  wire q2_reg_i_8_n_4;
  wire q2_reg_i_8_n_5;
  wire q2_reg_i_8_n_6;
  wire q2_reg_i_8_n_7;
  wire q2_reg_i_8_n_8;
  wire q2_reg_i_8_n_9;
  wire q2_reg_i_9_n_3;
  wire [7:0]ret_12_fu_299_p2;
  wire [7:0]ret_13_fu_359_p2;
  wire rgb2hsv_data_full_n;
  wire [9:0]sel;
  wire [8:0]\vg_reg_778_reg[0] ;
  wire \vmin_V_reg_745[3]_i_2_n_3 ;
  wire \vmin_V_reg_745[3]_i_3_n_3 ;
  wire \vmin_V_reg_745[3]_i_4_n_3 ;
  wire \vmin_V_reg_745[3]_i_5_n_3 ;
  wire \vmin_V_reg_745[7]_i_3_n_3 ;
  wire \vmin_V_reg_745[7]_i_4_n_3 ;
  wire \vmin_V_reg_745[7]_i_5_n_3 ;
  wire \vmin_V_reg_745[7]_i_6_n_3 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_3 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_4 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_5 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_6 ;
  wire [7:0]\vmin_V_reg_745_reg[7] ;
  wire \vmin_V_reg_745_reg[7]_i_2_n_4 ;
  wire \vmin_V_reg_745_reg[7]_i_2_n_5 ;
  wire \vmin_V_reg_745_reg[7]_i_2_n_6 ;
  wire [9:9]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire xf_cv_icvSaturate8u_cv_ce0;
  wire xf_cv_icvSaturate8u_cv_ce2;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_2_reg_725;
  wire xf_cv_icvSaturate8u_cv_load_2_reg_7250;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_3_reg_761;
  wire xf_cv_icvSaturate8u_cv_load_3_reg_7610;
  wire \zext_ln123_1_reg_730[3]_i_2_n_3 ;
  wire \zext_ln123_1_reg_730[3]_i_3_n_3 ;
  wire \zext_ln123_1_reg_730[3]_i_4_n_3 ;
  wire \zext_ln123_1_reg_730[3]_i_5_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_2_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_3_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_4_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_5_n_3 ;
  wire [3:0]\zext_ln123_1_reg_730_reg[3] ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_3 ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_4 ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_5 ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_6 ;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire [3:0]\zext_ln123_1_reg_730_reg[7]_0 ;
  wire \zext_ln123_1_reg_730_reg[7]_1 ;
  wire \zext_ln123_1_reg_730_reg[7]_10 ;
  wire \zext_ln123_1_reg_730_reg[7]_11 ;
  wire \zext_ln123_1_reg_730_reg[7]_12 ;
  wire \zext_ln123_1_reg_730_reg[7]_13 ;
  wire \zext_ln123_1_reg_730_reg[7]_14 ;
  wire \zext_ln123_1_reg_730_reg[7]_15 ;
  wire \zext_ln123_1_reg_730_reg[7]_16 ;
  wire [7:0]\zext_ln123_1_reg_730_reg[7]_17 ;
  wire \zext_ln123_1_reg_730_reg[7]_2 ;
  wire \zext_ln123_1_reg_730_reg[7]_3 ;
  wire \zext_ln123_1_reg_730_reg[7]_4 ;
  wire \zext_ln123_1_reg_730_reg[7]_5 ;
  wire \zext_ln123_1_reg_730_reg[7]_6 ;
  wire \zext_ln123_1_reg_730_reg[7]_7 ;
  wire \zext_ln123_1_reg_730_reg[7]_8 ;
  wire \zext_ln123_1_reg_730_reg[7]_9 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_3 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_4 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_5 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_6 ;
  wire [1:0]\zext_ln123_1_reg_730_reg[8] ;
  wire [3:3]\NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q1_reg_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_q1_reg_i_3_O_UNCONNECTED;
  wire [3:1]NLW_q1_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_q1_reg_i_6_O_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q2_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_q2_reg_i_3_O_UNCONNECTED;
  wire [3:1]NLW_q2_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_q2_reg_i_6_O_UNCONNECTED;
  wire [3:3]\NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED ;

  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[3]_i_2 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [2]),
        .I1(\add_ln213_1_reg_766_reg[7] [2]),
        .I2(\^q1_reg [2]),
        .O(\add_ln213_1_reg_766[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[3]_i_3 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [1]),
        .I1(\add_ln213_1_reg_766_reg[7] [1]),
        .I2(\^q1_reg [1]),
        .O(\add_ln213_1_reg_766[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[3]_i_4 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [0]),
        .I1(\add_ln213_1_reg_766_reg[7] [0]),
        .I2(\^q1_reg [0]),
        .O(\add_ln213_1_reg_766[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[3]_i_5 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [3]),
        .I1(\add_ln213_1_reg_766_reg[7] [3]),
        .I2(\^q1_reg [3]),
        .I3(\add_ln213_1_reg_766[3]_i_2_n_3 ),
        .O(\add_ln213_1_reg_766[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[3]_i_6 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [2]),
        .I1(\add_ln213_1_reg_766_reg[7] [2]),
        .I2(\^q1_reg [2]),
        .I3(\add_ln213_1_reg_766[3]_i_3_n_3 ),
        .O(\add_ln213_1_reg_766[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[3]_i_7 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [1]),
        .I1(\add_ln213_1_reg_766_reg[7] [1]),
        .I2(\^q1_reg [1]),
        .I3(\add_ln213_1_reg_766[3]_i_4_n_3 ),
        .O(\add_ln213_1_reg_766[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln213_1_reg_766[3]_i_8 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [0]),
        .I1(\add_ln213_1_reg_766_reg[7] [0]),
        .I2(\^q1_reg [0]),
        .O(\add_ln213_1_reg_766[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[7]_i_3 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [5]),
        .I1(\add_ln213_1_reg_766_reg[7] [5]),
        .I2(\^q1_reg [5]),
        .O(\add_ln213_1_reg_766[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[7]_i_4 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [4]),
        .I1(\add_ln213_1_reg_766_reg[7] [4]),
        .I2(\^q1_reg [4]),
        .O(\add_ln213_1_reg_766[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[7]_i_5 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [3]),
        .I1(\add_ln213_1_reg_766_reg[7] [3]),
        .I2(\^q1_reg [3]),
        .O(\add_ln213_1_reg_766[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln213_1_reg_766[7]_i_6 
       (.I0(\^q1_reg [6]),
        .I1(\add_ln213_1_reg_766_reg[7] [6]),
        .I2(\add_ln213_1_reg_766_reg[7]_0 [6]),
        .I3(\add_ln213_1_reg_766_reg[7] [7]),
        .I4(\add_ln213_1_reg_766_reg[7]_0 [7]),
        .I5(\^q1_reg [7]),
        .O(\add_ln213_1_reg_766[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[7]_i_7 
       (.I0(\add_ln213_1_reg_766[7]_i_3_n_3 ),
        .I1(\add_ln213_1_reg_766_reg[7] [6]),
        .I2(\add_ln213_1_reg_766_reg[7]_0 [6]),
        .I3(\^q1_reg [6]),
        .O(\add_ln213_1_reg_766[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[7]_i_8 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [5]),
        .I1(\add_ln213_1_reg_766_reg[7] [5]),
        .I2(\^q1_reg [5]),
        .I3(\add_ln213_1_reg_766[7]_i_4_n_3 ),
        .O(\add_ln213_1_reg_766[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[7]_i_9 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [4]),
        .I1(\add_ln213_1_reg_766_reg[7] [4]),
        .I2(\^q1_reg [4]),
        .I3(\add_ln213_1_reg_766[7]_i_5_n_3 ),
        .O(\add_ln213_1_reg_766[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln213_1_reg_766_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln213_1_reg_766_reg[3]_i_1_n_3 ,\add_ln213_1_reg_766_reg[3]_i_1_n_4 ,\add_ln213_1_reg_766_reg[3]_i_1_n_5 ,\add_ln213_1_reg_766_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\add_ln213_1_reg_766[3]_i_2_n_3 ,\add_ln213_1_reg_766[3]_i_3_n_3 ,\add_ln213_1_reg_766[3]_i_4_n_3 ,1'b0}),
        .O(\b_V_reg_677_pp0_iter4_reg_reg[5] [3:0]),
        .S({\add_ln213_1_reg_766[3]_i_5_n_3 ,\add_ln213_1_reg_766[3]_i_6_n_3 ,\add_ln213_1_reg_766[3]_i_7_n_3 ,\add_ln213_1_reg_766[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln213_1_reg_766_reg[7]_i_2 
       (.CI(\add_ln213_1_reg_766_reg[3]_i_1_n_3 ),
        .CO({\NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln213_1_reg_766_reg[7]_i_2_n_4 ,\add_ln213_1_reg_766_reg[7]_i_2_n_5 ,\add_ln213_1_reg_766_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln213_1_reg_766[7]_i_3_n_3 ,\add_ln213_1_reg_766[7]_i_4_n_3 ,\add_ln213_1_reg_766[7]_i_5_n_3 }),
        .O(\b_V_reg_677_pp0_iter4_reg_reg[5] [7:4]),
        .S({\add_ln213_1_reg_766[7]_i_6_n_3 ,\add_ln213_1_reg_766[7]_i_7_n_3 ,\add_ln213_1_reg_766[7]_i_8_n_3 ,\add_ln213_1_reg_766[7]_i_9_n_3 }));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg[2]),
        .I1(Q[2]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[2]),
        .O(p_reg_reg_i_10__0_n_3));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg[1]),
        .I1(Q[1]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[1]),
        .O(p_reg_reg_i_11__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg[3]),
        .I1(Q[3]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[3]),
        .I3(p_reg_reg_i_10__0_n_3),
        .O(p_reg_reg_i_13__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_14__0
       (.I0(p_reg_reg[2]),
        .I1(Q[2]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[2]),
        .I3(p_reg_reg_i_11__0_n_3),
        .O(p_reg_reg_i_14__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_15__0
       (.I0(p_reg_reg[1]),
        .I1(Q[1]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[1]),
        .I3(DI),
        .O(p_reg_reg_i_15__0_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    p_reg_reg_i_16__1
       (.I0(Q[0]),
        .I1(p_reg_reg[0]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[0]),
        .O(p_reg_reg_i_16__1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_3),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3],p_reg_reg_i_1__0_n_4,p_reg_reg_i_1__0_n_5,p_reg_reg_i_1__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_i_3_n_3,p_reg_reg_i_4__0_n_3,p_reg_reg_i_5__0_n_3}),
        .O(q1_reg_0),
        .S({p_reg_reg_i_6__0_n_3,p_reg_reg_i_7__0_n_3,p_reg_reg_i_8__0_n_3,p_reg_reg_i_9__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_2__0_n_3,p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_5,p_reg_reg_i_2__0_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_10__0_n_3,p_reg_reg_i_11__0_n_3,DI,xf_cv_icvSaturate8u_cv_load_3_reg_761[0]}),
        .O(O),
        .S({p_reg_reg_i_13__0_n_3,p_reg_reg_i_14__0_n_3,p_reg_reg_i_15__0_n_3,p_reg_reg_i_16__1_n_3}));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg[5]),
        .I1(Q[5]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[5]),
        .O(p_reg_reg_i_3_n_3));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg[4]),
        .I1(Q[4]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[4]),
        .O(p_reg_reg_i_4__0_n_3));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg[3]),
        .I1(Q[3]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[3]),
        .O(p_reg_reg_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    p_reg_reg_i_6__0
       (.I0(xf_cv_icvSaturate8u_cv_load_3_reg_761[6]),
        .I1(Q[6]),
        .I2(p_reg_reg[6]),
        .I3(Q[7]),
        .I4(p_reg_reg[7]),
        .I5(xf_cv_icvSaturate8u_cv_load_3_reg_761[7]),
        .O(p_reg_reg_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_i_3_n_3),
        .I1(Q[6]),
        .I2(p_reg_reg[6]),
        .I3(xf_cv_icvSaturate8u_cv_load_3_reg_761[6]),
        .O(p_reg_reg_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg[5]),
        .I1(Q[5]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[5]),
        .I3(p_reg_reg_i_4__0_n_3),
        .O(p_reg_reg_i_8__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg[4]),
        .I1(Q[4]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[4]),
        .I3(p_reg_reg_i_5__0_n_3),
        .O(p_reg_reg_i_9__0_n_3));
  LUT6 #(
    .INIT(64'hE994FE7200244280)) 
    \q0[0]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0634DE84666A7000)) 
    \q0[0]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(O[1]),
        .O(\q0[0]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h52B152BD7D51F720)) 
    \q0[0]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h7EF9B3FF85F1AE48)) 
    \q0[0]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[3]),
        .I5(O[2]),
        .O(\q0[0]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h4659C4DFF7DF9A2C)) 
    \q0[0]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hD8E05E779DA30B24)) 
    \q0[0]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[0]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h09F267503AE08F02)) 
    \q0[0]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h497216B1112563C6)) 
    \q0[0]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[0]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hC702961686020276)) 
    \q0[10]_i_2 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h21E64A9000C0BD3E)) 
    \q0[10]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2630347171797169)) 
    \q0[10]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCFF3B3F333)) 
    \q0[10]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[3] [0]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .O(\q0[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_10 
       (.I0(\vg_reg_778_reg[0] [5]),
        .I1(\^q1_reg [5]),
        .O(\q0[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_11 
       (.I0(\vg_reg_778_reg[0] [4]),
        .I1(\^q1_reg [4]),
        .O(\q0[11]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[11]_i_1__0 
       (.I0(\q0[11]_i_2__0_n_3 ),
        .I1(q1_reg_0[2]),
        .O(p_reg_reg_i_1__0_0));
  LUT6 #(
    .INIT(64'h0F00DFDF0F00D0D0)) 
    \q0[11]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\q0_reg[11] ),
        .I2(\zext_ln123_1_reg_730_reg[7]_0 [3]),
        .I3(\q0[11]_i_6_n_3 ),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .I5(\q0[11]_i_7_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_15 ));
  LUT6 #(
    .INIT(64'h6ABE2AAE2AAEBFBE)) 
    \q0[11]_i_2__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[11]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \q0[11]_i_3 
       (.I0(q1_reg_4),
        .I1(imgInput_data_empty_n),
        .I2(q1_reg_5),
        .I3(rgb2hsv_data_full_n),
        .I4(q1_reg_6),
        .I5(icmp_ln128_reg_673_pp0_iter9_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h4444444553733333)) 
    \q0[11]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0A207A026F532DD6)) 
    \q0[11]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_8 
       (.I0(\vg_reg_778_reg[0] [7]),
        .I1(\^q1_reg [7]),
        .O(\q0[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_9 
       (.I0(\vg_reg_778_reg[0] [6]),
        .I1(\^q1_reg [6]),
        .O(\q0[11]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFC0CAAAA)) 
    \q0[12]_i_1 
       (.I0(A),
        .I1(\q0[12]_i_2_n_3 ),
        .I2(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .I3(\q0_reg[12]_0 ),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [3]),
        .O(\q0_reg[12] ));
  LUT6 #(
    .INIT(64'h347F310F245B731E)) 
    \q0[12]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[12]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[13]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .I1(\q0[13]_i_2_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_16 ));
  LUT5 #(
    .INIT(32'h00000054)) 
    \q0[13]_i_1__0 
       (.I0(q1_reg_0[1]),
        .I1(\q0[13]_i_2__0_n_3 ),
        .I2(O[3]),
        .I3(q1_reg_0[0]),
        .I4(q1_reg_0[2]),
        .O(q1_reg_1));
  LUT6 #(
    .INIT(64'h0612136717270376)) 
    \q0[13]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[13]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \q0[13]_i_2__0 
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[0]),
        .O(\q0[13]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[14]_i_1 
       (.I0(\q0[14]_i_2_n_3 ),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \q0[14]_i_1__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(\q0[14]_i_2__0_n_3 ),
        .I4(q1_reg_0[0]),
        .I5(q1_reg_0[2]),
        .O(q1_reg_3));
  LUT6 #(
    .INIT(64'hAAAAAFFFABEFEBFE)) 
    \q0[14]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .O(\q0[14]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[14]_i_2__0 
       (.I0(O[1]),
        .I1(O[0]),
        .O(\q0[14]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[15]_i_1__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(\q0[15]_i_2_n_3 ),
        .I3(O[2]),
        .I4(q1_reg_0[0]),
        .I5(q1_reg_0[2]),
        .O(q1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[15]_i_2 
       (.I0(O[1]),
        .I1(O[0]),
        .O(\q0[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \q0[16]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter6),
        .O(ap_enable_reg_pp0_iter6_reg));
  LUT5 #(
    .INIT(32'h00000054)) 
    \q0[16]_i_1__0 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\q0[16]_i_2_n_3 ),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \q0[16]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[3] [2]),
        .I1(\zext_ln123_1_reg_730_reg[3] [1]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \q0[17]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [3]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\q0[17]_i_2_n_3 ),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[17]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[3] [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[18]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [3]),
        .I2(\q0[18]_i_2_n_3 ),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[18]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[3] [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[18]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \q0[19]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter5),
        .O(ap_enable_reg_pp0_iter5_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_5 
       (.I0(\vg_reg_778_reg[0] [3]),
        .I1(\^q1_reg [3]),
        .O(\q0[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_6 
       (.I0(\vg_reg_778_reg[0] [2]),
        .I1(\^q1_reg [2]),
        .O(\q0[19]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_7 
       (.I0(\vg_reg_778_reg[0] [1]),
        .I1(\^q1_reg [1]),
        .O(\q0[19]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_8 
       (.I0(\vg_reg_778_reg[0] [0]),
        .I1(\^q1_reg [0]),
        .O(\q0[19]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hABA2A862BA0C6880)) 
    \q0[1]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFF6AC40A2EE0880)) 
    \q0[1]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[1]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h655A682CF03EB438)) 
    \q0[1]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h31D1AC3BD1AFAD30)) 
    \q0[1]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[1]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h05288CE67CD74088)) 
    \q0[1]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hBD2BEC7EF86EBD28)) 
    \q0[1]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[1]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h360C19D679AE2436)) 
    \q0[1]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF0AD4600B87A53B4)) 
    \q0[1]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[1]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h6E029E4AC4986000)) 
    \q0[2]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hD84AE7B2BA824008)) 
    \q0[2]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(O[2]),
        .I2(q1_reg_0[0]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[2]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h17FAD31578BA6048)) 
    \q0[2]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h44F8B54CB6FB8760)) 
    \q0[2]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[2]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h8E2102CAE1AAD08C)) 
    \q0[2]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6D3C83C2792CD684)) 
    \q0[2]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[2]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h5879255D3A464EF6)) 
    \q0[2]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h46F817EDBF44E896)) 
    \q0[2]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(O[0]),
        .O(\q0[2]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h6B543C009ACC2080)) 
    \q0[3]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCEFEB028288E2E00)) 
    \q0[3]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[3]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h0A8C112878EC5A78)) 
    \q0[3]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCA2FE194588CC338)) 
    \q0[3]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[3]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hDB3A4BD898CA29E8)) 
    \q0[3]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h3C68D7974B5F0E48)) 
    \q0[3]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[0]),
        .O(\q0[3]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h46133B0F046C5804)) 
    \q0[3]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05BA42AD45ADFAC4)) 
    \q0[3]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[3]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h434658D026886A80)) 
    \q0[4]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hED028674844A0A80)) 
    \q0[4]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[4]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h434A58EE2CE14460)) 
    \q0[4]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h30226F5C99BAF460)) 
    \q0[4]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[4]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hAF17FA24F5040424)) 
    \q0[4]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h3D820A5B0F5B4A4C)) 
    \q0[4]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[4]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h34368FF863008DA6)) 
    \q0[4]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h1E5B1B491E491B60)) 
    \q0[4]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[4]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h0CE83468B4426400)) 
    \q0[5]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6832AA68BAE46400)) 
    \q0[5]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[5]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hD5BFC4B2B3909838)) 
    \q0[5]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0275B9CF126C9A50)) 
    \q0[5]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(O[0]),
        .O(\q0[5]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h45BF06C837DB15F9)) 
    \q0[5]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h261B1E1B1E4B1F48)) 
    \q0[5]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[5]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h16FD438B628E74D2)) 
    \q0[5]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCDC9CDDBC9DBC9D2)) 
    \q0[5]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[5]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hA5309E1896C00A80)) 
    \q0[6]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h46963C224C98E000)) 
    \q0[6]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[6]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h6DD57EA25E9D7459)) 
    \q0[6]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hA1F6A3C7A1D7B248)) 
    \q0[6]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[6]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hA5F1A4C2E0C693D5)) 
    \q0[6]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h1232323236263625)) 
    \q0[6]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[6]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h44AF50AC52D823D1)) 
    \q0[6]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h999D999D9D9D9D94)) 
    \q0[6]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[6]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hE336F8A2A84C6082)) 
    \q0[7]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8D52F62A8E0C2080)) 
    \q0[7]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[7]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h70DB688640F11F13)) 
    \q0[7]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h878687B687A68631)) 
    \q0[7]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[7]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h5A590C2CF5A4B1F3)) 
    \q0[7]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCFCFCFFB)) 
    \q0[7]_i_6__0 
       (.I0(O[0]),
        .I1(q1_reg_0[1]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(q1_reg_0[0]),
        .O(\q0[7]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h1F4B1B6C1B484B64)) 
    \q0[7]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    \q0[7]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(q1_reg_0[0]),
        .O(\q0[7]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hB833FFFFB8330000)) 
    \q0[8]_i_1 
       (.I0(\q0[8]_i_2_n_3 ),
        .I1(q1_reg_0[2]),
        .I2(\q0_reg[8] ),
        .I3(q1_reg_0[1]),
        .I4(q1_reg_0[3]),
        .I5(\q0_reg[8]_i_4_n_3 ),
        .O(\q0_reg[8]_i_4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \q0[8]_i_2 
       (.I0(q1_reg_0[0]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .O(\q0[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h44109E42C0FA280E)) 
    \q0[8]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h16318DE06348D2F5)) 
    \q0[8]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hE0205FE890620882)) 
    \q0[8]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(O[1]),
        .I2(q1_reg_0[0]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(O[0]),
        .O(\q0[8]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hEEEB4444B91077BB)) 
    \q0[8]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCC445454553)) 
    \q0[8]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[2]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\q0[8]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h323636262625252D)) 
    \q0[8]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFDFFF0000)) 
    \q0[9]_i_2 
       (.I0(q1_reg_0[1]),
        .I1(\q0_reg[9] ),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[2]),
        .I4(q1_reg_0[3]),
        .I5(\q0_reg[9]_i_4_n_3 ),
        .O(\q0_reg[9]_i_4_0 ));
  LUT6 #(
    .INIT(64'h6974A6EA1A840876)) 
    \q0[9]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h5E4D3838490837E7)) 
    \q0[9]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hE0A4B0203062660E)) 
    \q0[9]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[9]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h26242C6DDDDDD9D9)) 
    \q0[9]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8888888155555555)) 
    \q0[9]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(q1_reg_0[0]),
        .O(\q0[9]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h5454544444464646)) 
    \q0[9]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[9]_i_7_n_3 ));
  MUXF8 \q0_reg[0]_i_1 
       (.I0(\q0_reg[0]_i_2_n_3 ),
        .I1(\q0_reg[0]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_4 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[0]_i_1__0 
       (.I0(\q0_reg[0]_i_2__0_n_3 ),
        .I1(\q0_reg[0]_i_3__0_n_3 ),
        .O(\q0_reg[0]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[0]_i_2 
       (.I0(\q0[0]_i_4_n_3 ),
        .I1(\q0[0]_i_5_n_3 ),
        .O(\q0_reg[0]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[0]_i_2__0 
       (.I0(\q0[0]_i_4__0_n_3 ),
        .I1(\q0[0]_i_5__0_n_3 ),
        .O(\q0_reg[0]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[0]_i_3 
       (.I0(\q0[0]_i_6_n_3 ),
        .I1(\q0[0]_i_7_n_3 ),
        .O(\q0_reg[0]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[0]_i_3__0 
       (.I0(\q0[0]_i_6__0_n_3 ),
        .I1(\q0[0]_i_7__0_n_3 ),
        .O(\q0_reg[0]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[10]_i_1 
       (.I0(\q0_reg[10]_i_2_n_3 ),
        .I1(\q0_reg[10]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_14 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF7 \q0_reg[10]_i_1__0 
       (.I0(\q0[10]_i_2_n_3 ),
        .I1(\q0_reg[10]_0 ),
        .O(\q0[10]_i_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[10]_i_2 
       (.I0(\q0[10]_i_4_n_3 ),
        .I1(\q0[10]_i_5_n_3 ),
        .O(\q0_reg[10]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[10]_i_3 
       (.I0(\q0[10]_i_6_n_3 ),
        .I1(\q0_reg[10] ),
        .O(\q0_reg[10]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  CARRY4 \q0_reg[11]_i_4 
       (.CI(\q0_reg[19]_i_3_n_3 ),
        .CO({\q0_reg[11]_i_4_n_3 ,\q0_reg[11]_i_4_n_4 ,\q0_reg[11]_i_4_n_5 ,\q0_reg[11]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(\vg_reg_778_reg[0] [7:4]),
        .O(\zext_ln123_1_reg_730_reg[7]_0 ),
        .S({\q0[11]_i_8_n_3 ,\q0[11]_i_9_n_3 ,\q0[11]_i_10_n_3 ,\q0[11]_i_11_n_3 }));
  CARRY4 \q0_reg[19]_i_3 
       (.CI(1'b0),
        .CO({\q0_reg[19]_i_3_n_3 ,\q0_reg[19]_i_3_n_4 ,\q0_reg[19]_i_3_n_5 ,\q0_reg[19]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(\vg_reg_778_reg[0] [3:0]),
        .O(\zext_ln123_1_reg_730_reg[3] ),
        .S({\q0[19]_i_5_n_3 ,\q0[19]_i_6_n_3 ,\q0[19]_i_7_n_3 ,\q0[19]_i_8_n_3 }));
  MUXF8 \q0_reg[1]_i_1 
       (.I0(\q0_reg[1]_i_2_n_3 ),
        .I1(\q0_reg[1]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_5 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[1]_i_1__0 
       (.I0(\q0_reg[1]_i_2__0_n_3 ),
        .I1(\q0_reg[1]_i_3__0_n_3 ),
        .O(\q0_reg[1]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[1]_i_2 
       (.I0(\q0[1]_i_4_n_3 ),
        .I1(\q0[1]_i_5_n_3 ),
        .O(\q0_reg[1]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[1]_i_2__0 
       (.I0(\q0[1]_i_4__0_n_3 ),
        .I1(\q0[1]_i_5__0_n_3 ),
        .O(\q0_reg[1]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[1]_i_3 
       (.I0(\q0[1]_i_6_n_3 ),
        .I1(\q0[1]_i_7_n_3 ),
        .O(\q0_reg[1]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[1]_i_3__0 
       (.I0(\q0[1]_i_6__0_n_3 ),
        .I1(\q0[1]_i_7__0_n_3 ),
        .O(\q0_reg[1]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[2]_i_1 
       (.I0(\q0_reg[2]_i_2_n_3 ),
        .I1(\q0_reg[2]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_6 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[2]_i_1__0 
       (.I0(\q0_reg[2]_i_2__0_n_3 ),
        .I1(\q0_reg[2]_i_3__0_n_3 ),
        .O(\q0_reg[2]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[2]_i_2 
       (.I0(\q0[2]_i_4_n_3 ),
        .I1(\q0[2]_i_5_n_3 ),
        .O(\q0_reg[2]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[2]_i_2__0 
       (.I0(\q0[2]_i_4__0_n_3 ),
        .I1(\q0[2]_i_5__0_n_3 ),
        .O(\q0_reg[2]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[2]_i_3 
       (.I0(\q0[2]_i_6_n_3 ),
        .I1(\q0[2]_i_7_n_3 ),
        .O(\q0_reg[2]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[2]_i_3__0 
       (.I0(\q0[2]_i_6__0_n_3 ),
        .I1(\q0[2]_i_7__0_n_3 ),
        .O(\q0_reg[2]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[3]_i_1 
       (.I0(\q0_reg[3]_i_2_n_3 ),
        .I1(\q0_reg[3]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_7 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[3]_i_1__0 
       (.I0(\q0_reg[3]_i_2__0_n_3 ),
        .I1(\q0_reg[3]_i_3__0_n_3 ),
        .O(\q0_reg[3]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[3]_i_2 
       (.I0(\q0[3]_i_4_n_3 ),
        .I1(\q0[3]_i_5_n_3 ),
        .O(\q0_reg[3]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[3]_i_2__0 
       (.I0(\q0[3]_i_4__0_n_3 ),
        .I1(\q0[3]_i_5__0_n_3 ),
        .O(\q0_reg[3]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[3]_i_3 
       (.I0(\q0[3]_i_6_n_3 ),
        .I1(\q0[3]_i_7_n_3 ),
        .O(\q0_reg[3]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[3]_i_3__0 
       (.I0(\q0[3]_i_6__0_n_3 ),
        .I1(\q0[3]_i_7__0_n_3 ),
        .O(\q0_reg[3]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[4]_i_1 
       (.I0(\q0_reg[4]_i_2_n_3 ),
        .I1(\q0_reg[4]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_8 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[4]_i_1__0 
       (.I0(\q0_reg[4]_i_2__0_n_3 ),
        .I1(\q0_reg[4]_i_3__0_n_3 ),
        .O(\q0_reg[4]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[4]_i_2 
       (.I0(\q0[4]_i_4_n_3 ),
        .I1(\q0[4]_i_5_n_3 ),
        .O(\q0_reg[4]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[4]_i_2__0 
       (.I0(\q0[4]_i_4__0_n_3 ),
        .I1(\q0[4]_i_5__0_n_3 ),
        .O(\q0_reg[4]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[4]_i_3 
       (.I0(\q0[4]_i_6_n_3 ),
        .I1(\q0[4]_i_7_n_3 ),
        .O(\q0_reg[4]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[4]_i_3__0 
       (.I0(\q0[4]_i_6__0_n_3 ),
        .I1(\q0[4]_i_7__0_n_3 ),
        .O(\q0_reg[4]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[5]_i_1 
       (.I0(\q0_reg[5]_i_2_n_3 ),
        .I1(\q0_reg[5]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_9 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[5]_i_1__0 
       (.I0(\q0_reg[5]_i_2__0_n_3 ),
        .I1(\q0_reg[5]_i_3__0_n_3 ),
        .O(\q0_reg[5]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[5]_i_2 
       (.I0(\q0[5]_i_4_n_3 ),
        .I1(\q0[5]_i_5_n_3 ),
        .O(\q0_reg[5]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[5]_i_2__0 
       (.I0(\q0[5]_i_4__0_n_3 ),
        .I1(\q0[5]_i_5__0_n_3 ),
        .O(\q0_reg[5]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[5]_i_3 
       (.I0(\q0[5]_i_6_n_3 ),
        .I1(\q0[5]_i_7_n_3 ),
        .O(\q0_reg[5]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[5]_i_3__0 
       (.I0(\q0[5]_i_6__0_n_3 ),
        .I1(\q0[5]_i_7__0_n_3 ),
        .O(\q0_reg[5]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[6]_i_1 
       (.I0(\q0_reg[6]_i_2_n_3 ),
        .I1(\q0_reg[6]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_10 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[6]_i_1__0 
       (.I0(\q0_reg[6]_i_2__0_n_3 ),
        .I1(\q0_reg[6]_i_3__0_n_3 ),
        .O(\q0_reg[6]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[6]_i_2 
       (.I0(\q0[6]_i_4_n_3 ),
        .I1(\q0[6]_i_5_n_3 ),
        .O(\q0_reg[6]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[6]_i_2__0 
       (.I0(\q0[6]_i_4__0_n_3 ),
        .I1(\q0[6]_i_5__0_n_3 ),
        .O(\q0_reg[6]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[6]_i_3 
       (.I0(\q0[6]_i_6_n_3 ),
        .I1(\q0[6]_i_7_n_3 ),
        .O(\q0_reg[6]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[6]_i_3__0 
       (.I0(\q0[6]_i_6__0_n_3 ),
        .I1(\q0[6]_i_7__0_n_3 ),
        .O(\q0_reg[6]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[7]_i_1 
       (.I0(\q0_reg[7]_i_2_n_3 ),
        .I1(\q0_reg[7]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_11 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[7]_i_1__0 
       (.I0(\q0_reg[7]_i_2__0_n_3 ),
        .I1(\q0_reg[7]_i_3__0_n_3 ),
        .O(\q0_reg[7]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[7]_i_2 
       (.I0(\q0[7]_i_4_n_3 ),
        .I1(\q0[7]_i_5_n_3 ),
        .O(\q0_reg[7]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[7]_i_2__0 
       (.I0(\q0[7]_i_4__0_n_3 ),
        .I1(\q0[7]_i_5__0_n_3 ),
        .O(\q0_reg[7]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[7]_i_3 
       (.I0(\q0[7]_i_6_n_3 ),
        .I1(\q0[7]_i_7_n_3 ),
        .O(\q0_reg[7]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[7]_i_3__0 
       (.I0(\q0[7]_i_6__0_n_3 ),
        .I1(\q0[7]_i_7__0_n_3 ),
        .O(\q0_reg[7]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[8]_i_1 
       (.I0(\q0_reg[8]_i_2_n_3 ),
        .I1(\q0_reg[8]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_12 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF7 \q0_reg[8]_i_2 
       (.I0(\q0[8]_i_4_n_3 ),
        .I1(\q0[8]_i_5_n_3 ),
        .O(\q0_reg[8]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[8]_i_3 
       (.I0(\q0[8]_i_6_n_3 ),
        .I1(\q0[8]_i_7_n_3 ),
        .O(\q0_reg[8]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[8]_i_4 
       (.I0(\q0[8]_i_5__0_n_3 ),
        .I1(\q0[8]_i_6__0_n_3 ),
        .O(\q0_reg[8]_i_4_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[9]_i_1 
       (.I0(\q0_reg[9]_i_2_n_3 ),
        .I1(\q0_reg[9]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_13 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF7 \q0_reg[9]_i_2 
       (.I0(\q0[9]_i_4_n_3 ),
        .I1(\q0[9]_i_5_n_3 ),
        .O(\q0_reg[9]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[9]_i_3 
       (.I0(\q0[9]_i_6_n_3 ),
        .I1(\q0[9]_i_7_n_3 ),
        .O(\q0_reg[9]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[9]_i_4 
       (.I0(\q0[9]_i_5__0_n_3 ),
        .I1(\q0[9]_i_6__0_n_3 ),
        .O(\q0_reg[9]_i_4_n_3 ),
        .S(q1_reg_0[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h000F000E000D000C000B000A0009000800070006000500040003000200010000),
    .INIT_11(256'h001F001E001D001C001B001A0019001800170016001500140013001200110010),
    .INIT_12(256'h002F002E002D002C002B002A0029002800270026002500240023002200210020),
    .INIT_13(256'h003F003E003D003C003B003A0039003800370036003500340033003200310030),
    .INIT_14(256'h004F004E004D004C004B004A0049004800470046004500440043004200410040),
    .INIT_15(256'h005F005E005D005C005B005A0059005800570056005500540053005200510050),
    .INIT_16(256'h006F006E006D006C006B006A0069006800670066006500640063006200610060),
    .INIT_17(256'h007F007E007D007C007B007A0079007800770076007500740073007200710070),
    .INIT_18(256'h008F008E008D008C008B008A0089008800870086008500840083008200810080),
    .INIT_19(256'h009F009E009D009C009B009A0099009800970096009500940093009200910090),
    .INIT_1A(256'h00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0),
    .INIT_1B(256'h00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0),
    .INIT_1C(256'h00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0),
    .INIT_1D(256'h00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0),
    .INIT_1E(256'h00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0),
    .INIT_1F(256'h00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0),
    .INIT_20(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_21(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_22(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_23(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_24(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_25(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_26(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_27(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_28(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_29(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2A(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2B(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2C(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2D(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2E(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2F(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000000000000000FF),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,q1_reg_i_6_n_6,ret_13_fu_359_p2,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],\^q1_reg }),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],xf_cv_icvSaturate8u_cv_load_3_reg_761}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(xf_cv_icvSaturate8u_cv_ce0),
        .ENBWREN(xf_cv_icvSaturate8u_cv_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(xf_cv_icvSaturate8u_cv_load_3_reg_7610),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    q1_reg_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_ce0));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_10
       (.I0(q1_reg_7[7]),
        .I1(O411[7]),
        .O(q1_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_11
       (.I0(q1_reg_7[6]),
        .I1(O411[6]),
        .O(q1_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_12
       (.I0(q1_reg_7[5]),
        .I1(O411[5]),
        .O(q1_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_13
       (.I0(q1_reg_7[4]),
        .I1(O411[4]),
        .O(q1_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_14
       (.I0(q1_reg_7[3]),
        .I1(O411[3]),
        .O(q1_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_15
       (.I0(q1_reg_7[2]),
        .I1(O411[2]),
        .O(q1_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_16
       (.I0(q1_reg_7[1]),
        .I1(O411[1]),
        .O(q1_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_17
       (.I0(q1_reg_7[0]),
        .I1(O411[0]),
        .O(q1_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_18
       (.I0(D[7]),
        .I1(q1_reg_7[7]),
        .O(q1_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_19
       (.I0(D[6]),
        .I1(q1_reg_7[6]),
        .O(q1_reg_i_19_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    q1_reg_i_2
       (.I0(icmp_ln128_reg_673_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_load_3_reg_7610));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_20
       (.I0(D[5]),
        .I1(q1_reg_7[5]),
        .O(q1_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_21
       (.I0(D[4]),
        .I1(q1_reg_7[4]),
        .O(q1_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_22
       (.I0(D[3]),
        .I1(q1_reg_7[3]),
        .O(q1_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_23
       (.I0(D[2]),
        .I1(q1_reg_7[2]),
        .O(q1_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_24
       (.I0(D[1]),
        .I1(q1_reg_7[1]),
        .O(q1_reg_i_24_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_25
       (.I0(D[0]),
        .I1(q1_reg_7[0]),
        .O(q1_reg_i_25_n_3));
  CARRY4 q1_reg_i_3
       (.CI(q1_reg_i_4_n_3),
        .CO({NLW_q1_reg_i_3_CO_UNCONNECTED[3:1],q1_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q1_reg_i_9_n_3}),
        .O({NLW_q1_reg_i_3_O_UNCONNECTED[3:2],sel[9:8]}),
        .S({1'b0,1'b0,1'b1,O411[8]}));
  CARRY4 q1_reg_i_4
       (.CI(q1_reg_i_5_n_3),
        .CO({q1_reg_i_4_n_3,q1_reg_i_4_n_4,q1_reg_i_4_n_5,q1_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(q1_reg_7[7:4]),
        .O(sel[7:4]),
        .S({q1_reg_i_10_n_3,q1_reg_i_11_n_3,q1_reg_i_12_n_3,q1_reg_i_13_n_3}));
  CARRY4 q1_reg_i_5
       (.CI(1'b0),
        .CO({q1_reg_i_5_n_3,q1_reg_i_5_n_4,q1_reg_i_5_n_5,q1_reg_i_5_n_6}),
        .CYINIT(1'b1),
        .DI(q1_reg_7[3:0]),
        .O(sel[3:0]),
        .S({q1_reg_i_14_n_3,q1_reg_i_15_n_3,q1_reg_i_16_n_3,q1_reg_i_17_n_3}));
  CARRY4 q1_reg_i_6
       (.CI(q1_reg_i_7_n_3),
        .CO({NLW_q1_reg_i_6_CO_UNCONNECTED[3:1],q1_reg_i_6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q1_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q1_reg_i_7
       (.CI(q1_reg_i_8_n_3),
        .CO({q1_reg_i_7_n_3,q1_reg_i_7_n_4,q1_reg_i_7_n_5,q1_reg_i_7_n_6}),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O(ret_13_fu_359_p2[7:4]),
        .S({q1_reg_i_18_n_3,q1_reg_i_19_n_3,q1_reg_i_20_n_3,q1_reg_i_21_n_3}));
  CARRY4 q1_reg_i_8
       (.CI(1'b0),
        .CO({q1_reg_i_8_n_3,q1_reg_i_8_n_4,q1_reg_i_8_n_5,q1_reg_i_8_n_6}),
        .CYINIT(1'b1),
        .DI(D[3:0]),
        .O(ret_13_fu_359_p2[3:0]),
        .S({q1_reg_i_22_n_3,q1_reg_i_23_n_3,q1_reg_i_24_n_3,q1_reg_i_25_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    q1_reg_i_9
       (.I0(O411[8]),
        .O(q1_reg_i_9_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h000F000E000D000C000B000A0009000800070006000500040003000200010000),
    .INIT_11(256'h001F001E001D001C001B001A0019001800170016001500140013001200110010),
    .INIT_12(256'h002F002E002D002C002B002A0029002800270026002500240023002200210020),
    .INIT_13(256'h003F003E003D003C003B003A0039003800370036003500340033003200310030),
    .INIT_14(256'h004F004E004D004C004B004A0049004800470046004500440043004200410040),
    .INIT_15(256'h005F005E005D005C005B005A0059005800570056005500540053005200510050),
    .INIT_16(256'h006F006E006D006C006B006A0069006800670066006500640063006200610060),
    .INIT_17(256'h007F007E007D007C007B007A0079007800770076007500740073007200710070),
    .INIT_18(256'h008F008E008D008C008B008A0089008800870086008500840083008200810080),
    .INIT_19(256'h009F009E009D009C009B009A0099009800970096009500940093009200910090),
    .INIT_1A(256'h00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0),
    .INIT_1B(256'h00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0),
    .INIT_1C(256'h00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0),
    .INIT_1D(256'h00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0),
    .INIT_1E(256'h00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0),
    .INIT_1F(256'h00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0),
    .INIT_20(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_21(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_22(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_23(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_24(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_25(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_26(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_27(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_28(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_29(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2A(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2B(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2C(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2D(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2E(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2F(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000000000000000FF),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,q2_reg_i_3_n_6,ret_12_fu_299_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,q2_reg_i_6_n_6,q2_reg_i_7_n_7,q2_reg_i_7_n_8,q2_reg_i_7_n_9,q2_reg_i_7_n_10,q2_reg_i_8_n_7,q2_reg_i_8_n_8,q2_reg_i_8_n_9,q2_reg_i_8_n_10,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],xf_cv_icvSaturate8u_cv_load_2_reg_725}),
        .DOBDO({NLW_q2_reg_DOBDO_UNCONNECTED[15:8],I650}),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(xf_cv_icvSaturate8u_cv_ce2),
        .ENBWREN(xf_cv_icvSaturate8u_cv_ce2),
        .REGCEAREGCE(xf_cv_icvSaturate8u_cv_load_2_reg_7250),
        .REGCEB(xf_cv_icvSaturate8u_cv_load_2_reg_7250),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    q2_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_ce2));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_10
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_1[6]),
        .O(q2_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_11
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_1[5]),
        .O(q2_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_12
       (.I0(q2_reg_0[4]),
        .I1(q2_reg_1[4]),
        .O(q2_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_13
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_1[3]),
        .O(q2_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_14
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_15
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_16
       (.I0(q2_reg_0[0]),
        .I1(q2_reg_1[0]),
        .O(q2_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_17
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_1[7]),
        .O(q2_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_18
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_1[6]),
        .O(q2_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_19
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_1[5]),
        .O(q2_reg_i_19_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    q2_reg_i_2
       (.I0(icmp_ln128_reg_673_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_load_2_reg_7250));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_20
       (.I0(q2_reg_0[4]),
        .I1(q2_reg_1[4]),
        .O(q2_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_21
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_1[3]),
        .O(q2_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_22
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_23
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_24
       (.I0(q2_reg_0[0]),
        .I1(q2_reg_1[0]),
        .O(q2_reg_i_24_n_3));
  CARRY4 q2_reg_i_3
       (.CI(q2_reg_i_4_n_3),
        .CO({NLW_q2_reg_i_3_CO_UNCONNECTED[3:1],q2_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q2_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q2_reg_i_4
       (.CI(q2_reg_i_5_n_3),
        .CO({q2_reg_i_4_n_3,q2_reg_i_4_n_4,q2_reg_i_4_n_5,q2_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(q2_reg_0[7:4]),
        .O(ret_12_fu_299_p2[7:4]),
        .S({q2_reg_i_9_n_3,q2_reg_i_10_n_3,q2_reg_i_11_n_3,q2_reg_i_12_n_3}));
  CARRY4 q2_reg_i_5
       (.CI(1'b0),
        .CO({q2_reg_i_5_n_3,q2_reg_i_5_n_4,q2_reg_i_5_n_5,q2_reg_i_5_n_6}),
        .CYINIT(1'b1),
        .DI(q2_reg_0[3:0]),
        .O(ret_12_fu_299_p2[3:0]),
        .S({q2_reg_i_13_n_3,q2_reg_i_14_n_3,q2_reg_i_15_n_3,q2_reg_i_16_n_3}));
  CARRY4 q2_reg_i_6
       (.CI(q2_reg_i_7_n_3),
        .CO({NLW_q2_reg_i_6_CO_UNCONNECTED[3:1],q2_reg_i_6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q2_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q2_reg_i_7
       (.CI(q2_reg_i_8_n_3),
        .CO({q2_reg_i_7_n_3,q2_reg_i_7_n_4,q2_reg_i_7_n_5,q2_reg_i_7_n_6}),
        .CYINIT(1'b0),
        .DI(q2_reg_1[7:4]),
        .O({q2_reg_i_7_n_7,q2_reg_i_7_n_8,q2_reg_i_7_n_9,q2_reg_i_7_n_10}),
        .S({q2_reg_i_17_n_3,q2_reg_i_18_n_3,q2_reg_i_19_n_3,q2_reg_i_20_n_3}));
  CARRY4 q2_reg_i_8
       (.CI(1'b0),
        .CO({q2_reg_i_8_n_3,q2_reg_i_8_n_4,q2_reg_i_8_n_5,q2_reg_i_8_n_6}),
        .CYINIT(1'b1),
        .DI(q2_reg_1[3:0]),
        .O({q2_reg_i_8_n_7,q2_reg_i_8_n_8,q2_reg_i_8_n_9,q2_reg_i_8_n_10}),
        .S({q2_reg_i_21_n_3,q2_reg_i_22_n_3,q2_reg_i_23_n_3,q2_reg_i_24_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_9
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_1[7]),
        .O(q2_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_2 
       (.I0(\vmin_V_reg_745_reg[7] [3]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[3]),
        .O(\vmin_V_reg_745[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_3 
       (.I0(\vmin_V_reg_745_reg[7] [2]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[2]),
        .O(\vmin_V_reg_745[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_4 
       (.I0(\vmin_V_reg_745_reg[7] [1]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[1]),
        .O(\vmin_V_reg_745[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_5 
       (.I0(\vmin_V_reg_745_reg[7] [0]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[0]),
        .O(\vmin_V_reg_745[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_3 
       (.I0(\vmin_V_reg_745_reg[7] [7]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[7]),
        .O(\vmin_V_reg_745[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_4 
       (.I0(\vmin_V_reg_745_reg[7] [6]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[6]),
        .O(\vmin_V_reg_745[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_5 
       (.I0(\vmin_V_reg_745_reg[7] [5]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[5]),
        .O(\vmin_V_reg_745[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_6 
       (.I0(\vmin_V_reg_745_reg[7] [4]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[4]),
        .O(\vmin_V_reg_745[7]_i_6_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vmin_V_reg_745_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\vmin_V_reg_745_reg[3]_i_1_n_3 ,\vmin_V_reg_745_reg[3]_i_1_n_4 ,\vmin_V_reg_745_reg[3]_i_1_n_5 ,\vmin_V_reg_745_reg[3]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI(\vmin_V_reg_745_reg[7] [3:0]),
        .O(D[3:0]),
        .S({\vmin_V_reg_745[3]_i_2_n_3 ,\vmin_V_reg_745[3]_i_3_n_3 ,\vmin_V_reg_745[3]_i_4_n_3 ,\vmin_V_reg_745[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vmin_V_reg_745_reg[7]_i_2 
       (.CI(\vmin_V_reg_745_reg[3]_i_1_n_3 ),
        .CO({\NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED [3],\vmin_V_reg_745_reg[7]_i_2_n_4 ,\vmin_V_reg_745_reg[7]_i_2_n_5 ,\vmin_V_reg_745_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vmin_V_reg_745_reg[7] [6:4]}),
        .O(D[7:4]),
        .S({\vmin_V_reg_745[7]_i_3_n_3 ,\vmin_V_reg_745[7]_i_4_n_3 ,\vmin_V_reg_745[7]_i_5_n_3 ,\vmin_V_reg_745[7]_i_6_n_3 }));
  CARRY4 \vr_reg_772_reg[0]_i_2 
       (.CI(\q0_reg[11]_i_4_n_3 ),
        .CO({\NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED [3:1],void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED [3:2],\zext_ln123_1_reg_730_reg[8] }),
        .S({1'b0,1'b0,1'b1,\vg_reg_778_reg[0] [8]}));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_2 
       (.I0(I650[3]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [3]),
        .O(\zext_ln123_1_reg_730[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_3 
       (.I0(I650[2]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [2]),
        .O(\zext_ln123_1_reg_730[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_4 
       (.I0(I650[1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [1]),
        .O(\zext_ln123_1_reg_730[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_5 
       (.I0(I650[0]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [0]),
        .O(\zext_ln123_1_reg_730[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_2 
       (.I0(I650[7]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [7]),
        .O(\zext_ln123_1_reg_730[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_3 
       (.I0(I650[6]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [6]),
        .O(\zext_ln123_1_reg_730[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_4 
       (.I0(I650[5]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [5]),
        .O(\zext_ln123_1_reg_730[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_5 
       (.I0(I650[4]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [4]),
        .O(\zext_ln123_1_reg_730[7]_i_5_n_3 ));
  CARRY4 \zext_ln123_1_reg_730_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln123_1_reg_730_reg[3]_i_1_n_3 ,\zext_ln123_1_reg_730_reg[3]_i_1_n_4 ,\zext_ln123_1_reg_730_reg[3]_i_1_n_5 ,\zext_ln123_1_reg_730_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I650[3:0]),
        .O(O411[3:0]),
        .S({\zext_ln123_1_reg_730[3]_i_2_n_3 ,\zext_ln123_1_reg_730[3]_i_3_n_3 ,\zext_ln123_1_reg_730[3]_i_4_n_3 ,\zext_ln123_1_reg_730[3]_i_5_n_3 }));
  CARRY4 \zext_ln123_1_reg_730_reg[7]_i_1 
       (.CI(\zext_ln123_1_reg_730_reg[3]_i_1_n_3 ),
        .CO({\zext_ln123_1_reg_730_reg[7]_i_1_n_3 ,\zext_ln123_1_reg_730_reg[7]_i_1_n_4 ,\zext_ln123_1_reg_730_reg[7]_i_1_n_5 ,\zext_ln123_1_reg_730_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I650[7:4]),
        .O(O411[7:4]),
        .S({\zext_ln123_1_reg_730[7]_i_2_n_3 ,\zext_ln123_1_reg_730[7]_i_3_n_3 ,\zext_ln123_1_reg_730[7]_i_4_n_3 ,\zext_ln123_1_reg_730[7]_i_5_n_3 }));
  CARRY4 \zext_ln123_1_reg_730_reg[8]_i_1 
       (.CI(\zext_ln123_1_reg_730_reg[7]_i_1_n_3 ),
        .CO({\NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED [3:1],O411[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc
   (ap_done_reg,
    ap_done_reg_reg_0,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg_reg_1,
    ap_clk,
    p_src_mat_cols_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_rows_c_i_empty_n,
    ap_rst_n_inv,
    \ap_return_0_preg_reg[15]_0 ,
    \ap_return_0_preg_reg[14]_0 ,
    \ap_return_0_preg_reg[13]_0 ,
    \ap_return_0_preg_reg[12]_0 ,
    \ap_return_0_preg_reg[11]_0 ,
    \ap_return_0_preg_reg[10]_0 ,
    \ap_return_0_preg_reg[9]_0 ,
    \ap_return_0_preg_reg[8]_0 ,
    \ap_return_0_preg_reg[7]_0 ,
    \ap_return_0_preg_reg[6]_0 ,
    \ap_return_0_preg_reg[5]_0 ,
    \ap_return_0_preg_reg[4]_0 ,
    \ap_return_0_preg_reg[3]_0 ,
    \ap_return_0_preg_reg[2]_0 ,
    \ap_return_0_preg_reg[1]_0 ,
    \ap_return_0_preg_reg[0]_0 ,
    \ap_return_1_preg_reg[15]_0 ,
    \ap_return_1_preg_reg[14]_0 ,
    \ap_return_1_preg_reg[13]_0 ,
    \ap_return_1_preg_reg[12]_0 ,
    \ap_return_1_preg_reg[11]_0 ,
    \ap_return_1_preg_reg[10]_0 ,
    \ap_return_1_preg_reg[9]_0 ,
    \ap_return_1_preg_reg[8]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_1_preg_reg[6]_0 ,
    \ap_return_1_preg_reg[5]_0 ,
    \ap_return_1_preg_reg[4]_0 ,
    \ap_return_1_preg_reg[3]_0 ,
    \ap_return_1_preg_reg[2]_0 ,
    \ap_return_1_preg_reg[1]_0 ,
    \ap_return_1_preg_reg[0]_0 );
  output ap_done_reg;
  output ap_done_reg_reg_0;
  output [15:0]ap_return_0_preg;
  output [15:0]ap_return_1_preg;
  input ap_done_reg_reg_1;
  input ap_clk;
  input p_src_mat_cols_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_rows_c_i_empty_n;
  input ap_rst_n_inv;
  input \ap_return_0_preg_reg[15]_0 ;
  input \ap_return_0_preg_reg[14]_0 ;
  input \ap_return_0_preg_reg[13]_0 ;
  input \ap_return_0_preg_reg[12]_0 ;
  input \ap_return_0_preg_reg[11]_0 ;
  input \ap_return_0_preg_reg[10]_0 ;
  input \ap_return_0_preg_reg[9]_0 ;
  input \ap_return_0_preg_reg[8]_0 ;
  input \ap_return_0_preg_reg[7]_0 ;
  input \ap_return_0_preg_reg[6]_0 ;
  input \ap_return_0_preg_reg[5]_0 ;
  input \ap_return_0_preg_reg[4]_0 ;
  input \ap_return_0_preg_reg[3]_0 ;
  input \ap_return_0_preg_reg[2]_0 ;
  input \ap_return_0_preg_reg[1]_0 ;
  input \ap_return_0_preg_reg[0]_0 ;
  input \ap_return_1_preg_reg[15]_0 ;
  input \ap_return_1_preg_reg[14]_0 ;
  input \ap_return_1_preg_reg[13]_0 ;
  input \ap_return_1_preg_reg[12]_0 ;
  input \ap_return_1_preg_reg[11]_0 ;
  input \ap_return_1_preg_reg[10]_0 ;
  input \ap_return_1_preg_reg[9]_0 ;
  input \ap_return_1_preg_reg[8]_0 ;
  input \ap_return_1_preg_reg[7]_0 ;
  input \ap_return_1_preg_reg[6]_0 ;
  input \ap_return_1_preg_reg[5]_0 ;
  input \ap_return_1_preg_reg[4]_0 ;
  input \ap_return_1_preg_reg[3]_0 ;
  input \ap_return_1_preg_reg[2]_0 ;
  input \ap_return_1_preg_reg[1]_0 ;
  input \ap_return_1_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [15:0]ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire \ap_return_0_preg_reg[10]_0 ;
  wire \ap_return_0_preg_reg[11]_0 ;
  wire \ap_return_0_preg_reg[12]_0 ;
  wire \ap_return_0_preg_reg[13]_0 ;
  wire \ap_return_0_preg_reg[14]_0 ;
  wire \ap_return_0_preg_reg[15]_0 ;
  wire \ap_return_0_preg_reg[1]_0 ;
  wire \ap_return_0_preg_reg[2]_0 ;
  wire \ap_return_0_preg_reg[3]_0 ;
  wire \ap_return_0_preg_reg[4]_0 ;
  wire \ap_return_0_preg_reg[5]_0 ;
  wire \ap_return_0_preg_reg[6]_0 ;
  wire \ap_return_0_preg_reg[7]_0 ;
  wire \ap_return_0_preg_reg[8]_0 ;
  wire \ap_return_0_preg_reg[9]_0 ;
  wire [15:0]ap_return_1_preg;
  wire \ap_return_1_preg_reg[0]_0 ;
  wire \ap_return_1_preg_reg[10]_0 ;
  wire \ap_return_1_preg_reg[11]_0 ;
  wire \ap_return_1_preg_reg[12]_0 ;
  wire \ap_return_1_preg_reg[13]_0 ;
  wire \ap_return_1_preg_reg[14]_0 ;
  wire \ap_return_1_preg_reg[15]_0 ;
  wire \ap_return_1_preg_reg[1]_0 ;
  wire \ap_return_1_preg_reg[2]_0 ;
  wire \ap_return_1_preg_reg[3]_0 ;
  wire \ap_return_1_preg_reg[4]_0 ;
  wire \ap_return_1_preg_reg[5]_0 ;
  wire \ap_return_1_preg_reg[6]_0 ;
  wire \ap_return_1_preg_reg[7]_0 ;
  wire \ap_return_1_preg_reg[8]_0 ;
  wire \ap_return_1_preg_reg[9]_0 ;
  wire ap_rst_n_inv;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(p_src_mat_cols_c_i_empty_n),
        .I2(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I3(p_src_mat_rows_c_i_empty_n),
        .O(ap_done_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[0]_0 ),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[10]_0 ),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[11]_0 ),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[12]_0 ),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[13]_0 ),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[14]_0 ),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[15]_0 ),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[1]_0 ),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[2]_0 ),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[3]_0 ),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[4]_0 ),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[5]_0 ),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[6]_0 ),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[7]_0 ),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[8]_0 ),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[9]_0 ),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[0]_0 ),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[10]_0 ),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[11]_0 ),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[12]_0 ),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[13]_0 ),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[14]_0 ),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[15]_0 ),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[1]_0 ),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[2]_0 ),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[3]_0 ),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[4]_0 ),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[5]_0 ),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[6]_0 ),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[7]_0 ),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[8]_0 ),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[9]_0 ),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc
   (ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    E,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    s_ready_t_reg,
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
    Q,
    D,
    \gmem0_addr_2_reg_760_reg[63]_0 ,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    ap_done_reg_reg_0,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_sync_channel_write_low_th_1_2,
    shiftReg_ce_1,
    ap_sync_channel_write_low_th_2_0,
    shiftReg_ce_2,
    ap_sync_channel_write_low_th_2_1,
    shiftReg_ce_3,
    ap_sync_channel_write_low_th_1_1,
    shiftReg_ce_4,
    ap_sync_channel_write_low_th_0_2,
    ap_sync_channel_write_low_th_0_1,
    ap_sync_channel_write_low_th_0_0,
    shiftReg_ce_5,
    ap_sync_channel_write_low_th_1_0,
    shiftReg_ce_6,
    ap_sync_channel_write_high_th_2_1,
    shiftReg_ce_7,
    shiftReg_ce_8,
    ap_sync_channel_write_high_th_2_0,
    ap_sync_channel_write_high_th_1_2,
    shiftReg_ce_9,
    ap_sync_channel_write_high_th_2_2,
    shiftReg_ce_10,
    ap_sync_channel_write_high_th_1_1,
    shiftReg_ce_11,
    ap_sync_channel_write_high_th_1_0,
    shiftReg_ce_12,
    ap_sync_channel_write_high_th_0_2,
    shiftReg_ce_13,
    ap_sync_channel_write_high_th_0_1,
    shiftReg_ce_14,
    shiftReg_ce_15,
    ap_sync_channel_write_low_th_2_2,
    shiftReg_ce_16,
    ap_sync_channel_write_high_th_0_0,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
    ap_done_reg_reg_1,
    \low_th_2_0_fu_78_reg[7]_0 ,
    \low_th_2_1_fu_90_reg[7]_0 ,
    \low_th_2_2_1_fu_102_reg[7]_0 ,
    \high_th_2_0_1_fu_114_reg[7]_0 ,
    \high_th_2_1_2_fu_126_reg[7]_0 ,
    \high_th_2_2_2_fu_138_reg[7]_0 ,
    \low_th_2_0_2_fu_134_reg[7]_0 ,
    \low_th_2_1_2_fu_130_reg[7]_0 ,
    \low_th_2_2_2_fu_122_reg[7]_0 ,
    \high_th_2_0_2_fu_118_reg[7]_0 ,
    \high_th_2_1_1_fu_110_reg[7]_0 ,
    \high_th_2_2_1_fu_106_reg[7]_0 ,
    \low_th_2_0_1_fu_98_reg[7]_0 ,
    \low_th_2_1_1_fu_94_reg[7]_0 ,
    \low_th_2_2_fu_86_reg[7]_0 ,
    \high_th_2_0_fu_82_reg[7]_0 ,
    \high_th_2_1_fu_74_reg[7]_0 ,
    \high_th_2_2_fu_70_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    gmem0_ARREADY,
    gmem1_ARREADY,
    ap_rst_n,
    \j_reg_238_reg[0]_0 ,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
    low_thresh_c_i_empty_n,
    high_thresh_c_i_empty_n,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_sync_reg_channel_write_low_th_0_2,
    ap_sync_reg_channel_write_low_th_0_1,
    ap_sync_reg_channel_write_low_th_2_0,
    low_th_2_0_full_n,
    ap_sync_reg_channel_write_low_th_1_2,
    low_th_1_2_full_n,
    low_th_2_1_full_n,
    ap_sync_reg_channel_write_low_th_2_1,
    low_th_1_1_full_n,
    ap_sync_reg_channel_write_low_th_1_1,
    low_th_0_2_full_n,
    low_th_0_1_full_n,
    low_th_0_0_full_n,
    ap_sync_reg_channel_write_low_th_0_0,
    low_th_1_0_full_n,
    ap_sync_reg_channel_write_low_th_1_0,
    high_th_2_1_full_n,
    ap_sync_reg_channel_write_high_th_2_1,
    ap_sync_reg_channel_write_high_th_2_0,
    high_th_2_0_full_n,
    high_th_1_2_full_n,
    ap_sync_reg_channel_write_high_th_1_2,
    high_th_2_2_full_n,
    ap_sync_reg_channel_write_high_th_2_2,
    ap_sync_reg_channel_write_high_th_1_0,
    high_th_1_0_full_n,
    ap_sync_reg_channel_write_high_th_1_1,
    high_th_1_1_full_n,
    high_th_0_2_full_n,
    ap_sync_reg_channel_write_high_th_0_2,
    high_th_0_1_full_n,
    ap_sync_reg_channel_write_high_th_0_1,
    \SRL_SIG_reg[1][0] ,
    low_th_2_2_full_n,
    ap_sync_reg_channel_write_high_th_0_0,
    high_th_0_0_full_n,
    high_th_1_2_empty_n,
    high_th_2_1_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg,
    \low_thresh_read_reg_725_reg[63]_0 ,
    \high_thresh_read_reg_732_reg[63]_0 ,
    \low_th_2_2_fu_86_reg[7]_1 ,
    \high_th_2_2_fu_70_reg[7]_1 );
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]E;
  output colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  output [0:0]s_ready_t_reg;
  output colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  output [0:0]Q;
  output [63:0]D;
  output [63:0]\gmem0_addr_2_reg_760_reg[63]_0 ;
  output colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  output ap_done_reg_reg_0;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output ap_sync_channel_write_low_th_1_2;
  output shiftReg_ce_1;
  output ap_sync_channel_write_low_th_2_0;
  output shiftReg_ce_2;
  output ap_sync_channel_write_low_th_2_1;
  output shiftReg_ce_3;
  output ap_sync_channel_write_low_th_1_1;
  output shiftReg_ce_4;
  output ap_sync_channel_write_low_th_0_2;
  output ap_sync_channel_write_low_th_0_1;
  output ap_sync_channel_write_low_th_0_0;
  output shiftReg_ce_5;
  output ap_sync_channel_write_low_th_1_0;
  output shiftReg_ce_6;
  output ap_sync_channel_write_high_th_2_1;
  output shiftReg_ce_7;
  output shiftReg_ce_8;
  output ap_sync_channel_write_high_th_2_0;
  output ap_sync_channel_write_high_th_1_2;
  output shiftReg_ce_9;
  output ap_sync_channel_write_high_th_2_2;
  output shiftReg_ce_10;
  output ap_sync_channel_write_high_th_1_1;
  output shiftReg_ce_11;
  output ap_sync_channel_write_high_th_1_0;
  output shiftReg_ce_12;
  output ap_sync_channel_write_high_th_0_2;
  output shiftReg_ce_13;
  output ap_sync_channel_write_high_th_0_1;
  output shiftReg_ce_14;
  output shiftReg_ce_15;
  output ap_sync_channel_write_low_th_2_2;
  output shiftReg_ce_16;
  output ap_sync_channel_write_high_th_0_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  output ap_done_reg_reg_1;
  output [7:0]\low_th_2_0_fu_78_reg[7]_0 ;
  output [7:0]\low_th_2_1_fu_90_reg[7]_0 ;
  output [7:0]\low_th_2_2_1_fu_102_reg[7]_0 ;
  output [7:0]\high_th_2_0_1_fu_114_reg[7]_0 ;
  output [7:0]\high_th_2_1_2_fu_126_reg[7]_0 ;
  output [7:0]\high_th_2_2_2_fu_138_reg[7]_0 ;
  output [7:0]\low_th_2_0_2_fu_134_reg[7]_0 ;
  output [7:0]\low_th_2_1_2_fu_130_reg[7]_0 ;
  output [7:0]\low_th_2_2_2_fu_122_reg[7]_0 ;
  output [7:0]\high_th_2_0_2_fu_118_reg[7]_0 ;
  output [7:0]\high_th_2_1_1_fu_110_reg[7]_0 ;
  output [7:0]\high_th_2_2_1_fu_106_reg[7]_0 ;
  output [7:0]\low_th_2_0_1_fu_98_reg[7]_0 ;
  output [7:0]\low_th_2_1_1_fu_94_reg[7]_0 ;
  output [7:0]\low_th_2_2_fu_86_reg[7]_0 ;
  output [7:0]\high_th_2_0_fu_82_reg[7]_0 ;
  output [7:0]\high_th_2_1_fu_74_reg[7]_0 ;
  output [7:0]\high_th_2_2_fu_70_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem0_ARREADY;
  input gmem1_ARREADY;
  input ap_rst_n;
  input \j_reg_238_reg[0]_0 ;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  input colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  input low_thresh_c_i_empty_n;
  input high_thresh_c_i_empty_n;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;
  input [0:0]\ap_CS_fsm_reg[3]_1 ;
  input ap_sync_reg_channel_write_low_th_0_2;
  input ap_sync_reg_channel_write_low_th_0_1;
  input ap_sync_reg_channel_write_low_th_2_0;
  input low_th_2_0_full_n;
  input ap_sync_reg_channel_write_low_th_1_2;
  input low_th_1_2_full_n;
  input low_th_2_1_full_n;
  input ap_sync_reg_channel_write_low_th_2_1;
  input low_th_1_1_full_n;
  input ap_sync_reg_channel_write_low_th_1_1;
  input low_th_0_2_full_n;
  input low_th_0_1_full_n;
  input low_th_0_0_full_n;
  input ap_sync_reg_channel_write_low_th_0_0;
  input low_th_1_0_full_n;
  input ap_sync_reg_channel_write_low_th_1_0;
  input high_th_2_1_full_n;
  input ap_sync_reg_channel_write_high_th_2_1;
  input ap_sync_reg_channel_write_high_th_2_0;
  input high_th_2_0_full_n;
  input high_th_1_2_full_n;
  input ap_sync_reg_channel_write_high_th_1_2;
  input high_th_2_2_full_n;
  input ap_sync_reg_channel_write_high_th_2_2;
  input ap_sync_reg_channel_write_high_th_1_0;
  input high_th_1_0_full_n;
  input ap_sync_reg_channel_write_high_th_1_1;
  input high_th_1_1_full_n;
  input high_th_0_2_full_n;
  input ap_sync_reg_channel_write_high_th_0_2;
  input high_th_0_1_full_n;
  input ap_sync_reg_channel_write_high_th_0_1;
  input \SRL_SIG_reg[1][0] ;
  input low_th_2_2_full_n;
  input ap_sync_reg_channel_write_high_th_0_0;
  input high_th_0_0_full_n;
  input high_th_1_2_empty_n;
  input high_th_2_1_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg;
  input [0:0]ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  input [63:0]\low_thresh_read_reg_725_reg[63]_0 ;
  input [63:0]\high_thresh_read_reg_732_reg[63]_0 ;
  input [7:0]\low_th_2_2_fu_86_reg[7]_1 ;
  input [7:0]\high_th_2_2_fu_70_reg[7]_1 ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]add_ln138_fu_249_p2;
  wire [1:0]add_ln138_reg_739;
  wire \add_ln138_reg_739[0]_i_1_n_3 ;
  wire \add_ln138_reg_739[1]_i_1_n_3 ;
  wire \add_ln138_reg_739[1]_i_2_n_3 ;
  wire [63:0]add_ln143_fu_265_p2;
  wire [63:0]add_ln144_1_fu_294_p2;
  wire [63:1]add_ln145_1_fu_315_p2;
  wire [63:0]add_ln146_fu_326_p2;
  wire [63:0]add_ln147_fu_337_p2;
  wire [63:1]add_ln148_fu_348_p2;
  wire [3:0]add_ln149_fu_359_p2;
  wire add_ln149_reg_7840;
  wire [3:0]add_ln149_reg_784_reg;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_2__1_n_3 ;
  wire \ap_CS_fsm[3]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_4_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire ap_CS_fsm_state1;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire ap_done_reg_i_2_n_3;
  wire ap_done_reg_i_3_n_3;
  wire ap_done_reg_i_4_n_3;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_high_th_0_0;
  wire ap_sync_channel_write_high_th_0_1;
  wire ap_sync_channel_write_high_th_0_2;
  wire ap_sync_channel_write_high_th_1_0;
  wire ap_sync_channel_write_high_th_1_1;
  wire ap_sync_channel_write_high_th_1_2;
  wire ap_sync_channel_write_high_th_2_0;
  wire ap_sync_channel_write_high_th_2_1;
  wire ap_sync_channel_write_high_th_2_2;
  wire ap_sync_channel_write_low_th_0_0;
  wire ap_sync_channel_write_low_th_0_1;
  wire ap_sync_channel_write_low_th_0_2;
  wire ap_sync_channel_write_low_th_1_0;
  wire ap_sync_channel_write_low_th_1_1;
  wire ap_sync_channel_write_low_th_1_2;
  wire ap_sync_channel_write_low_th_2_0;
  wire ap_sync_channel_write_low_th_2_1;
  wire ap_sync_channel_write_low_th_2_2;
  wire ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire ap_sync_reg_channel_write_low_th_2_1_i_3_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_4_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_5_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_6_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_7_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_8_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_9_n_3;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  wire [0:0]ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \data_p2[63]_i_3_n_3 ;
  wire \data_p2[63]_i_4_n_3 ;
  wire gmem0_ARREADY;
  wire [63:0]gmem0_addr_1_reg_754;
  wire \gmem0_addr_1_reg_754[3]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_754[3]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_754[3]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[11]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[11]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[11]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[11]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[15]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[15]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[15]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[15]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[19]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[19]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[19]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[19]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[23]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[23]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[23]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[23]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[27]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[27]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[27]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[27]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[31]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[31]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[31]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[31]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[35]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[35]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[35]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[35]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[39]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[39]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[39]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[39]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[3]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[3]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[3]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[3]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[43]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[43]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[43]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[43]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[47]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[47]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[47]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[47]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[51]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[51]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[51]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[51]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[55]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[55]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[55]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[55]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[59]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[59]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[59]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[59]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[63]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[63]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[63]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_754_reg[7]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_754_reg[7]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_754_reg[7]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_754_reg[7]_i_1_n_6 ;
  wire [63:0]gmem0_addr_2_reg_760;
  wire \gmem0_addr_2_reg_760[0]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760[3]_i_2_n_3 ;
  wire \gmem0_addr_2_reg_760[3]_i_3_n_3 ;
  wire \gmem0_addr_2_reg_760[3]_i_4_n_3 ;
  wire \gmem0_addr_2_reg_760[3]_i_5_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[11]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[11]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[11]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[11]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[15]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[15]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[15]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[15]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[19]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[19]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[19]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[19]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[23]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[23]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[23]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[23]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[27]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[27]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[27]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[27]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[31]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[31]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[31]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[31]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[35]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[35]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[35]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[35]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[39]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[39]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[39]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[39]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[3]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[3]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[3]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[3]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[43]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[43]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[43]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[43]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[47]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[47]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[47]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[47]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[51]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[51]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[51]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[51]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[55]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[55]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[55]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[55]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[59]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[59]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[59]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[59]_i_1_n_6 ;
  wire [63:0]\gmem0_addr_2_reg_760_reg[63]_0 ;
  wire \gmem0_addr_2_reg_760_reg[63]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[63]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[63]_i_1_n_6 ;
  wire \gmem0_addr_2_reg_760_reg[7]_i_1_n_3 ;
  wire \gmem0_addr_2_reg_760_reg[7]_i_1_n_4 ;
  wire \gmem0_addr_2_reg_760_reg[7]_i_1_n_5 ;
  wire \gmem0_addr_2_reg_760_reg[7]_i_1_n_6 ;
  wire [63:0]gmem0_addr_reg_748;
  wire \gmem0_addr_reg_748[3]_i_2_n_3 ;
  wire \gmem0_addr_reg_748[3]_i_3_n_3 ;
  wire \gmem0_addr_reg_748[3]_i_4_n_3 ;
  wire \gmem0_addr_reg_748[3]_i_5_n_3 ;
  wire \gmem0_addr_reg_748_reg[11]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[11]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[11]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[11]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[15]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[15]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[15]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[15]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[19]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[19]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[19]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[19]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[23]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[23]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[23]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[23]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[27]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[27]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[27]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[27]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[31]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[31]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[31]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[31]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[35]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[35]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[35]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[35]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[39]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[39]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[39]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[39]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[3]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[3]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[3]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[3]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[43]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[43]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[43]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[43]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[47]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[47]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[47]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[47]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[51]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[51]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[51]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[51]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[55]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[55]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[55]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[55]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[59]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[59]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[59]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[59]_i_1_n_6 ;
  wire \gmem0_addr_reg_748_reg[63]_i_2_n_4 ;
  wire \gmem0_addr_reg_748_reg[63]_i_2_n_5 ;
  wire \gmem0_addr_reg_748_reg[63]_i_2_n_6 ;
  wire \gmem0_addr_reg_748_reg[7]_i_1_n_3 ;
  wire \gmem0_addr_reg_748_reg[7]_i_1_n_4 ;
  wire \gmem0_addr_reg_748_reg[7]_i_1_n_5 ;
  wire \gmem0_addr_reg_748_reg[7]_i_1_n_6 ;
  wire gmem1_ARREADY;
  wire [63:0]gmem1_addr_1_reg_772;
  wire \gmem1_addr_1_reg_772[3]_i_2_n_3 ;
  wire \gmem1_addr_1_reg_772[3]_i_3_n_3 ;
  wire \gmem1_addr_1_reg_772[3]_i_4_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[11]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[11]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[11]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[11]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[15]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[15]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[15]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[15]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[19]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[19]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[19]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[19]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[23]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[23]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[23]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[23]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[27]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[27]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[27]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[27]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[31]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[31]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[31]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[31]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[35]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[35]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[35]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[35]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[39]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[39]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[39]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[39]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[3]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[3]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[3]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[3]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[43]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[43]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[43]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[43]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[47]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[47]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[47]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[47]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[51]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[51]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[51]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[51]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[55]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[55]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[55]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[55]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[59]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[59]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[59]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[59]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[63]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[63]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[63]_i_1_n_6 ;
  wire \gmem1_addr_1_reg_772_reg[7]_i_1_n_3 ;
  wire \gmem1_addr_1_reg_772_reg[7]_i_1_n_4 ;
  wire \gmem1_addr_1_reg_772_reg[7]_i_1_n_5 ;
  wire \gmem1_addr_1_reg_772_reg[7]_i_1_n_6 ;
  wire [63:0]gmem1_addr_2_reg_778;
  wire \gmem1_addr_2_reg_778[0]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778[3]_i_2_n_3 ;
  wire \gmem1_addr_2_reg_778[3]_i_3_n_3 ;
  wire \gmem1_addr_2_reg_778[3]_i_4_n_3 ;
  wire \gmem1_addr_2_reg_778[3]_i_5_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[11]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[11]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[11]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[11]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[15]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[15]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[15]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[15]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[19]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[19]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[19]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[19]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[23]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[23]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[23]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[23]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[27]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[27]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[27]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[27]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[31]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[31]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[31]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[31]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[35]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[35]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[35]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[35]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[39]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[39]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[39]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[39]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[3]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[3]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[3]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[3]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[43]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[43]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[43]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[43]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[47]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[47]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[47]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[47]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[51]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[51]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[51]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[51]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[55]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[55]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[55]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[55]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[59]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[59]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[59]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[59]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[63]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[63]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[63]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_778_reg[7]_i_1_n_3 ;
  wire \gmem1_addr_2_reg_778_reg[7]_i_1_n_4 ;
  wire \gmem1_addr_2_reg_778_reg[7]_i_1_n_5 ;
  wire \gmem1_addr_2_reg_778_reg[7]_i_1_n_6 ;
  wire [63:0]gmem1_addr_reg_766;
  wire \gmem1_addr_reg_766[3]_i_2_n_3 ;
  wire \gmem1_addr_reg_766[3]_i_3_n_3 ;
  wire \gmem1_addr_reg_766[3]_i_4_n_3 ;
  wire \gmem1_addr_reg_766[3]_i_5_n_3 ;
  wire \gmem1_addr_reg_766_reg[11]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[11]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[11]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[11]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[15]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[15]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[15]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[15]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[19]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[19]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[19]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[19]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[23]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[23]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[23]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[23]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[27]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[27]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[27]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[27]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[31]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[31]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[31]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[31]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[35]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[35]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[35]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[35]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[39]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[39]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[39]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[39]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[3]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[3]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[3]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[3]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[43]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[43]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[43]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[43]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[47]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[47]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[47]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[47]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[51]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[51]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[51]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[51]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[55]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[55]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[55]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[55]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[59]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[59]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[59]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[59]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[63]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[63]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[63]_i_1_n_6 ;
  wire \gmem1_addr_reg_766_reg[7]_i_1_n_3 ;
  wire \gmem1_addr_reg_766_reg[7]_i_1_n_4 ;
  wire \gmem1_addr_reg_766_reg[7]_i_1_n_5 ;
  wire \gmem1_addr_reg_766_reg[7]_i_1_n_6 ;
  wire high_th_0_0_full_n;
  wire high_th_0_1_full_n;
  wire high_th_0_2_full_n;
  wire high_th_1_0_full_n;
  wire high_th_1_1_full_n;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire high_th_2_0_1_fu_1140;
  wire [7:0]\high_th_2_0_1_fu_114_reg[7]_0 ;
  wire high_th_2_0_2_fu_1180;
  wire [7:0]\high_th_2_0_2_fu_118_reg[7]_0 ;
  wire high_th_2_0_fu_820;
  wire [7:0]\high_th_2_0_fu_82_reg[7]_0 ;
  wire high_th_2_0_full_n;
  wire high_th_2_1_1_fu_1100;
  wire [7:0]\high_th_2_1_1_fu_110_reg[7]_0 ;
  wire high_th_2_1_2_fu_1260;
  wire [7:0]\high_th_2_1_2_fu_126_reg[7]_0 ;
  wire high_th_2_1_empty_n;
  wire high_th_2_1_fu_740;
  wire [7:0]\high_th_2_1_fu_74_reg[7]_0 ;
  wire high_th_2_1_full_n;
  wire high_th_2_2_1_fu_1060;
  wire [7:0]\high_th_2_2_1_fu_106_reg[7]_0 ;
  wire high_th_2_2_2_fu_1380;
  wire [7:0]\high_th_2_2_2_fu_138_reg[7]_0 ;
  wire high_th_2_2_fu_700;
  wire [7:0]\high_th_2_2_fu_70_reg[7]_0 ;
  wire [7:0]\high_th_2_2_fu_70_reg[7]_1 ;
  wire high_th_2_2_full_n;
  wire high_thresh_c_i_empty_n;
  wire [63:0]high_thresh_read_reg_732;
  wire [63:0]\high_thresh_read_reg_732_reg[63]_0 ;
  wire i_reg_226;
  wire i_reg_2260;
  wire [1:0]i_reg_226_pp0_iter1_reg;
  wire [1:0]i_reg_226_pp0_iter2_reg;
  wire [1:0]i_reg_226_pp0_iter3_reg;
  wire \i_reg_226_reg_n_3_[0] ;
  wire \i_reg_226_reg_n_3_[1] ;
  wire \icmp_ln138_reg_744_reg_n_3_[0] ;
  wire [3:0]j_reg_238;
  wire \j_reg_238_reg[0]_0 ;
  wire low_th_0_0_full_n;
  wire low_th_0_1_full_n;
  wire low_th_0_2_full_n;
  wire low_th_1_0_full_n;
  wire low_th_1_1_full_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_0_1_fu_98_reg[7]_0 ;
  wire [7:0]\low_th_2_0_2_fu_134_reg[7]_0 ;
  wire [7:0]\low_th_2_0_fu_78_reg[7]_0 ;
  wire low_th_2_0_full_n;
  wire [7:0]\low_th_2_1_1_fu_94_reg[7]_0 ;
  wire [7:0]\low_th_2_1_2_fu_130_reg[7]_0 ;
  wire [7:0]\low_th_2_1_fu_90_reg[7]_0 ;
  wire low_th_2_1_full_n;
  wire [7:0]\low_th_2_2_1_fu_102_reg[7]_0 ;
  wire [7:0]\low_th_2_2_2_fu_122_reg[7]_0 ;
  wire [7:0]\low_th_2_2_fu_86_reg[7]_0 ;
  wire [7:0]\low_th_2_2_fu_86_reg[7]_1 ;
  wire low_th_2_2_full_n;
  wire low_thresh_c_i_empty_n;
  wire [63:0]low_thresh_read_reg_725;
  wire [63:0]\low_thresh_read_reg_725_reg[63]_0 ;
  wire p_10_in;
  wire p_9_in;
  wire [0:0]s_ready_t_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_12;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire [2:0]trunc_ln144_fu_276_p1;
  wire [1:1]zext_ln145_fu_311_p1;
  wire [3:3]\NLW_gmem0_addr_1_reg_754_reg[63]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem0_addr_2_reg_760_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem0_addr_2_reg_760_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem0_addr_reg_748_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem1_addr_1_reg_772_reg[63]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem1_addr_2_reg_778_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem1_addr_2_reg_778_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem1_addr_reg_766_reg[63]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFF55D5)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\data_p2[63]_i_4_n_3 ),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I4(\data_p2[63]_i_3_n_3 ),
        .O(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(p_10_in),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(low_th_1_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_2),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(low_th_2_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_2_0),
        .O(shiftReg_ce_2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(low_th_2_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_2_1),
        .O(shiftReg_ce_3));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_2_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_2),
        .O(shiftReg_ce_10));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__11 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(high_th_1_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_1),
        .O(shiftReg_ce_11));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__12 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(high_th_1_0_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_0),
        .O(shiftReg_ce_12));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__13 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(high_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_0_2),
        .O(shiftReg_ce_13));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__14 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(high_th_0_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_0_1),
        .O(shiftReg_ce_14));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][7]_i_1__15 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(low_th_2_2_full_n),
        .I2(ap_done_reg),
        .I3(Q),
        .O(shiftReg_ce_15));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][7]_i_1__16 
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(high_th_0_0_full_n),
        .I2(ap_done_reg),
        .I3(Q),
        .O(shiftReg_ce_16));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(low_th_1_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_1),
        .O(shiftReg_ce_4));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_0_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_1),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_0_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_0),
        .O(shiftReg_ce_5));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_1_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_0),
        .O(shiftReg_ce_6));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_2_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_1),
        .O(shiftReg_ce_7));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_2_0_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_0),
        .O(shiftReg_ce_8));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_1_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_2),
        .O(shiftReg_ce_9));
  LUT5 #(
    .INIT(32'h1FFFB000)) 
    \add_ln138_reg_739[0]_i_1 
       (.I0(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I1(\i_reg_226_reg_n_3_[0] ),
        .I2(p_10_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(add_ln138_reg_739[0]),
        .O(\add_ln138_reg_739[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE1FFFFFF2D000000)) 
    \add_ln138_reg_739[1]_i_1 
       (.I0(\i_reg_226_reg_n_3_[1] ),
        .I1(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I2(add_ln138_fu_249_p2),
        .I3(p_10_in),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln138_reg_739[1]),
        .O(\add_ln138_reg_739[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln138_reg_739[1]_i_2 
       (.I0(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\add_ln138_reg_739[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln138_reg_739[1]_i_3 
       (.I0(add_ln138_reg_739[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_226_reg_n_3_[0] ),
        .O(add_ln138_fu_249_p2));
  FDRE \add_ln138_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln138_reg_739[0]_i_1_n_3 ),
        .Q(add_ln138_reg_739[0]),
        .R(1'b0));
  FDRE \add_ln138_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln138_reg_739[1]_i_1_n_3 ),
        .Q(add_ln138_reg_739[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h551555D5)) 
    \add_ln149_reg_784[0]_i_1 
       (.I0(j_reg_238[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I4(add_ln149_reg_784_reg[0]),
        .O(add_ln149_fu_359_p2[0]));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \add_ln149_reg_784[1]_i_1 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I2(j_reg_238[0]),
        .I3(add_ln149_reg_784_reg[1]),
        .I4(j_reg_238[1]),
        .O(add_ln149_fu_359_p2[1]));
  LUT6 #(
    .INIT(64'h00440347FFBBFCB8)) 
    \add_ln149_reg_784[2]_i_1 
       (.I0(add_ln149_reg_784_reg[1]),
        .I1(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I2(j_reg_238[1]),
        .I3(add_ln149_reg_784_reg[0]),
        .I4(j_reg_238[0]),
        .I5(trunc_ln144_fu_276_p1[2]),
        .O(add_ln149_fu_359_p2[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln149_reg_784[3]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(p_10_in),
        .I2(ap_enable_reg_pp0_iter0),
        .O(add_ln149_reg_7840));
  LUT6 #(
    .INIT(64'h4F4F4FB0B0B04FB0)) 
    \add_ln149_reg_784[3]_i_2 
       (.I0(trunc_ln144_fu_276_p1[0]),
        .I1(zext_ln145_fu_311_p1),
        .I2(trunc_ln144_fu_276_p1[2]),
        .I3(j_reg_238[3]),
        .I4(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I5(add_ln149_reg_784_reg[3]),
        .O(add_ln149_fu_359_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln149_reg_784[3]_i_3 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .O(trunc_ln144_fu_276_p1[0]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln149_reg_784[3]_i_4 
       (.I0(add_ln149_reg_784_reg[1]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[1]),
        .O(zext_ln145_fu_311_p1));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln149_reg_784[3]_i_5 
       (.I0(add_ln149_reg_784_reg[2]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[2]),
        .O(trunc_ln144_fu_276_p1[2]));
  FDRE \add_ln149_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(add_ln149_reg_7840),
        .D(add_ln149_fu_359_p2[0]),
        .Q(add_ln149_reg_784_reg[0]),
        .R(1'b0));
  FDRE \add_ln149_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(add_ln149_reg_7840),
        .D(add_ln149_fu_359_p2[1]),
        .Q(add_ln149_reg_784_reg[1]),
        .R(1'b0));
  FDRE \add_ln149_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(add_ln149_reg_7840),
        .D(add_ln149_fu_359_p2[2]),
        .Q(add_ln149_reg_784_reg[2]),
        .R(1'b0));
  FDRE \add_ln149_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(add_ln149_reg_7840),
        .D(add_ln149_fu_359_p2[3]),
        .Q(add_ln149_reg_784_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\j_reg_238_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm[1]_i_3_n_3 ),
        .O(ap_enable_reg_pp0_iter10));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(gmem0_ARREADY),
        .I1(gmem1_ARREADY),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm[4]_i_3_n_3 ),
        .I3(p_10_in),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAABABABA)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[4]_i_4_n_3 ),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(gmem1_ARREADY),
        .I4(gmem0_ARREADY),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_3 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\ap_CS_fsm[4]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h15FFFFFF15151515)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\ap_CS_fsm[3]_i_3_n_3 ),
        .I1(gmem1_ARREADY),
        .I2(gmem0_ARREADY),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm_reg[3]_1 ),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h00000000AAAA80AA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem0_ARREADY),
        .I2(gmem1_ARREADY),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(\ap_CS_fsm[4]_i_4_n_3 ),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0800000008080808)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm_reg[3]_1 ),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .O(\ap_CS_fsm[4]_i_4_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000AAA8AAAA)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3),
        .I2(ap_done_reg_i_2_n_3),
        .I3(ap_done_reg_i_3_n_3),
        .I4(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3),
        .I5(ap_done_reg_reg_0),
        .O(ap_done_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF45CD45FF)) 
    ap_done_reg_i_2
       (.I0(ap_sync_reg_channel_write_low_th_2_0),
        .I1(ap_done_reg_reg_0),
        .I2(low_th_2_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_2),
        .I4(low_th_1_2_full_n),
        .I5(ap_done_reg_i_4_n_3),
        .O(ap_done_reg_i_2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF51F151FF)) 
    ap_done_reg_i_3
       (.I0(ap_sync_reg_channel_write_low_th_0_1),
        .I1(low_th_0_1_full_n),
        .I2(ap_done_reg_reg_0),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .I4(low_th_0_2_full_n),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3),
        .O(ap_done_reg_i_3_n_3));
  LUT6 #(
    .INIT(64'h111111331F1F1FFF)) 
    ap_done_reg_i_4
       (.I0(low_th_2_1_full_n),
        .I1(ap_sync_reg_channel_write_low_th_2_1),
        .I2(low_th_1_1_full_n),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_low_th_1_1),
        .O(ap_done_reg_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(p_10_in),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDD01CC0000000000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\ap_CS_fsm[4]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_0_0_i_1
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(high_th_0_0_full_n),
        .O(ap_sync_channel_write_high_th_0_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_high_th_0_1_i_1
       (.I0(high_th_0_1_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_high_th_0_1),
        .O(ap_sync_channel_write_high_th_0_1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_high_th_0_2_i_1
       (.I0(high_th_0_2_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_high_th_0_2),
        .O(ap_sync_channel_write_high_th_0_2));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_high_th_1_0_i_1
       (.I0(high_th_1_0_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_high_th_1_0),
        .O(ap_sync_channel_write_high_th_1_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_high_th_1_1_i_1
       (.I0(high_th_1_1_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_high_th_1_1),
        .O(ap_sync_channel_write_high_th_1_1));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_1_2_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_1_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_2),
        .O(ap_sync_channel_write_high_th_1_2));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_2_0_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_2_0_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_0),
        .O(ap_sync_channel_write_high_th_2_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_2_1_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_2_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_1),
        .O(ap_sync_channel_write_high_th_2_1));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_2_2_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(high_th_2_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_2),
        .O(ap_sync_channel_write_high_th_2_2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_0_0_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_0_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_0),
        .O(ap_sync_channel_write_low_th_0_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_0_1_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_0_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_1),
        .O(ap_sync_channel_write_low_th_0_1));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_0_2_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .O(ap_sync_channel_write_low_th_0_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_1_0_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(low_th_1_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_0),
        .O(ap_sync_channel_write_low_th_1_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_low_th_1_1_i_1
       (.I0(low_th_1_1_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_low_th_1_1),
        .O(ap_sync_channel_write_low_th_1_1));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_low_th_1_2_i_1
       (.I0(low_th_1_2_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_low_th_1_2),
        .O(ap_sync_channel_write_low_th_1_2));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_low_th_2_0_i_1
       (.I0(low_th_2_0_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_low_th_2_0),
        .O(ap_sync_channel_write_low_th_2_0));
  LUT6 #(
    .INIT(64'h10101000FFFFFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_1
       (.I0(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3),
        .I1(ap_sync_reg_channel_write_low_th_2_1_i_4_n_3),
        .I2(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3),
        .I3(ap_done_reg),
        .I4(Q),
        .I5(ap_rst_n),
        .O(ap_done_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_low_th_2_1_i_2
       (.I0(low_th_2_1_full_n),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_low_th_2_1),
        .O(ap_sync_channel_write_low_th_2_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABABFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_3
       (.I0(ap_sync_reg_channel_write_low_th_2_1_i_6_n_3),
        .I1(shiftReg_ce_7),
        .I2(ap_sync_reg_channel_write_high_th_2_1),
        .I3(shiftReg_ce_8),
        .I4(ap_sync_reg_channel_write_high_th_2_0),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_7_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_4
       (.I0(ap_done_reg_i_2_n_3),
        .I1(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3),
        .I2(shiftReg_ce),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .I4(shiftReg_ce_0),
        .I5(ap_sync_reg_channel_write_low_th_0_1),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_4_n_3));
  LUT6 #(
    .INIT(64'hEEEEEEA0E0E0E0A0)) 
    ap_sync_reg_channel_write_low_th_2_1_i_5
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(low_th_2_2_full_n),
        .I2(ap_sync_reg_channel_write_high_th_0_0),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(high_th_0_0_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3));
  LUT6 #(
    .INIT(64'h11131113111FFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_6
       (.I0(high_th_1_2_full_n),
        .I1(ap_sync_reg_channel_write_high_th_1_2),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(high_th_2_2_full_n),
        .I5(ap_sync_reg_channel_write_high_th_2_2),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_6_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF45CD45FF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_7
       (.I0(ap_sync_reg_channel_write_high_th_1_0),
        .I1(ap_done_reg_reg_0),
        .I2(high_th_1_0_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_1),
        .I4(high_th_1_1_full_n),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_9_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_7_n_3));
  LUT6 #(
    .INIT(64'h11131113111FFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_8
       (.I0(low_th_0_0_full_n),
        .I1(ap_sync_reg_channel_write_low_th_0_0),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(low_th_1_0_full_n),
        .I5(ap_sync_reg_channel_write_low_th_1_0),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3));
  LUT6 #(
    .INIT(64'h111111331F1F1FFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_9
       (.I0(high_th_0_2_full_n),
        .I1(ap_sync_reg_channel_write_high_th_0_2),
        .I2(high_th_0_1_full_n),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_high_th_0_1),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_2_2_i_1
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(low_th_2_2_full_n),
        .O(ap_sync_channel_write_low_th_2_2));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .I2(Q),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .I4(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg),
        .I5(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'hFFFFEEE0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_i_2
       (.I0(Q),
        .I1(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .I2(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0),
        .I4(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg),
        .O(ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .I2(Q),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .I4(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg),
        .I5(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[0]_i_1 
       (.I0(gmem1_addr_2_reg_778[0]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[0]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[0]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[0]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[0]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[0]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[10]_i_1 
       (.I0(gmem1_addr_2_reg_778[10]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[10]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[10]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[10]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[10]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[10]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[11]_i_1 
       (.I0(gmem1_addr_2_reg_778[11]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[11]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[11]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[11]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[11]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[11]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[12]_i_1 
       (.I0(gmem1_addr_2_reg_778[12]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[12]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[12]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[12]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[12]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[12]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[13]_i_1 
       (.I0(gmem1_addr_2_reg_778[13]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[13]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[13]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[13]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[13]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[13]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[14]_i_1 
       (.I0(gmem1_addr_2_reg_778[14]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[14]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[14]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[14]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[14]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[14]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[15]_i_1 
       (.I0(gmem1_addr_2_reg_778[15]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[15]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[15]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[15]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[15]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[15]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[16]_i_1 
       (.I0(gmem1_addr_2_reg_778[16]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[16]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[16]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[16]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[16]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[16]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[17]_i_1 
       (.I0(gmem1_addr_2_reg_778[17]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[17]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[17]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[17]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[17]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[17]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[18]_i_1 
       (.I0(gmem1_addr_2_reg_778[18]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[18]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[18]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[18]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[18]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[18]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[19]_i_1 
       (.I0(gmem1_addr_2_reg_778[19]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[19]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[19]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[19]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[19]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[19]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[1]_i_1 
       (.I0(gmem1_addr_2_reg_778[1]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[1]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[1]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[1]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[1]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[1]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[20]_i_1 
       (.I0(gmem1_addr_2_reg_778[20]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[20]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[20]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[20]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[20]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[20]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[21]_i_1 
       (.I0(gmem1_addr_2_reg_778[21]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[21]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[21]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[21]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[21]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[21]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[22]_i_1 
       (.I0(gmem1_addr_2_reg_778[22]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[22]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[22]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[22]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[22]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[22]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[23]_i_1 
       (.I0(gmem1_addr_2_reg_778[23]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[23]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[23]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[23]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[23]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[23]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[24]_i_1 
       (.I0(gmem1_addr_2_reg_778[24]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[24]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[24]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[24]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[24]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[24]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[25]_i_1 
       (.I0(gmem1_addr_2_reg_778[25]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[25]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[25]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[25]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[25]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[25]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[26]_i_1 
       (.I0(gmem1_addr_2_reg_778[26]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[26]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[26]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[26]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[26]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[26]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[27]_i_1 
       (.I0(gmem1_addr_2_reg_778[27]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[27]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[27]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[27]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[27]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[27]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[28]_i_1 
       (.I0(gmem1_addr_2_reg_778[28]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[28]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[28]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[28]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[28]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[28]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[29]_i_1 
       (.I0(gmem1_addr_2_reg_778[29]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[29]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[29]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[29]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[29]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[29]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[2]_i_1 
       (.I0(gmem1_addr_2_reg_778[2]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[2]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[2]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[2]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[2]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[2]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[30]_i_1 
       (.I0(gmem1_addr_2_reg_778[30]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[30]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[30]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[30]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[30]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[30]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[31]_i_1 
       (.I0(gmem1_addr_2_reg_778[31]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[31]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[31]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[31]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[31]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[31]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[32]_i_1 
       (.I0(gmem1_addr_2_reg_778[32]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[32]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[32]),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[32]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[32]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[32]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[32]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[33]_i_1 
       (.I0(gmem1_addr_2_reg_778[33]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[33]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[33]),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[33]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[33]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[33]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[33]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[34]_i_1 
       (.I0(gmem1_addr_2_reg_778[34]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[34]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[34]),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[34]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[34]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[34]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[34]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[35]_i_1 
       (.I0(gmem1_addr_2_reg_778[35]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[35]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[35]),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[35]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[35]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[35]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[35]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[36]_i_1 
       (.I0(gmem1_addr_2_reg_778[36]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[36]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[36]),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[36]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[36]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[36]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[36]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [36]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[37]_i_1 
       (.I0(gmem1_addr_2_reg_778[37]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[37]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[37]),
        .O(D[37]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[37]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[37]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[37]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[37]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [37]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[38]_i_1 
       (.I0(gmem1_addr_2_reg_778[38]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[38]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[38]),
        .O(D[38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[38]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[38]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[38]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[38]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[39]_i_1 
       (.I0(gmem1_addr_2_reg_778[39]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[39]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[39]),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[39]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[39]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[39]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[39]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[3]_i_1 
       (.I0(gmem1_addr_2_reg_778[3]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[3]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[3]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[3]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[3]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[3]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[40]_i_1 
       (.I0(gmem1_addr_2_reg_778[40]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[40]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[40]),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[40]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[40]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[40]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[40]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[41]_i_1 
       (.I0(gmem1_addr_2_reg_778[41]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[41]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[41]),
        .O(D[41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[41]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[41]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[41]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[41]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[42]_i_1 
       (.I0(gmem1_addr_2_reg_778[42]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[42]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[42]),
        .O(D[42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[42]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[42]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[42]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[42]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[43]_i_1 
       (.I0(gmem1_addr_2_reg_778[43]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[43]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[43]),
        .O(D[43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[43]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[43]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[43]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[43]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[44]_i_1 
       (.I0(gmem1_addr_2_reg_778[44]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[44]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[44]),
        .O(D[44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[44]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[44]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[44]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[44]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[45]_i_1 
       (.I0(gmem1_addr_2_reg_778[45]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[45]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[45]),
        .O(D[45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[45]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[45]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[45]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[45]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[46]_i_1 
       (.I0(gmem1_addr_2_reg_778[46]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[46]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[46]),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[46]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[46]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[46]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[46]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [46]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[47]_i_1 
       (.I0(gmem1_addr_2_reg_778[47]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[47]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[47]),
        .O(D[47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[47]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[47]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[47]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[47]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[48]_i_1 
       (.I0(gmem1_addr_2_reg_778[48]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[48]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[48]),
        .O(D[48]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[48]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[48]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[48]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[48]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [48]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[49]_i_1 
       (.I0(gmem1_addr_2_reg_778[49]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[49]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[49]),
        .O(D[49]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[49]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[49]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[49]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[49]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [49]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[4]_i_1 
       (.I0(gmem1_addr_2_reg_778[4]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[4]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[4]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[4]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[4]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[4]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[50]_i_1 
       (.I0(gmem1_addr_2_reg_778[50]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[50]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[50]),
        .O(D[50]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[50]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[50]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[50]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[50]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [50]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[51]_i_1 
       (.I0(gmem1_addr_2_reg_778[51]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[51]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[51]),
        .O(D[51]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[51]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[51]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[51]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[51]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [51]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[52]_i_1 
       (.I0(gmem1_addr_2_reg_778[52]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[52]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[52]),
        .O(D[52]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[52]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[52]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[52]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[52]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [52]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[53]_i_1 
       (.I0(gmem1_addr_2_reg_778[53]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[53]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[53]),
        .O(D[53]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[53]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[53]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[53]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[53]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [53]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[54]_i_1 
       (.I0(gmem1_addr_2_reg_778[54]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[54]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[54]),
        .O(D[54]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[54]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[54]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[54]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[54]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [54]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[55]_i_1 
       (.I0(gmem1_addr_2_reg_778[55]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[55]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[55]),
        .O(D[55]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[55]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[55]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[55]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[55]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [55]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[56]_i_1 
       (.I0(gmem1_addr_2_reg_778[56]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[56]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[56]),
        .O(D[56]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[56]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[56]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[56]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[56]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [56]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[57]_i_1 
       (.I0(gmem1_addr_2_reg_778[57]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[57]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[57]),
        .O(D[57]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[57]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[57]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[57]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[57]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [57]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[58]_i_1 
       (.I0(gmem1_addr_2_reg_778[58]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[58]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[58]),
        .O(D[58]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[58]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[58]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[58]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[58]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [58]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[59]_i_1 
       (.I0(gmem1_addr_2_reg_778[59]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[59]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[59]),
        .O(D[59]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[59]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[59]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[59]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[59]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [59]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[5]_i_1 
       (.I0(gmem1_addr_2_reg_778[5]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[5]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[5]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[5]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[5]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[5]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[60]_i_1 
       (.I0(gmem1_addr_2_reg_778[60]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[60]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[60]),
        .O(D[60]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[60]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[60]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[60]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[60]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [60]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[61]_i_1 
       (.I0(gmem1_addr_2_reg_778[61]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[61]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[61]),
        .O(D[61]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[61]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[61]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[61]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[61]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [61]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[62]_i_1 
       (.I0(gmem1_addr_2_reg_778[62]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[62]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[62]),
        .O(D[62]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[62]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[62]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[62]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[62]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(gmem0_ARREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__0 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(gmem1_ARREADY),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[63]_i_2 
       (.I0(gmem1_addr_2_reg_778[63]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[63]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[63]),
        .O(D[63]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[63]_i_2__0 
       (.I0(gmem0_addr_2_reg_760[63]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[63]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[63]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [63]));
  LUT3 #(
    .INIT(8'h40)) 
    \data_p2[63]_i_3 
       (.I0(\j_reg_238_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\data_p2[63]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \data_p2[63]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter10),
        .O(\data_p2[63]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[6]_i_1 
       (.I0(gmem1_addr_2_reg_778[6]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[6]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[6]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[6]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[6]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[6]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[7]_i_1__1 
       (.I0(gmem1_addr_2_reg_778[7]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[7]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[7]_i_1__2 
       (.I0(gmem0_addr_2_reg_760[7]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[7]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[7]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[8]_i_1 
       (.I0(gmem1_addr_2_reg_778[8]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[8]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[8]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[8]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[8]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[8]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[9]_i_1 
       (.I0(gmem1_addr_2_reg_778[9]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem1_addr_reg_766[9]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem1_addr_1_reg_772[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[9]_i_1__0 
       (.I0(gmem0_addr_2_reg_760[9]),
        .I1(\data_p2[63]_i_3_n_3 ),
        .I2(gmem0_addr_reg_748[9]),
        .I3(\data_p2[63]_i_4_n_3 ),
        .I4(gmem0_addr_1_reg_754[9]),
        .O(\gmem0_addr_2_reg_760_reg[63]_0 [9]));
  LUT6 #(
    .INIT(64'h5555A959AAAA56A6)) 
    \gmem0_addr_1_reg_754[3]_i_2 
       (.I0(low_thresh_read_reg_725[2]),
        .I1(j_reg_238[0]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(add_ln149_reg_784_reg[0]),
        .I4(zext_ln145_fu_311_p1),
        .I5(trunc_ln144_fu_276_p1[2]),
        .O(\gmem0_addr_1_reg_754[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \gmem0_addr_1_reg_754[3]_i_3 
       (.I0(low_thresh_read_reg_725[1]),
        .I1(add_ln149_reg_784_reg[0]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(j_reg_238[0]),
        .I4(add_ln149_reg_784_reg[1]),
        .I5(j_reg_238[1]),
        .O(\gmem0_addr_1_reg_754[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \gmem0_addr_1_reg_754[3]_i_4 
       (.I0(low_thresh_read_reg_725[0]),
        .I1(j_reg_238[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[0]),
        .O(\gmem0_addr_1_reg_754[3]_i_4_n_3 ));
  FDRE \gmem0_addr_1_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[0]),
        .Q(gmem0_addr_1_reg_754[0]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[10]),
        .Q(gmem0_addr_1_reg_754[10]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[11]),
        .Q(gmem0_addr_1_reg_754[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[11]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[7]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[11]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[11]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[11]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[11:8]),
        .S(low_thresh_read_reg_725[11:8]));
  FDRE \gmem0_addr_1_reg_754_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[12]),
        .Q(gmem0_addr_1_reg_754[12]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[13]),
        .Q(gmem0_addr_1_reg_754[13]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[14]),
        .Q(gmem0_addr_1_reg_754[14]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[15]),
        .Q(gmem0_addr_1_reg_754[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[15]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[11]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[15]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[15]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[15]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[15:12]),
        .S(low_thresh_read_reg_725[15:12]));
  FDRE \gmem0_addr_1_reg_754_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[16]),
        .Q(gmem0_addr_1_reg_754[16]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[17]),
        .Q(gmem0_addr_1_reg_754[17]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[18]),
        .Q(gmem0_addr_1_reg_754[18]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[19]),
        .Q(gmem0_addr_1_reg_754[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[19]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[15]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[19]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[19]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[19]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[19:16]),
        .S(low_thresh_read_reg_725[19:16]));
  FDRE \gmem0_addr_1_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[1]),
        .Q(gmem0_addr_1_reg_754[1]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[20]),
        .Q(gmem0_addr_1_reg_754[20]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[21]),
        .Q(gmem0_addr_1_reg_754[21]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[22]),
        .Q(gmem0_addr_1_reg_754[22]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[23]),
        .Q(gmem0_addr_1_reg_754[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[23]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[19]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[23]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[23]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[23]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[23:20]),
        .S(low_thresh_read_reg_725[23:20]));
  FDRE \gmem0_addr_1_reg_754_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[24]),
        .Q(gmem0_addr_1_reg_754[24]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[25]),
        .Q(gmem0_addr_1_reg_754[25]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[26]),
        .Q(gmem0_addr_1_reg_754[26]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[27]),
        .Q(gmem0_addr_1_reg_754[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[27]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[23]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[27]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[27]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[27]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[27:24]),
        .S(low_thresh_read_reg_725[27:24]));
  FDRE \gmem0_addr_1_reg_754_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[28]),
        .Q(gmem0_addr_1_reg_754[28]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[29]),
        .Q(gmem0_addr_1_reg_754[29]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[2]),
        .Q(gmem0_addr_1_reg_754[2]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[30]),
        .Q(gmem0_addr_1_reg_754[30]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[31]),
        .Q(gmem0_addr_1_reg_754[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[31]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[27]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[31]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[31]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[31]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[31:28]),
        .S(low_thresh_read_reg_725[31:28]));
  FDRE \gmem0_addr_1_reg_754_reg[32] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[32]),
        .Q(gmem0_addr_1_reg_754[32]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[33] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[33]),
        .Q(gmem0_addr_1_reg_754[33]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[34] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[34]),
        .Q(gmem0_addr_1_reg_754[34]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[35] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[35]),
        .Q(gmem0_addr_1_reg_754[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[35]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[31]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[35]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[35]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[35]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[35:32]),
        .S(low_thresh_read_reg_725[35:32]));
  FDRE \gmem0_addr_1_reg_754_reg[36] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[36]),
        .Q(gmem0_addr_1_reg_754[36]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[37] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[37]),
        .Q(gmem0_addr_1_reg_754[37]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[38] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[38]),
        .Q(gmem0_addr_1_reg_754[38]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[39] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[39]),
        .Q(gmem0_addr_1_reg_754[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[39]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[35]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[39]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[39]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[39]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[39:36]),
        .S(low_thresh_read_reg_725[39:36]));
  FDRE \gmem0_addr_1_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[3]),
        .Q(gmem0_addr_1_reg_754[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_1_reg_754_reg[3]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[3]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[3]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,low_thresh_read_reg_725[2:0]}),
        .O(add_ln144_1_fu_294_p2[3:0]),
        .S({low_thresh_read_reg_725[3],\gmem0_addr_1_reg_754[3]_i_2_n_3 ,\gmem0_addr_1_reg_754[3]_i_3_n_3 ,\gmem0_addr_1_reg_754[3]_i_4_n_3 }));
  FDRE \gmem0_addr_1_reg_754_reg[40] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[40]),
        .Q(gmem0_addr_1_reg_754[40]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[41] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[41]),
        .Q(gmem0_addr_1_reg_754[41]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[42] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[42]),
        .Q(gmem0_addr_1_reg_754[42]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[43] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[43]),
        .Q(gmem0_addr_1_reg_754[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[43]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[39]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[43]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[43]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[43]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[43:40]),
        .S(low_thresh_read_reg_725[43:40]));
  FDRE \gmem0_addr_1_reg_754_reg[44] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[44]),
        .Q(gmem0_addr_1_reg_754[44]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[45] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[45]),
        .Q(gmem0_addr_1_reg_754[45]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[46] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[46]),
        .Q(gmem0_addr_1_reg_754[46]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[47] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[47]),
        .Q(gmem0_addr_1_reg_754[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[47]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[43]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[47]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[47]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[47]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[47:44]),
        .S(low_thresh_read_reg_725[47:44]));
  FDRE \gmem0_addr_1_reg_754_reg[48] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[48]),
        .Q(gmem0_addr_1_reg_754[48]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[49] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[49]),
        .Q(gmem0_addr_1_reg_754[49]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[4]),
        .Q(gmem0_addr_1_reg_754[4]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[50] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[50]),
        .Q(gmem0_addr_1_reg_754[50]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[51] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[51]),
        .Q(gmem0_addr_1_reg_754[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[51]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[47]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[51]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[51]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[51]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[51:48]),
        .S(low_thresh_read_reg_725[51:48]));
  FDRE \gmem0_addr_1_reg_754_reg[52] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[52]),
        .Q(gmem0_addr_1_reg_754[52]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[53] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[53]),
        .Q(gmem0_addr_1_reg_754[53]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[54] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[54]),
        .Q(gmem0_addr_1_reg_754[54]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[55] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[55]),
        .Q(gmem0_addr_1_reg_754[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[55]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[51]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[55]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[55]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[55]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[55:52]),
        .S(low_thresh_read_reg_725[55:52]));
  FDRE \gmem0_addr_1_reg_754_reg[56] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[56]),
        .Q(gmem0_addr_1_reg_754[56]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[57] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[57]),
        .Q(gmem0_addr_1_reg_754[57]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[58] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[58]),
        .Q(gmem0_addr_1_reg_754[58]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[59] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[59]),
        .Q(gmem0_addr_1_reg_754[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[59]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[55]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[59]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[59]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[59]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[59:56]),
        .S(low_thresh_read_reg_725[59:56]));
  FDRE \gmem0_addr_1_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[5]),
        .Q(gmem0_addr_1_reg_754[5]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[60] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[60]),
        .Q(gmem0_addr_1_reg_754[60]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[61] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[61]),
        .Q(gmem0_addr_1_reg_754[61]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[62] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[62]),
        .Q(gmem0_addr_1_reg_754[62]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[63] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[63]),
        .Q(gmem0_addr_1_reg_754[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[63]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[59]_i_1_n_3 ),
        .CO({\NLW_gmem0_addr_1_reg_754_reg[63]_i_1_CO_UNCONNECTED [3],\gmem0_addr_1_reg_754_reg[63]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[63]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[63:60]),
        .S(low_thresh_read_reg_725[63:60]));
  FDRE \gmem0_addr_1_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[6]),
        .Q(gmem0_addr_1_reg_754[6]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[7]),
        .Q(gmem0_addr_1_reg_754[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_1_reg_754_reg[7]_i_1 
       (.CI(\gmem0_addr_1_reg_754_reg[3]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_754_reg[7]_i_1_n_3 ,\gmem0_addr_1_reg_754_reg[7]_i_1_n_4 ,\gmem0_addr_1_reg_754_reg[7]_i_1_n_5 ,\gmem0_addr_1_reg_754_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_294_p2[7:4]),
        .S(low_thresh_read_reg_725[7:4]));
  FDRE \gmem0_addr_1_reg_754_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[8]),
        .Q(gmem0_addr_1_reg_754[8]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_754_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln144_1_fu_294_p2[9]),
        .Q(gmem0_addr_1_reg_754[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \gmem0_addr_2_reg_760[0]_i_1 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .I5(low_thresh_read_reg_725[0]),
        .O(\gmem0_addr_2_reg_760[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h656AA5AA6A6AAAAA)) 
    \gmem0_addr_2_reg_760[3]_i_2 
       (.I0(low_thresh_read_reg_725[3]),
        .I1(add_ln149_reg_784_reg[1]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(j_reg_238[1]),
        .I4(add_ln149_reg_784_reg[2]),
        .I5(j_reg_238[2]),
        .O(\gmem0_addr_2_reg_760[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \gmem0_addr_2_reg_760[3]_i_3 
       (.I0(low_thresh_read_reg_725[2]),
        .I1(add_ln149_reg_784_reg[2]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(j_reg_238[2]),
        .I4(add_ln149_reg_784_reg[1]),
        .I5(j_reg_238[1]),
        .O(\gmem0_addr_2_reg_760[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEFFF20001000DFFF)) 
    \gmem0_addr_2_reg_760[3]_i_4 
       (.I0(add_ln149_reg_784_reg[1]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[1]),
        .I5(low_thresh_read_reg_725[1]),
        .O(\gmem0_addr_2_reg_760[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \gmem0_addr_2_reg_760[3]_i_5 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .I5(low_thresh_read_reg_725[0]),
        .O(\gmem0_addr_2_reg_760[3]_i_5_n_3 ));
  FDRE \gmem0_addr_2_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_2_reg_760[0]_i_1_n_3 ),
        .Q(gmem0_addr_2_reg_760[0]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[10]),
        .Q(gmem0_addr_2_reg_760[10]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[11]),
        .Q(gmem0_addr_2_reg_760[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[11]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[7]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[11]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[11]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[11]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[11:8]),
        .S(low_thresh_read_reg_725[11:8]));
  FDRE \gmem0_addr_2_reg_760_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[12]),
        .Q(gmem0_addr_2_reg_760[12]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[13]),
        .Q(gmem0_addr_2_reg_760[13]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[14]),
        .Q(gmem0_addr_2_reg_760[14]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[15]),
        .Q(gmem0_addr_2_reg_760[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[15]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[11]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[15]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[15]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[15]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[15:12]),
        .S(low_thresh_read_reg_725[15:12]));
  FDRE \gmem0_addr_2_reg_760_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[16]),
        .Q(gmem0_addr_2_reg_760[16]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[17]),
        .Q(gmem0_addr_2_reg_760[17]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[18]),
        .Q(gmem0_addr_2_reg_760[18]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[19]),
        .Q(gmem0_addr_2_reg_760[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[19]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[15]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[19]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[19]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[19]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[19:16]),
        .S(low_thresh_read_reg_725[19:16]));
  FDRE \gmem0_addr_2_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[1]),
        .Q(gmem0_addr_2_reg_760[1]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[20]),
        .Q(gmem0_addr_2_reg_760[20]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[21]),
        .Q(gmem0_addr_2_reg_760[21]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[22]),
        .Q(gmem0_addr_2_reg_760[22]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[23]),
        .Q(gmem0_addr_2_reg_760[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[23]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[19]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[23]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[23]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[23]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[23:20]),
        .S(low_thresh_read_reg_725[23:20]));
  FDRE \gmem0_addr_2_reg_760_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[24]),
        .Q(gmem0_addr_2_reg_760[24]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[25]),
        .Q(gmem0_addr_2_reg_760[25]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[26]),
        .Q(gmem0_addr_2_reg_760[26]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[27]),
        .Q(gmem0_addr_2_reg_760[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[27]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[23]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[27]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[27]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[27]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[27:24]),
        .S(low_thresh_read_reg_725[27:24]));
  FDRE \gmem0_addr_2_reg_760_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[28]),
        .Q(gmem0_addr_2_reg_760[28]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[29]),
        .Q(gmem0_addr_2_reg_760[29]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[2]),
        .Q(gmem0_addr_2_reg_760[2]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[30]),
        .Q(gmem0_addr_2_reg_760[30]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[31]),
        .Q(gmem0_addr_2_reg_760[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[31]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[27]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[31]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[31]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[31]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[31:28]),
        .S(low_thresh_read_reg_725[31:28]));
  FDRE \gmem0_addr_2_reg_760_reg[32] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[32]),
        .Q(gmem0_addr_2_reg_760[32]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[33] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[33]),
        .Q(gmem0_addr_2_reg_760[33]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[34] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[34]),
        .Q(gmem0_addr_2_reg_760[34]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[35] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[35]),
        .Q(gmem0_addr_2_reg_760[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[35]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[31]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[35]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[35]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[35]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[35:32]),
        .S(low_thresh_read_reg_725[35:32]));
  FDRE \gmem0_addr_2_reg_760_reg[36] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[36]),
        .Q(gmem0_addr_2_reg_760[36]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[37] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[37]),
        .Q(gmem0_addr_2_reg_760[37]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[38] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[38]),
        .Q(gmem0_addr_2_reg_760[38]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[39] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[39]),
        .Q(gmem0_addr_2_reg_760[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[39]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[35]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[39]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[39]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[39]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[39:36]),
        .S(low_thresh_read_reg_725[39:36]));
  FDRE \gmem0_addr_2_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[3]),
        .Q(gmem0_addr_2_reg_760[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_2_reg_760_reg[3]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[3]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[3]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(low_thresh_read_reg_725[3:0]),
        .O({add_ln145_1_fu_315_p2[3:1],\NLW_gmem0_addr_2_reg_760_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem0_addr_2_reg_760[3]_i_2_n_3 ,\gmem0_addr_2_reg_760[3]_i_3_n_3 ,\gmem0_addr_2_reg_760[3]_i_4_n_3 ,\gmem0_addr_2_reg_760[3]_i_5_n_3 }));
  FDRE \gmem0_addr_2_reg_760_reg[40] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[40]),
        .Q(gmem0_addr_2_reg_760[40]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[41] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[41]),
        .Q(gmem0_addr_2_reg_760[41]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[42] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[42]),
        .Q(gmem0_addr_2_reg_760[42]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[43] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[43]),
        .Q(gmem0_addr_2_reg_760[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[43]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[39]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[43]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[43]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[43]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[43:40]),
        .S(low_thresh_read_reg_725[43:40]));
  FDRE \gmem0_addr_2_reg_760_reg[44] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[44]),
        .Q(gmem0_addr_2_reg_760[44]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[45] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[45]),
        .Q(gmem0_addr_2_reg_760[45]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[46] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[46]),
        .Q(gmem0_addr_2_reg_760[46]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[47] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[47]),
        .Q(gmem0_addr_2_reg_760[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[47]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[43]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[47]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[47]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[47]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[47:44]),
        .S(low_thresh_read_reg_725[47:44]));
  FDRE \gmem0_addr_2_reg_760_reg[48] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[48]),
        .Q(gmem0_addr_2_reg_760[48]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[49] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[49]),
        .Q(gmem0_addr_2_reg_760[49]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[4]),
        .Q(gmem0_addr_2_reg_760[4]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[50] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[50]),
        .Q(gmem0_addr_2_reg_760[50]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[51] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[51]),
        .Q(gmem0_addr_2_reg_760[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[51]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[47]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[51]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[51]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[51]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[51:48]),
        .S(low_thresh_read_reg_725[51:48]));
  FDRE \gmem0_addr_2_reg_760_reg[52] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[52]),
        .Q(gmem0_addr_2_reg_760[52]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[53] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[53]),
        .Q(gmem0_addr_2_reg_760[53]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[54] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[54]),
        .Q(gmem0_addr_2_reg_760[54]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[55] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[55]),
        .Q(gmem0_addr_2_reg_760[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[55]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[51]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[55]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[55]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[55]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[55:52]),
        .S(low_thresh_read_reg_725[55:52]));
  FDRE \gmem0_addr_2_reg_760_reg[56] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[56]),
        .Q(gmem0_addr_2_reg_760[56]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[57] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[57]),
        .Q(gmem0_addr_2_reg_760[57]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[58] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[58]),
        .Q(gmem0_addr_2_reg_760[58]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[59] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[59]),
        .Q(gmem0_addr_2_reg_760[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[59]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[55]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[59]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[59]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[59]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[59:56]),
        .S(low_thresh_read_reg_725[59:56]));
  FDRE \gmem0_addr_2_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[5]),
        .Q(gmem0_addr_2_reg_760[5]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[60] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[60]),
        .Q(gmem0_addr_2_reg_760[60]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[61] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[61]),
        .Q(gmem0_addr_2_reg_760[61]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[62] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[62]),
        .Q(gmem0_addr_2_reg_760[62]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[63] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[63]),
        .Q(gmem0_addr_2_reg_760[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[63]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[59]_i_1_n_3 ),
        .CO({\NLW_gmem0_addr_2_reg_760_reg[63]_i_1_CO_UNCONNECTED [3],\gmem0_addr_2_reg_760_reg[63]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[63]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[63:60]),
        .S(low_thresh_read_reg_725[63:60]));
  FDRE \gmem0_addr_2_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[6]),
        .Q(gmem0_addr_2_reg_760[6]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[7]),
        .Q(gmem0_addr_2_reg_760[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_2_reg_760_reg[7]_i_1 
       (.CI(\gmem0_addr_2_reg_760_reg[3]_i_1_n_3 ),
        .CO({\gmem0_addr_2_reg_760_reg[7]_i_1_n_3 ,\gmem0_addr_2_reg_760_reg[7]_i_1_n_4 ,\gmem0_addr_2_reg_760_reg[7]_i_1_n_5 ,\gmem0_addr_2_reg_760_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_1_fu_315_p2[7:4]),
        .S(low_thresh_read_reg_725[7:4]));
  FDRE \gmem0_addr_2_reg_760_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[8]),
        .Q(gmem0_addr_2_reg_760[8]),
        .R(1'b0));
  FDRE \gmem0_addr_2_reg_760_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln145_1_fu_315_p2[9]),
        .Q(gmem0_addr_2_reg_760[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \gmem0_addr_reg_748[3]_i_2 
       (.I0(low_thresh_read_reg_725[3]),
        .I1(j_reg_238[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[3]),
        .O(\gmem0_addr_reg_748[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \gmem0_addr_reg_748[3]_i_3 
       (.I0(low_thresh_read_reg_725[2]),
        .I1(j_reg_238[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[2]),
        .O(\gmem0_addr_reg_748[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \gmem0_addr_reg_748[3]_i_4 
       (.I0(low_thresh_read_reg_725[1]),
        .I1(j_reg_238[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[1]),
        .O(\gmem0_addr_reg_748[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \gmem0_addr_reg_748[3]_i_5 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .I5(low_thresh_read_reg_725[0]),
        .O(\gmem0_addr_reg_748[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h202AA0AA2A2AAAAA)) 
    \gmem0_addr_reg_748[63]_i_1 
       (.I0(p_10_in),
        .I1(add_ln138_reg_739[0]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(\i_reg_226_reg_n_3_[0] ),
        .I4(add_ln138_reg_739[1]),
        .I5(\i_reg_226_reg_n_3_[1] ),
        .O(p_9_in));
  FDRE \gmem0_addr_reg_748_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[0]),
        .Q(gmem0_addr_reg_748[0]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[10]),
        .Q(gmem0_addr_reg_748[10]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[11]),
        .Q(gmem0_addr_reg_748[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[11]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[7]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[11]_i_1_n_3 ,\gmem0_addr_reg_748_reg[11]_i_1_n_4 ,\gmem0_addr_reg_748_reg[11]_i_1_n_5 ,\gmem0_addr_reg_748_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[11:8]),
        .S(low_thresh_read_reg_725[11:8]));
  FDRE \gmem0_addr_reg_748_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[12]),
        .Q(gmem0_addr_reg_748[12]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[13]),
        .Q(gmem0_addr_reg_748[13]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[14]),
        .Q(gmem0_addr_reg_748[14]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[15]),
        .Q(gmem0_addr_reg_748[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[15]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[11]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[15]_i_1_n_3 ,\gmem0_addr_reg_748_reg[15]_i_1_n_4 ,\gmem0_addr_reg_748_reg[15]_i_1_n_5 ,\gmem0_addr_reg_748_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[15:12]),
        .S(low_thresh_read_reg_725[15:12]));
  FDRE \gmem0_addr_reg_748_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[16]),
        .Q(gmem0_addr_reg_748[16]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[17]),
        .Q(gmem0_addr_reg_748[17]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[18]),
        .Q(gmem0_addr_reg_748[18]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[19]),
        .Q(gmem0_addr_reg_748[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[19]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[15]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[19]_i_1_n_3 ,\gmem0_addr_reg_748_reg[19]_i_1_n_4 ,\gmem0_addr_reg_748_reg[19]_i_1_n_5 ,\gmem0_addr_reg_748_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[19:16]),
        .S(low_thresh_read_reg_725[19:16]));
  FDRE \gmem0_addr_reg_748_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[1]),
        .Q(gmem0_addr_reg_748[1]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[20]),
        .Q(gmem0_addr_reg_748[20]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[21]),
        .Q(gmem0_addr_reg_748[21]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[22]),
        .Q(gmem0_addr_reg_748[22]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[23]),
        .Q(gmem0_addr_reg_748[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[23]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[19]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[23]_i_1_n_3 ,\gmem0_addr_reg_748_reg[23]_i_1_n_4 ,\gmem0_addr_reg_748_reg[23]_i_1_n_5 ,\gmem0_addr_reg_748_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[23:20]),
        .S(low_thresh_read_reg_725[23:20]));
  FDRE \gmem0_addr_reg_748_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[24]),
        .Q(gmem0_addr_reg_748[24]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[25]),
        .Q(gmem0_addr_reg_748[25]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[26]),
        .Q(gmem0_addr_reg_748[26]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[27]),
        .Q(gmem0_addr_reg_748[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[27]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[23]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[27]_i_1_n_3 ,\gmem0_addr_reg_748_reg[27]_i_1_n_4 ,\gmem0_addr_reg_748_reg[27]_i_1_n_5 ,\gmem0_addr_reg_748_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[27:24]),
        .S(low_thresh_read_reg_725[27:24]));
  FDRE \gmem0_addr_reg_748_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[28]),
        .Q(gmem0_addr_reg_748[28]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[29]),
        .Q(gmem0_addr_reg_748[29]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[2]),
        .Q(gmem0_addr_reg_748[2]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[30]),
        .Q(gmem0_addr_reg_748[30]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[31]),
        .Q(gmem0_addr_reg_748[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[31]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[27]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[31]_i_1_n_3 ,\gmem0_addr_reg_748_reg[31]_i_1_n_4 ,\gmem0_addr_reg_748_reg[31]_i_1_n_5 ,\gmem0_addr_reg_748_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[31:28]),
        .S(low_thresh_read_reg_725[31:28]));
  FDRE \gmem0_addr_reg_748_reg[32] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[32]),
        .Q(gmem0_addr_reg_748[32]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[33] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[33]),
        .Q(gmem0_addr_reg_748[33]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[34] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[34]),
        .Q(gmem0_addr_reg_748[34]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[35] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[35]),
        .Q(gmem0_addr_reg_748[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[35]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[31]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[35]_i_1_n_3 ,\gmem0_addr_reg_748_reg[35]_i_1_n_4 ,\gmem0_addr_reg_748_reg[35]_i_1_n_5 ,\gmem0_addr_reg_748_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[35:32]),
        .S(low_thresh_read_reg_725[35:32]));
  FDRE \gmem0_addr_reg_748_reg[36] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[36]),
        .Q(gmem0_addr_reg_748[36]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[37] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[37]),
        .Q(gmem0_addr_reg_748[37]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[38] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[38]),
        .Q(gmem0_addr_reg_748[38]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[39] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[39]),
        .Q(gmem0_addr_reg_748[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[39]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[35]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[39]_i_1_n_3 ,\gmem0_addr_reg_748_reg[39]_i_1_n_4 ,\gmem0_addr_reg_748_reg[39]_i_1_n_5 ,\gmem0_addr_reg_748_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[39:36]),
        .S(low_thresh_read_reg_725[39:36]));
  FDRE \gmem0_addr_reg_748_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[3]),
        .Q(gmem0_addr_reg_748[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_reg_748_reg[3]_i_1_n_3 ,\gmem0_addr_reg_748_reg[3]_i_1_n_4 ,\gmem0_addr_reg_748_reg[3]_i_1_n_5 ,\gmem0_addr_reg_748_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(low_thresh_read_reg_725[3:0]),
        .O(add_ln143_fu_265_p2[3:0]),
        .S({\gmem0_addr_reg_748[3]_i_2_n_3 ,\gmem0_addr_reg_748[3]_i_3_n_3 ,\gmem0_addr_reg_748[3]_i_4_n_3 ,\gmem0_addr_reg_748[3]_i_5_n_3 }));
  FDRE \gmem0_addr_reg_748_reg[40] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[40]),
        .Q(gmem0_addr_reg_748[40]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[41] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[41]),
        .Q(gmem0_addr_reg_748[41]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[42] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[42]),
        .Q(gmem0_addr_reg_748[42]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[43] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[43]),
        .Q(gmem0_addr_reg_748[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[43]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[39]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[43]_i_1_n_3 ,\gmem0_addr_reg_748_reg[43]_i_1_n_4 ,\gmem0_addr_reg_748_reg[43]_i_1_n_5 ,\gmem0_addr_reg_748_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[43:40]),
        .S(low_thresh_read_reg_725[43:40]));
  FDRE \gmem0_addr_reg_748_reg[44] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[44]),
        .Q(gmem0_addr_reg_748[44]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[45] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[45]),
        .Q(gmem0_addr_reg_748[45]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[46] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[46]),
        .Q(gmem0_addr_reg_748[46]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[47] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[47]),
        .Q(gmem0_addr_reg_748[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[47]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[43]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[47]_i_1_n_3 ,\gmem0_addr_reg_748_reg[47]_i_1_n_4 ,\gmem0_addr_reg_748_reg[47]_i_1_n_5 ,\gmem0_addr_reg_748_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[47:44]),
        .S(low_thresh_read_reg_725[47:44]));
  FDRE \gmem0_addr_reg_748_reg[48] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[48]),
        .Q(gmem0_addr_reg_748[48]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[49] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[49]),
        .Q(gmem0_addr_reg_748[49]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[4]),
        .Q(gmem0_addr_reg_748[4]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[50] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[50]),
        .Q(gmem0_addr_reg_748[50]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[51] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[51]),
        .Q(gmem0_addr_reg_748[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[51]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[47]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[51]_i_1_n_3 ,\gmem0_addr_reg_748_reg[51]_i_1_n_4 ,\gmem0_addr_reg_748_reg[51]_i_1_n_5 ,\gmem0_addr_reg_748_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[51:48]),
        .S(low_thresh_read_reg_725[51:48]));
  FDRE \gmem0_addr_reg_748_reg[52] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[52]),
        .Q(gmem0_addr_reg_748[52]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[53] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[53]),
        .Q(gmem0_addr_reg_748[53]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[54] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[54]),
        .Q(gmem0_addr_reg_748[54]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[55] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[55]),
        .Q(gmem0_addr_reg_748[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[55]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[51]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[55]_i_1_n_3 ,\gmem0_addr_reg_748_reg[55]_i_1_n_4 ,\gmem0_addr_reg_748_reg[55]_i_1_n_5 ,\gmem0_addr_reg_748_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[55:52]),
        .S(low_thresh_read_reg_725[55:52]));
  FDRE \gmem0_addr_reg_748_reg[56] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[56]),
        .Q(gmem0_addr_reg_748[56]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[57] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[57]),
        .Q(gmem0_addr_reg_748[57]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[58] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[58]),
        .Q(gmem0_addr_reg_748[58]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[59] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[59]),
        .Q(gmem0_addr_reg_748[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[59]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[55]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[59]_i_1_n_3 ,\gmem0_addr_reg_748_reg[59]_i_1_n_4 ,\gmem0_addr_reg_748_reg[59]_i_1_n_5 ,\gmem0_addr_reg_748_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[59:56]),
        .S(low_thresh_read_reg_725[59:56]));
  FDRE \gmem0_addr_reg_748_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[5]),
        .Q(gmem0_addr_reg_748[5]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[60] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[60]),
        .Q(gmem0_addr_reg_748[60]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[61] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[61]),
        .Q(gmem0_addr_reg_748[61]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[62] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[62]),
        .Q(gmem0_addr_reg_748[62]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[63] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[63]),
        .Q(gmem0_addr_reg_748[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[63]_i_2 
       (.CI(\gmem0_addr_reg_748_reg[59]_i_1_n_3 ),
        .CO({\NLW_gmem0_addr_reg_748_reg[63]_i_2_CO_UNCONNECTED [3],\gmem0_addr_reg_748_reg[63]_i_2_n_4 ,\gmem0_addr_reg_748_reg[63]_i_2_n_5 ,\gmem0_addr_reg_748_reg[63]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[63:60]),
        .S(low_thresh_read_reg_725[63:60]));
  FDRE \gmem0_addr_reg_748_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[6]),
        .Q(gmem0_addr_reg_748[6]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[7]),
        .Q(gmem0_addr_reg_748[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem0_addr_reg_748_reg[7]_i_1 
       (.CI(\gmem0_addr_reg_748_reg[3]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_748_reg[7]_i_1_n_3 ,\gmem0_addr_reg_748_reg[7]_i_1_n_4 ,\gmem0_addr_reg_748_reg[7]_i_1_n_5 ,\gmem0_addr_reg_748_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln143_fu_265_p2[7:4]),
        .S(low_thresh_read_reg_725[7:4]));
  FDRE \gmem0_addr_reg_748_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[8]),
        .Q(gmem0_addr_reg_748[8]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_748_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln143_fu_265_p2[9]),
        .Q(gmem0_addr_reg_748[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555A959AAAA56A6)) 
    \gmem1_addr_1_reg_772[3]_i_2 
       (.I0(high_thresh_read_reg_732[2]),
        .I1(j_reg_238[0]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(add_ln149_reg_784_reg[0]),
        .I4(zext_ln145_fu_311_p1),
        .I5(trunc_ln144_fu_276_p1[2]),
        .O(\gmem1_addr_1_reg_772[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \gmem1_addr_1_reg_772[3]_i_3 
       (.I0(high_thresh_read_reg_732[1]),
        .I1(add_ln149_reg_784_reg[0]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(j_reg_238[0]),
        .I4(add_ln149_reg_784_reg[1]),
        .I5(j_reg_238[1]),
        .O(\gmem1_addr_1_reg_772[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \gmem1_addr_1_reg_772[3]_i_4 
       (.I0(high_thresh_read_reg_732[0]),
        .I1(j_reg_238[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[0]),
        .O(\gmem1_addr_1_reg_772[3]_i_4_n_3 ));
  FDRE \gmem1_addr_1_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[0]),
        .Q(gmem1_addr_1_reg_772[0]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[10]),
        .Q(gmem1_addr_1_reg_772[10]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[11]),
        .Q(gmem1_addr_1_reg_772[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[11]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[7]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[11]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[11]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[11]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[11:8]),
        .S(high_thresh_read_reg_732[11:8]));
  FDRE \gmem1_addr_1_reg_772_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[12]),
        .Q(gmem1_addr_1_reg_772[12]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[13]),
        .Q(gmem1_addr_1_reg_772[13]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[14]),
        .Q(gmem1_addr_1_reg_772[14]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[15]),
        .Q(gmem1_addr_1_reg_772[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[15]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[11]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[15]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[15]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[15]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[15:12]),
        .S(high_thresh_read_reg_732[15:12]));
  FDRE \gmem1_addr_1_reg_772_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[16]),
        .Q(gmem1_addr_1_reg_772[16]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[17]),
        .Q(gmem1_addr_1_reg_772[17]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[18]),
        .Q(gmem1_addr_1_reg_772[18]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[19]),
        .Q(gmem1_addr_1_reg_772[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[19]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[15]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[19]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[19]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[19]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[19:16]),
        .S(high_thresh_read_reg_732[19:16]));
  FDRE \gmem1_addr_1_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[1]),
        .Q(gmem1_addr_1_reg_772[1]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[20]),
        .Q(gmem1_addr_1_reg_772[20]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[21]),
        .Q(gmem1_addr_1_reg_772[21]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[22]),
        .Q(gmem1_addr_1_reg_772[22]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[23]),
        .Q(gmem1_addr_1_reg_772[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[23]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[19]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[23]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[23]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[23]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[23:20]),
        .S(high_thresh_read_reg_732[23:20]));
  FDRE \gmem1_addr_1_reg_772_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[24]),
        .Q(gmem1_addr_1_reg_772[24]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[25]),
        .Q(gmem1_addr_1_reg_772[25]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[26]),
        .Q(gmem1_addr_1_reg_772[26]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[27]),
        .Q(gmem1_addr_1_reg_772[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[27]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[23]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[27]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[27]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[27]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[27:24]),
        .S(high_thresh_read_reg_732[27:24]));
  FDRE \gmem1_addr_1_reg_772_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[28]),
        .Q(gmem1_addr_1_reg_772[28]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[29]),
        .Q(gmem1_addr_1_reg_772[29]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[2]),
        .Q(gmem1_addr_1_reg_772[2]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[30]),
        .Q(gmem1_addr_1_reg_772[30]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[31]),
        .Q(gmem1_addr_1_reg_772[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[31]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[27]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[31]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[31]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[31]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[31:28]),
        .S(high_thresh_read_reg_732[31:28]));
  FDRE \gmem1_addr_1_reg_772_reg[32] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[32]),
        .Q(gmem1_addr_1_reg_772[32]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[33] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[33]),
        .Q(gmem1_addr_1_reg_772[33]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[34] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[34]),
        .Q(gmem1_addr_1_reg_772[34]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[35] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[35]),
        .Q(gmem1_addr_1_reg_772[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[35]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[31]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[35]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[35]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[35]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[35:32]),
        .S(high_thresh_read_reg_732[35:32]));
  FDRE \gmem1_addr_1_reg_772_reg[36] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[36]),
        .Q(gmem1_addr_1_reg_772[36]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[37] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[37]),
        .Q(gmem1_addr_1_reg_772[37]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[38] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[38]),
        .Q(gmem1_addr_1_reg_772[38]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[39] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[39]),
        .Q(gmem1_addr_1_reg_772[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[39]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[35]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[39]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[39]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[39]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[39:36]),
        .S(high_thresh_read_reg_732[39:36]));
  FDRE \gmem1_addr_1_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[3]),
        .Q(gmem1_addr_1_reg_772[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_1_reg_772_reg[3]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[3]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[3]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,high_thresh_read_reg_732[2:0]}),
        .O(add_ln147_fu_337_p2[3:0]),
        .S({high_thresh_read_reg_732[3],\gmem1_addr_1_reg_772[3]_i_2_n_3 ,\gmem1_addr_1_reg_772[3]_i_3_n_3 ,\gmem1_addr_1_reg_772[3]_i_4_n_3 }));
  FDRE \gmem1_addr_1_reg_772_reg[40] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[40]),
        .Q(gmem1_addr_1_reg_772[40]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[41] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[41]),
        .Q(gmem1_addr_1_reg_772[41]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[42] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[42]),
        .Q(gmem1_addr_1_reg_772[42]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[43] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[43]),
        .Q(gmem1_addr_1_reg_772[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[43]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[39]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[43]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[43]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[43]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[43:40]),
        .S(high_thresh_read_reg_732[43:40]));
  FDRE \gmem1_addr_1_reg_772_reg[44] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[44]),
        .Q(gmem1_addr_1_reg_772[44]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[45] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[45]),
        .Q(gmem1_addr_1_reg_772[45]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[46] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[46]),
        .Q(gmem1_addr_1_reg_772[46]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[47] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[47]),
        .Q(gmem1_addr_1_reg_772[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[47]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[43]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[47]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[47]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[47]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[47:44]),
        .S(high_thresh_read_reg_732[47:44]));
  FDRE \gmem1_addr_1_reg_772_reg[48] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[48]),
        .Q(gmem1_addr_1_reg_772[48]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[49] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[49]),
        .Q(gmem1_addr_1_reg_772[49]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[4]),
        .Q(gmem1_addr_1_reg_772[4]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[50] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[50]),
        .Q(gmem1_addr_1_reg_772[50]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[51] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[51]),
        .Q(gmem1_addr_1_reg_772[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[51]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[47]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[51]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[51]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[51]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[51:48]),
        .S(high_thresh_read_reg_732[51:48]));
  FDRE \gmem1_addr_1_reg_772_reg[52] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[52]),
        .Q(gmem1_addr_1_reg_772[52]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[53] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[53]),
        .Q(gmem1_addr_1_reg_772[53]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[54] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[54]),
        .Q(gmem1_addr_1_reg_772[54]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[55] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[55]),
        .Q(gmem1_addr_1_reg_772[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[55]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[51]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[55]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[55]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[55]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[55:52]),
        .S(high_thresh_read_reg_732[55:52]));
  FDRE \gmem1_addr_1_reg_772_reg[56] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[56]),
        .Q(gmem1_addr_1_reg_772[56]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[57] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[57]),
        .Q(gmem1_addr_1_reg_772[57]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[58] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[58]),
        .Q(gmem1_addr_1_reg_772[58]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[59] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[59]),
        .Q(gmem1_addr_1_reg_772[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[59]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[55]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[59]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[59]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[59]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[59:56]),
        .S(high_thresh_read_reg_732[59:56]));
  FDRE \gmem1_addr_1_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[5]),
        .Q(gmem1_addr_1_reg_772[5]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[60] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[60]),
        .Q(gmem1_addr_1_reg_772[60]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[61] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[61]),
        .Q(gmem1_addr_1_reg_772[61]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[62] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[62]),
        .Q(gmem1_addr_1_reg_772[62]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[63] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[63]),
        .Q(gmem1_addr_1_reg_772[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[63]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[59]_i_1_n_3 ),
        .CO({\NLW_gmem1_addr_1_reg_772_reg[63]_i_1_CO_UNCONNECTED [3],\gmem1_addr_1_reg_772_reg[63]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[63]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[63:60]),
        .S(high_thresh_read_reg_732[63:60]));
  FDRE \gmem1_addr_1_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[6]),
        .Q(gmem1_addr_1_reg_772[6]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[7]),
        .Q(gmem1_addr_1_reg_772[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_1_reg_772_reg[7]_i_1 
       (.CI(\gmem1_addr_1_reg_772_reg[3]_i_1_n_3 ),
        .CO({\gmem1_addr_1_reg_772_reg[7]_i_1_n_3 ,\gmem1_addr_1_reg_772_reg[7]_i_1_n_4 ,\gmem1_addr_1_reg_772_reg[7]_i_1_n_5 ,\gmem1_addr_1_reg_772_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln147_fu_337_p2[7:4]),
        .S(high_thresh_read_reg_732[7:4]));
  FDRE \gmem1_addr_1_reg_772_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[8]),
        .Q(gmem1_addr_1_reg_772[8]),
        .R(1'b0));
  FDRE \gmem1_addr_1_reg_772_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln147_fu_337_p2[9]),
        .Q(gmem1_addr_1_reg_772[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \gmem1_addr_2_reg_778[0]_i_1 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .I5(high_thresh_read_reg_732[0]),
        .O(\gmem1_addr_2_reg_778[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h656AA5AA6A6AAAAA)) 
    \gmem1_addr_2_reg_778[3]_i_2 
       (.I0(high_thresh_read_reg_732[3]),
        .I1(add_ln149_reg_784_reg[1]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(j_reg_238[1]),
        .I4(add_ln149_reg_784_reg[2]),
        .I5(j_reg_238[2]),
        .O(\gmem1_addr_2_reg_778[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \gmem1_addr_2_reg_778[3]_i_3 
       (.I0(high_thresh_read_reg_732[2]),
        .I1(add_ln149_reg_784_reg[2]),
        .I2(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I3(j_reg_238[2]),
        .I4(add_ln149_reg_784_reg[1]),
        .I5(j_reg_238[1]),
        .O(\gmem1_addr_2_reg_778[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEFFF20001000DFFF)) 
    \gmem1_addr_2_reg_778[3]_i_4 
       (.I0(add_ln149_reg_784_reg[1]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[1]),
        .I5(high_thresh_read_reg_732[1]),
        .O(\gmem1_addr_2_reg_778[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \gmem1_addr_2_reg_778[3]_i_5 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .I5(high_thresh_read_reg_732[0]),
        .O(\gmem1_addr_2_reg_778[3]_i_5_n_3 ));
  FDRE \gmem1_addr_2_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_2_reg_778[0]_i_1_n_3 ),
        .Q(gmem1_addr_2_reg_778[0]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[10]),
        .Q(gmem1_addr_2_reg_778[10]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[11]),
        .Q(gmem1_addr_2_reg_778[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[11]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[7]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[11]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[11]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[11]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[11:8]),
        .S(high_thresh_read_reg_732[11:8]));
  FDRE \gmem1_addr_2_reg_778_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[12]),
        .Q(gmem1_addr_2_reg_778[12]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[13]),
        .Q(gmem1_addr_2_reg_778[13]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[14]),
        .Q(gmem1_addr_2_reg_778[14]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[15]),
        .Q(gmem1_addr_2_reg_778[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[15]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[11]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[15]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[15]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[15]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[15:12]),
        .S(high_thresh_read_reg_732[15:12]));
  FDRE \gmem1_addr_2_reg_778_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[16]),
        .Q(gmem1_addr_2_reg_778[16]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[17]),
        .Q(gmem1_addr_2_reg_778[17]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[18]),
        .Q(gmem1_addr_2_reg_778[18]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[19]),
        .Q(gmem1_addr_2_reg_778[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[19]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[15]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[19]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[19]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[19]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[19:16]),
        .S(high_thresh_read_reg_732[19:16]));
  FDRE \gmem1_addr_2_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[1]),
        .Q(gmem1_addr_2_reg_778[1]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[20]),
        .Q(gmem1_addr_2_reg_778[20]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[21]),
        .Q(gmem1_addr_2_reg_778[21]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[22]),
        .Q(gmem1_addr_2_reg_778[22]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[23]),
        .Q(gmem1_addr_2_reg_778[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[23]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[19]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[23]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[23]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[23]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[23:20]),
        .S(high_thresh_read_reg_732[23:20]));
  FDRE \gmem1_addr_2_reg_778_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[24]),
        .Q(gmem1_addr_2_reg_778[24]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[25]),
        .Q(gmem1_addr_2_reg_778[25]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[26]),
        .Q(gmem1_addr_2_reg_778[26]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[27]),
        .Q(gmem1_addr_2_reg_778[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[27]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[23]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[27]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[27]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[27]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[27:24]),
        .S(high_thresh_read_reg_732[27:24]));
  FDRE \gmem1_addr_2_reg_778_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[28]),
        .Q(gmem1_addr_2_reg_778[28]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[29]),
        .Q(gmem1_addr_2_reg_778[29]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[2]),
        .Q(gmem1_addr_2_reg_778[2]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[30]),
        .Q(gmem1_addr_2_reg_778[30]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[31]),
        .Q(gmem1_addr_2_reg_778[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[31]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[27]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[31]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[31]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[31]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[31:28]),
        .S(high_thresh_read_reg_732[31:28]));
  FDRE \gmem1_addr_2_reg_778_reg[32] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[32]),
        .Q(gmem1_addr_2_reg_778[32]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[33] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[33]),
        .Q(gmem1_addr_2_reg_778[33]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[34] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[34]),
        .Q(gmem1_addr_2_reg_778[34]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[35] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[35]),
        .Q(gmem1_addr_2_reg_778[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[35]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[31]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[35]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[35]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[35]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[35:32]),
        .S(high_thresh_read_reg_732[35:32]));
  FDRE \gmem1_addr_2_reg_778_reg[36] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[36]),
        .Q(gmem1_addr_2_reg_778[36]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[37] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[37]),
        .Q(gmem1_addr_2_reg_778[37]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[38] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[38]),
        .Q(gmem1_addr_2_reg_778[38]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[39] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[39]),
        .Q(gmem1_addr_2_reg_778[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[39]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[35]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[39]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[39]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[39]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[39:36]),
        .S(high_thresh_read_reg_732[39:36]));
  FDRE \gmem1_addr_2_reg_778_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[3]),
        .Q(gmem1_addr_2_reg_778[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_2_reg_778_reg[3]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[3]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[3]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(high_thresh_read_reg_732[3:0]),
        .O({add_ln148_fu_348_p2[3:1],\NLW_gmem1_addr_2_reg_778_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem1_addr_2_reg_778[3]_i_2_n_3 ,\gmem1_addr_2_reg_778[3]_i_3_n_3 ,\gmem1_addr_2_reg_778[3]_i_4_n_3 ,\gmem1_addr_2_reg_778[3]_i_5_n_3 }));
  FDRE \gmem1_addr_2_reg_778_reg[40] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[40]),
        .Q(gmem1_addr_2_reg_778[40]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[41] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[41]),
        .Q(gmem1_addr_2_reg_778[41]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[42] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[42]),
        .Q(gmem1_addr_2_reg_778[42]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[43] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[43]),
        .Q(gmem1_addr_2_reg_778[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[43]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[39]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[43]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[43]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[43]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[43:40]),
        .S(high_thresh_read_reg_732[43:40]));
  FDRE \gmem1_addr_2_reg_778_reg[44] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[44]),
        .Q(gmem1_addr_2_reg_778[44]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[45] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[45]),
        .Q(gmem1_addr_2_reg_778[45]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[46] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[46]),
        .Q(gmem1_addr_2_reg_778[46]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[47] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[47]),
        .Q(gmem1_addr_2_reg_778[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[47]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[43]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[47]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[47]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[47]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[47:44]),
        .S(high_thresh_read_reg_732[47:44]));
  FDRE \gmem1_addr_2_reg_778_reg[48] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[48]),
        .Q(gmem1_addr_2_reg_778[48]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[49] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[49]),
        .Q(gmem1_addr_2_reg_778[49]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[4]),
        .Q(gmem1_addr_2_reg_778[4]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[50] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[50]),
        .Q(gmem1_addr_2_reg_778[50]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[51] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[51]),
        .Q(gmem1_addr_2_reg_778[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[51]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[47]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[51]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[51]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[51]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[51:48]),
        .S(high_thresh_read_reg_732[51:48]));
  FDRE \gmem1_addr_2_reg_778_reg[52] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[52]),
        .Q(gmem1_addr_2_reg_778[52]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[53] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[53]),
        .Q(gmem1_addr_2_reg_778[53]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[54] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[54]),
        .Q(gmem1_addr_2_reg_778[54]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[55] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[55]),
        .Q(gmem1_addr_2_reg_778[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[55]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[51]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[55]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[55]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[55]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[55:52]),
        .S(high_thresh_read_reg_732[55:52]));
  FDRE \gmem1_addr_2_reg_778_reg[56] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[56]),
        .Q(gmem1_addr_2_reg_778[56]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[57] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[57]),
        .Q(gmem1_addr_2_reg_778[57]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[58] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[58]),
        .Q(gmem1_addr_2_reg_778[58]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[59] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[59]),
        .Q(gmem1_addr_2_reg_778[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[59]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[55]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[59]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[59]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[59]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[59:56]),
        .S(high_thresh_read_reg_732[59:56]));
  FDRE \gmem1_addr_2_reg_778_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[5]),
        .Q(gmem1_addr_2_reg_778[5]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[60] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[60]),
        .Q(gmem1_addr_2_reg_778[60]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[61] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[61]),
        .Q(gmem1_addr_2_reg_778[61]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[62] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[62]),
        .Q(gmem1_addr_2_reg_778[62]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[63] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[63]),
        .Q(gmem1_addr_2_reg_778[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[63]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[59]_i_1_n_3 ),
        .CO({\NLW_gmem1_addr_2_reg_778_reg[63]_i_1_CO_UNCONNECTED [3],\gmem1_addr_2_reg_778_reg[63]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[63]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[63:60]),
        .S(high_thresh_read_reg_732[63:60]));
  FDRE \gmem1_addr_2_reg_778_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[6]),
        .Q(gmem1_addr_2_reg_778[6]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[7]),
        .Q(gmem1_addr_2_reg_778[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_2_reg_778_reg[7]_i_1 
       (.CI(\gmem1_addr_2_reg_778_reg[3]_i_1_n_3 ),
        .CO({\gmem1_addr_2_reg_778_reg[7]_i_1_n_3 ,\gmem1_addr_2_reg_778_reg[7]_i_1_n_4 ,\gmem1_addr_2_reg_778_reg[7]_i_1_n_5 ,\gmem1_addr_2_reg_778_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln148_fu_348_p2[7:4]),
        .S(high_thresh_read_reg_732[7:4]));
  FDRE \gmem1_addr_2_reg_778_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[8]),
        .Q(gmem1_addr_2_reg_778[8]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_778_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln148_fu_348_p2[9]),
        .Q(gmem1_addr_2_reg_778[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \gmem1_addr_reg_766[3]_i_2 
       (.I0(high_thresh_read_reg_732[3]),
        .I1(j_reg_238[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[3]),
        .O(\gmem1_addr_reg_766[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \gmem1_addr_reg_766[3]_i_3 
       (.I0(high_thresh_read_reg_732[2]),
        .I1(j_reg_238[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[2]),
        .O(\gmem1_addr_reg_766[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \gmem1_addr_reg_766[3]_i_4 
       (.I0(high_thresh_read_reg_732[1]),
        .I1(j_reg_238[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I5(add_ln149_reg_784_reg[1]),
        .O(\gmem1_addr_reg_766[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \gmem1_addr_reg_766[3]_i_5 
       (.I0(add_ln149_reg_784_reg[0]),
        .I1(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_238[0]),
        .I5(high_thresh_read_reg_732[0]),
        .O(\gmem1_addr_reg_766[3]_i_5_n_3 ));
  FDRE \gmem1_addr_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[0]),
        .Q(gmem1_addr_reg_766[0]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[10]),
        .Q(gmem1_addr_reg_766[10]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[11]),
        .Q(gmem1_addr_reg_766[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[11]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[7]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[11]_i_1_n_3 ,\gmem1_addr_reg_766_reg[11]_i_1_n_4 ,\gmem1_addr_reg_766_reg[11]_i_1_n_5 ,\gmem1_addr_reg_766_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[11:8]),
        .S(high_thresh_read_reg_732[11:8]));
  FDRE \gmem1_addr_reg_766_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[12]),
        .Q(gmem1_addr_reg_766[12]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[13]),
        .Q(gmem1_addr_reg_766[13]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[14]),
        .Q(gmem1_addr_reg_766[14]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[15]),
        .Q(gmem1_addr_reg_766[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[15]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[11]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[15]_i_1_n_3 ,\gmem1_addr_reg_766_reg[15]_i_1_n_4 ,\gmem1_addr_reg_766_reg[15]_i_1_n_5 ,\gmem1_addr_reg_766_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[15:12]),
        .S(high_thresh_read_reg_732[15:12]));
  FDRE \gmem1_addr_reg_766_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[16]),
        .Q(gmem1_addr_reg_766[16]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[17]),
        .Q(gmem1_addr_reg_766[17]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[18]),
        .Q(gmem1_addr_reg_766[18]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[19]),
        .Q(gmem1_addr_reg_766[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[19]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[15]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[19]_i_1_n_3 ,\gmem1_addr_reg_766_reg[19]_i_1_n_4 ,\gmem1_addr_reg_766_reg[19]_i_1_n_5 ,\gmem1_addr_reg_766_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[19:16]),
        .S(high_thresh_read_reg_732[19:16]));
  FDRE \gmem1_addr_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[1]),
        .Q(gmem1_addr_reg_766[1]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[20]),
        .Q(gmem1_addr_reg_766[20]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[21]),
        .Q(gmem1_addr_reg_766[21]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[22]),
        .Q(gmem1_addr_reg_766[22]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[23]),
        .Q(gmem1_addr_reg_766[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[23]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[19]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[23]_i_1_n_3 ,\gmem1_addr_reg_766_reg[23]_i_1_n_4 ,\gmem1_addr_reg_766_reg[23]_i_1_n_5 ,\gmem1_addr_reg_766_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[23:20]),
        .S(high_thresh_read_reg_732[23:20]));
  FDRE \gmem1_addr_reg_766_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[24]),
        .Q(gmem1_addr_reg_766[24]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[25]),
        .Q(gmem1_addr_reg_766[25]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[26]),
        .Q(gmem1_addr_reg_766[26]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[27]),
        .Q(gmem1_addr_reg_766[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[27]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[23]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[27]_i_1_n_3 ,\gmem1_addr_reg_766_reg[27]_i_1_n_4 ,\gmem1_addr_reg_766_reg[27]_i_1_n_5 ,\gmem1_addr_reg_766_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[27:24]),
        .S(high_thresh_read_reg_732[27:24]));
  FDRE \gmem1_addr_reg_766_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[28]),
        .Q(gmem1_addr_reg_766[28]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[29]),
        .Q(gmem1_addr_reg_766[29]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[2]),
        .Q(gmem1_addr_reg_766[2]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[30]),
        .Q(gmem1_addr_reg_766[30]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[31]),
        .Q(gmem1_addr_reg_766[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[31]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[27]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[31]_i_1_n_3 ,\gmem1_addr_reg_766_reg[31]_i_1_n_4 ,\gmem1_addr_reg_766_reg[31]_i_1_n_5 ,\gmem1_addr_reg_766_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[31:28]),
        .S(high_thresh_read_reg_732[31:28]));
  FDRE \gmem1_addr_reg_766_reg[32] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[32]),
        .Q(gmem1_addr_reg_766[32]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[33] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[33]),
        .Q(gmem1_addr_reg_766[33]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[34] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[34]),
        .Q(gmem1_addr_reg_766[34]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[35] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[35]),
        .Q(gmem1_addr_reg_766[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[35]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[31]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[35]_i_1_n_3 ,\gmem1_addr_reg_766_reg[35]_i_1_n_4 ,\gmem1_addr_reg_766_reg[35]_i_1_n_5 ,\gmem1_addr_reg_766_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[35:32]),
        .S(high_thresh_read_reg_732[35:32]));
  FDRE \gmem1_addr_reg_766_reg[36] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[36]),
        .Q(gmem1_addr_reg_766[36]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[37] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[37]),
        .Q(gmem1_addr_reg_766[37]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[38] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[38]),
        .Q(gmem1_addr_reg_766[38]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[39] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[39]),
        .Q(gmem1_addr_reg_766[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[39]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[35]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[39]_i_1_n_3 ,\gmem1_addr_reg_766_reg[39]_i_1_n_4 ,\gmem1_addr_reg_766_reg[39]_i_1_n_5 ,\gmem1_addr_reg_766_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[39:36]),
        .S(high_thresh_read_reg_732[39:36]));
  FDRE \gmem1_addr_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[3]),
        .Q(gmem1_addr_reg_766[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_reg_766_reg[3]_i_1_n_3 ,\gmem1_addr_reg_766_reg[3]_i_1_n_4 ,\gmem1_addr_reg_766_reg[3]_i_1_n_5 ,\gmem1_addr_reg_766_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(high_thresh_read_reg_732[3:0]),
        .O(add_ln146_fu_326_p2[3:0]),
        .S({\gmem1_addr_reg_766[3]_i_2_n_3 ,\gmem1_addr_reg_766[3]_i_3_n_3 ,\gmem1_addr_reg_766[3]_i_4_n_3 ,\gmem1_addr_reg_766[3]_i_5_n_3 }));
  FDRE \gmem1_addr_reg_766_reg[40] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[40]),
        .Q(gmem1_addr_reg_766[40]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[41] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[41]),
        .Q(gmem1_addr_reg_766[41]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[42] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[42]),
        .Q(gmem1_addr_reg_766[42]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[43] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[43]),
        .Q(gmem1_addr_reg_766[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[43]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[39]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[43]_i_1_n_3 ,\gmem1_addr_reg_766_reg[43]_i_1_n_4 ,\gmem1_addr_reg_766_reg[43]_i_1_n_5 ,\gmem1_addr_reg_766_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[43:40]),
        .S(high_thresh_read_reg_732[43:40]));
  FDRE \gmem1_addr_reg_766_reg[44] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[44]),
        .Q(gmem1_addr_reg_766[44]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[45] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[45]),
        .Q(gmem1_addr_reg_766[45]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[46] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[46]),
        .Q(gmem1_addr_reg_766[46]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[47] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[47]),
        .Q(gmem1_addr_reg_766[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[47]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[43]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[47]_i_1_n_3 ,\gmem1_addr_reg_766_reg[47]_i_1_n_4 ,\gmem1_addr_reg_766_reg[47]_i_1_n_5 ,\gmem1_addr_reg_766_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[47:44]),
        .S(high_thresh_read_reg_732[47:44]));
  FDRE \gmem1_addr_reg_766_reg[48] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[48]),
        .Q(gmem1_addr_reg_766[48]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[49] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[49]),
        .Q(gmem1_addr_reg_766[49]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[4]),
        .Q(gmem1_addr_reg_766[4]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[50] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[50]),
        .Q(gmem1_addr_reg_766[50]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[51] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[51]),
        .Q(gmem1_addr_reg_766[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[51]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[47]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[51]_i_1_n_3 ,\gmem1_addr_reg_766_reg[51]_i_1_n_4 ,\gmem1_addr_reg_766_reg[51]_i_1_n_5 ,\gmem1_addr_reg_766_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[51:48]),
        .S(high_thresh_read_reg_732[51:48]));
  FDRE \gmem1_addr_reg_766_reg[52] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[52]),
        .Q(gmem1_addr_reg_766[52]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[53] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[53]),
        .Q(gmem1_addr_reg_766[53]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[54] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[54]),
        .Q(gmem1_addr_reg_766[54]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[55] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[55]),
        .Q(gmem1_addr_reg_766[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[55]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[51]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[55]_i_1_n_3 ,\gmem1_addr_reg_766_reg[55]_i_1_n_4 ,\gmem1_addr_reg_766_reg[55]_i_1_n_5 ,\gmem1_addr_reg_766_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[55:52]),
        .S(high_thresh_read_reg_732[55:52]));
  FDRE \gmem1_addr_reg_766_reg[56] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[56]),
        .Q(gmem1_addr_reg_766[56]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[57] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[57]),
        .Q(gmem1_addr_reg_766[57]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[58] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[58]),
        .Q(gmem1_addr_reg_766[58]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[59] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[59]),
        .Q(gmem1_addr_reg_766[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[59]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[55]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[59]_i_1_n_3 ,\gmem1_addr_reg_766_reg[59]_i_1_n_4 ,\gmem1_addr_reg_766_reg[59]_i_1_n_5 ,\gmem1_addr_reg_766_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[59:56]),
        .S(high_thresh_read_reg_732[59:56]));
  FDRE \gmem1_addr_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[5]),
        .Q(gmem1_addr_reg_766[5]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[60] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[60]),
        .Q(gmem1_addr_reg_766[60]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[61] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[61]),
        .Q(gmem1_addr_reg_766[61]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[62] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[62]),
        .Q(gmem1_addr_reg_766[62]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[63] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[63]),
        .Q(gmem1_addr_reg_766[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[63]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[59]_i_1_n_3 ),
        .CO({\NLW_gmem1_addr_reg_766_reg[63]_i_1_CO_UNCONNECTED [3],\gmem1_addr_reg_766_reg[63]_i_1_n_4 ,\gmem1_addr_reg_766_reg[63]_i_1_n_5 ,\gmem1_addr_reg_766_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[63:60]),
        .S(high_thresh_read_reg_732[63:60]));
  FDRE \gmem1_addr_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[6]),
        .Q(gmem1_addr_reg_766[6]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[7]),
        .Q(gmem1_addr_reg_766[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem1_addr_reg_766_reg[7]_i_1 
       (.CI(\gmem1_addr_reg_766_reg[3]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_766_reg[7]_i_1_n_3 ,\gmem1_addr_reg_766_reg[7]_i_1_n_4 ,\gmem1_addr_reg_766_reg[7]_i_1_n_5 ,\gmem1_addr_reg_766_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln146_fu_326_p2[7:4]),
        .S(high_thresh_read_reg_732[7:4]));
  FDRE \gmem1_addr_reg_766_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[8]),
        .Q(gmem1_addr_reg_766[8]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_766_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln146_fu_326_p2[9]),
        .Q(gmem1_addr_reg_766[9]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_0_1_fu_114_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_0_2_fu_118_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_0_fu_82_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_1_1_fu_110_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_1_2_fu_126_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_1_fu_74_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_2_1_fu_106_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_2_2_fu_138_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [0]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [1]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [2]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [3]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [4]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [5]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [6]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\high_th_2_2_fu_70_reg[7]_1 [7]),
        .Q(\high_th_2_2_fu_70_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [0]),
        .Q(high_thresh_read_reg_732[0]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [10]),
        .Q(high_thresh_read_reg_732[10]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [11]),
        .Q(high_thresh_read_reg_732[11]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [12]),
        .Q(high_thresh_read_reg_732[12]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [13]),
        .Q(high_thresh_read_reg_732[13]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [14]),
        .Q(high_thresh_read_reg_732[14]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [15]),
        .Q(high_thresh_read_reg_732[15]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [16]),
        .Q(high_thresh_read_reg_732[16]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [17]),
        .Q(high_thresh_read_reg_732[17]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [18]),
        .Q(high_thresh_read_reg_732[18]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [19]),
        .Q(high_thresh_read_reg_732[19]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [1]),
        .Q(high_thresh_read_reg_732[1]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [20]),
        .Q(high_thresh_read_reg_732[20]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [21]),
        .Q(high_thresh_read_reg_732[21]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [22]),
        .Q(high_thresh_read_reg_732[22]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [23]),
        .Q(high_thresh_read_reg_732[23]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [24]),
        .Q(high_thresh_read_reg_732[24]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [25]),
        .Q(high_thresh_read_reg_732[25]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [26]),
        .Q(high_thresh_read_reg_732[26]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [27]),
        .Q(high_thresh_read_reg_732[27]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [28]),
        .Q(high_thresh_read_reg_732[28]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [29]),
        .Q(high_thresh_read_reg_732[29]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [2]),
        .Q(high_thresh_read_reg_732[2]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [30]),
        .Q(high_thresh_read_reg_732[30]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [31]),
        .Q(high_thresh_read_reg_732[31]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [32]),
        .Q(high_thresh_read_reg_732[32]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [33]),
        .Q(high_thresh_read_reg_732[33]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [34]),
        .Q(high_thresh_read_reg_732[34]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [35]),
        .Q(high_thresh_read_reg_732[35]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [36]),
        .Q(high_thresh_read_reg_732[36]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [37]),
        .Q(high_thresh_read_reg_732[37]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [38]),
        .Q(high_thresh_read_reg_732[38]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [39]),
        .Q(high_thresh_read_reg_732[39]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [3]),
        .Q(high_thresh_read_reg_732[3]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [40]),
        .Q(high_thresh_read_reg_732[40]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [41]),
        .Q(high_thresh_read_reg_732[41]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [42]),
        .Q(high_thresh_read_reg_732[42]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [43]),
        .Q(high_thresh_read_reg_732[43]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [44]),
        .Q(high_thresh_read_reg_732[44]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [45]),
        .Q(high_thresh_read_reg_732[45]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [46]),
        .Q(high_thresh_read_reg_732[46]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [47]),
        .Q(high_thresh_read_reg_732[47]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [48]),
        .Q(high_thresh_read_reg_732[48]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [49]),
        .Q(high_thresh_read_reg_732[49]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [4]),
        .Q(high_thresh_read_reg_732[4]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [50]),
        .Q(high_thresh_read_reg_732[50]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [51]),
        .Q(high_thresh_read_reg_732[51]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [52]),
        .Q(high_thresh_read_reg_732[52]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [53]),
        .Q(high_thresh_read_reg_732[53]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [54]),
        .Q(high_thresh_read_reg_732[54]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [55]),
        .Q(high_thresh_read_reg_732[55]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [56]),
        .Q(high_thresh_read_reg_732[56]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [57]),
        .Q(high_thresh_read_reg_732[57]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [58]),
        .Q(high_thresh_read_reg_732[58]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [59]),
        .Q(high_thresh_read_reg_732[59]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [5]),
        .Q(high_thresh_read_reg_732[5]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [60]),
        .Q(high_thresh_read_reg_732[60]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [61]),
        .Q(high_thresh_read_reg_732[61]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [62]),
        .Q(high_thresh_read_reg_732[62]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [63]),
        .Q(high_thresh_read_reg_732[63]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [6]),
        .Q(high_thresh_read_reg_732[6]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [7]),
        .Q(high_thresh_read_reg_732[7]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [8]),
        .Q(high_thresh_read_reg_732[8]),
        .R(1'b0));
  FDRE \high_thresh_read_reg_732_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\high_thresh_read_reg_732_reg[63]_0 [9]),
        .Q(high_thresh_read_reg_732[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \i_reg_226[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I3(\j_reg_238_reg[0]_0 ),
        .I4(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .O(i_reg_226));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_reg_226[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .I3(\j_reg_238_reg[0]_0 ),
        .O(i_reg_2260));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \i_reg_226[1]_i_4 
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .I2(low_thresh_c_i_empty_n),
        .I3(high_thresh_c_i_empty_n),
        .I4(ap_done_reg),
        .I5(ap_CS_fsm_state1),
        .O(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read));
  FDRE \i_reg_226_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\i_reg_226_reg_n_3_[0] ),
        .Q(i_reg_226_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \i_reg_226_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\i_reg_226_reg_n_3_[1] ),
        .Q(i_reg_226_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \i_reg_226_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(i_reg_226_pp0_iter1_reg[0]),
        .Q(i_reg_226_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \i_reg_226_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(i_reg_226_pp0_iter1_reg[1]),
        .Q(i_reg_226_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \i_reg_226_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(i_reg_226_pp0_iter2_reg[0]),
        .Q(i_reg_226_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \i_reg_226_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(i_reg_226_pp0_iter2_reg[1]),
        .Q(i_reg_226_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \i_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2260),
        .D(add_ln138_reg_739[0]),
        .Q(\i_reg_226_reg_n_3_[0] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2260),
        .D(add_ln138_reg_739[1]),
        .Q(\i_reg_226_reg_n_3_[1] ),
        .R(i_reg_226));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln138_reg_744[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\j_reg_238_reg[0]_0 ),
        .O(p_10_in));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \icmp_ln138_reg_744[0]_i_2 
       (.I0(\i_reg_226_reg_n_3_[1] ),
        .I1(add_ln138_reg_739[1]),
        .I2(\i_reg_226_reg_n_3_[0] ),
        .I3(\add_ln138_reg_739[1]_i_2_n_3 ),
        .I4(add_ln138_reg_739[0]),
        .O(ap_condition_pp0_exit_iter0_state2));
  FDRE \icmp_ln138_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(ap_condition_pp0_exit_iter0_state2),
        .Q(\icmp_ln138_reg_744_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    int_ap_idle_i_10
       (.I0(ap_CS_fsm_state1),
        .I1(high_th_1_2_empty_n),
        .I2(high_th_2_1_empty_n),
        .I3(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \j_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2260),
        .D(add_ln149_reg_784_reg[0]),
        .Q(j_reg_238[0]),
        .R(i_reg_226));
  FDRE \j_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2260),
        .D(add_ln149_reg_784_reg[1]),
        .Q(j_reg_238[1]),
        .R(i_reg_226));
  FDRE \j_reg_238_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2260),
        .D(add_ln149_reg_784_reg[2]),
        .Q(j_reg_238[2]),
        .R(i_reg_226));
  FDRE \j_reg_238_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2260),
        .D(add_ln149_reg_784_reg[3]),
        .Q(j_reg_238[3]),
        .R(i_reg_226));
  LUT3 #(
    .INIT(8'h80)) 
    \low_th_2_0_1_fu_98[7]_i_1 
       (.I0(i_reg_226_pp0_iter2_reg[1]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter2),
        .O(high_th_2_0_fu_820));
  FDRE \low_th_2_0_1_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_820),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_0_1_fu_98_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \low_th_2_0_2_fu_134[7]_i_1 
       (.I0(i_reg_226_pp0_iter2_reg[1]),
        .I1(i_reg_226_pp0_iter2_reg[0]),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter2),
        .O(high_th_2_0_2_fu_1180));
  FDRE \low_th_2_0_2_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_1180),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_0_2_fu_134_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \low_th_2_0_fu_78[7]_i_1 
       (.I0(i_reg_226_pp0_iter2_reg[1]),
        .I1(i_reg_226_pp0_iter2_reg[0]),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter2),
        .O(high_th_2_0_1_fu_1140));
  FDRE \low_th_2_0_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_1140),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_0_fu_78_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \low_th_2_1_1_fu_94[7]_i_1 
       (.I0(i_reg_226_pp0_iter2_reg[1]),
        .I1(p_10_in),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(high_th_2_1_fu_740));
  FDRE \low_th_2_1_1_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_740),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_1_1_fu_94_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \low_th_2_1_2_fu_130[7]_i_1 
       (.I0(i_reg_226_pp0_iter2_reg[1]),
        .I1(i_reg_226_pp0_iter2_reg[0]),
        .I2(p_10_in),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(high_th_2_1_1_fu_1100));
  FDRE \low_th_2_1_2_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_1100),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_1_2_fu_130_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \low_th_2_1_fu_90[7]_i_1 
       (.I0(i_reg_226_pp0_iter2_reg[1]),
        .I1(i_reg_226_pp0_iter2_reg[0]),
        .I2(p_10_in),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(high_th_2_1_2_fu_1260));
  FDRE \low_th_2_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1260),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_1_fu_90_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \low_th_2_2_1_fu_102[7]_i_1 
       (.I0(i_reg_226_pp0_iter3_reg[0]),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(\ap_CS_fsm[4]_i_2_n_3 ),
        .I3(i_reg_226_pp0_iter3_reg[1]),
        .O(high_th_2_2_2_fu_1380));
  FDRE \low_th_2_2_1_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1380),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_2_1_fu_102_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \low_th_2_2_2_fu_122[7]_i_1 
       (.I0(i_reg_226_pp0_iter3_reg[0]),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(\ap_CS_fsm[4]_i_2_n_3 ),
        .I3(i_reg_226_pp0_iter3_reg[1]),
        .O(high_th_2_2_1_fu_1060));
  FDRE \low_th_2_2_2_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_1060),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_2_2_fu_122_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \low_th_2_2_fu_86[7]_i_1 
       (.I0(i_reg_226_pp0_iter3_reg[1]),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(high_th_2_2_fu_700));
  FDRE \low_th_2_2_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [0]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [1]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [2]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [3]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [4]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [5]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [6]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_700),
        .D(\low_th_2_2_fu_86_reg[7]_1 [7]),
        .Q(\low_th_2_2_fu_86_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [0]),
        .Q(low_thresh_read_reg_725[0]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [10]),
        .Q(low_thresh_read_reg_725[10]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [11]),
        .Q(low_thresh_read_reg_725[11]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [12]),
        .Q(low_thresh_read_reg_725[12]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [13]),
        .Q(low_thresh_read_reg_725[13]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [14]),
        .Q(low_thresh_read_reg_725[14]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [15]),
        .Q(low_thresh_read_reg_725[15]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [16]),
        .Q(low_thresh_read_reg_725[16]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [17]),
        .Q(low_thresh_read_reg_725[17]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [18]),
        .Q(low_thresh_read_reg_725[18]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [19]),
        .Q(low_thresh_read_reg_725[19]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [1]),
        .Q(low_thresh_read_reg_725[1]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [20]),
        .Q(low_thresh_read_reg_725[20]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [21]),
        .Q(low_thresh_read_reg_725[21]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [22]),
        .Q(low_thresh_read_reg_725[22]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [23]),
        .Q(low_thresh_read_reg_725[23]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [24]),
        .Q(low_thresh_read_reg_725[24]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [25]),
        .Q(low_thresh_read_reg_725[25]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [26]),
        .Q(low_thresh_read_reg_725[26]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [27]),
        .Q(low_thresh_read_reg_725[27]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [28]),
        .Q(low_thresh_read_reg_725[28]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [29]),
        .Q(low_thresh_read_reg_725[29]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [2]),
        .Q(low_thresh_read_reg_725[2]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [30]),
        .Q(low_thresh_read_reg_725[30]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [31]),
        .Q(low_thresh_read_reg_725[31]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [32]),
        .Q(low_thresh_read_reg_725[32]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [33]),
        .Q(low_thresh_read_reg_725[33]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [34]),
        .Q(low_thresh_read_reg_725[34]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [35]),
        .Q(low_thresh_read_reg_725[35]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [36]),
        .Q(low_thresh_read_reg_725[36]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [37]),
        .Q(low_thresh_read_reg_725[37]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [38]),
        .Q(low_thresh_read_reg_725[38]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [39]),
        .Q(low_thresh_read_reg_725[39]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [3]),
        .Q(low_thresh_read_reg_725[3]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [40]),
        .Q(low_thresh_read_reg_725[40]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [41]),
        .Q(low_thresh_read_reg_725[41]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [42]),
        .Q(low_thresh_read_reg_725[42]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [43]),
        .Q(low_thresh_read_reg_725[43]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [44]),
        .Q(low_thresh_read_reg_725[44]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [45]),
        .Q(low_thresh_read_reg_725[45]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [46]),
        .Q(low_thresh_read_reg_725[46]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [47]),
        .Q(low_thresh_read_reg_725[47]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [48]),
        .Q(low_thresh_read_reg_725[48]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [49]),
        .Q(low_thresh_read_reg_725[49]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [4]),
        .Q(low_thresh_read_reg_725[4]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [50]),
        .Q(low_thresh_read_reg_725[50]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [51]),
        .Q(low_thresh_read_reg_725[51]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [52]),
        .Q(low_thresh_read_reg_725[52]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [53]),
        .Q(low_thresh_read_reg_725[53]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [54]),
        .Q(low_thresh_read_reg_725[54]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [55]),
        .Q(low_thresh_read_reg_725[55]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [56]),
        .Q(low_thresh_read_reg_725[56]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [57]),
        .Q(low_thresh_read_reg_725[57]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [58]),
        .Q(low_thresh_read_reg_725[58]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [59]),
        .Q(low_thresh_read_reg_725[59]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [5]),
        .Q(low_thresh_read_reg_725[5]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [60]),
        .Q(low_thresh_read_reg_725[60]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [61]),
        .Q(low_thresh_read_reg_725[61]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [62]),
        .Q(low_thresh_read_reg_725[62]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [63]),
        .Q(low_thresh_read_reg_725[63]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [6]),
        .Q(low_thresh_read_reg_725[6]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [7]),
        .Q(low_thresh_read_reg_725[7]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [8]),
        .Q(low_thresh_read_reg_725[8]),
        .R(1'b0));
  FDRE \low_thresh_read_reg_725_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\low_thresh_read_reg_725_reg[63]_0 [9]),
        .Q(low_thresh_read_reg_725[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_done_reg),
        .I1(Q),
        .O(ap_done_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry12
   (start_once_reg,
    E,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0,
    ap_sync_ready,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
    int_ap_ready_reg,
    \SRL_SIG_reg[1][0] ,
    ap_start,
    start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    Q,
    int_ap_ready_reg_0);
  output start_once_reg;
  output [0:0]E;
  output [0:0]ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg;
  output [0:0]ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0;
  output ap_sync_ready;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  input int_ap_ready_reg;
  input \SRL_SIG_reg[1][0] ;
  input ap_start;
  input start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input [0:0]Q;
  input int_ap_ready_reg_0;

  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire [0:0]ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg;
  wire [0:0]ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  wire int_ap_ready_reg;
  wire int_ap_ready_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h0000000010101000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(int_ap_ready_reg),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFEFEFEAA00000000)) 
    int_ap_ready_i_1
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg),
        .I2(int_ap_ready_reg),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(Q),
        .I5(int_ap_ready_reg_0),
        .O(ap_sync_ready));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \mOutPtr[1]_i_1__20 
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg),
        .I1(p_src_mat_rows_c_i_empty_n),
        .I2(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I3(p_src_mat_cols_c_i_empty_n),
        .I4(ap_done_reg),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__21 
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .O(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3_reg,
    icmp_ln92_reg_705_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    E,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    s_ready_t_reg,
    \icmp_ln92_reg_705_reg[0] ,
    shiftReg_ce,
    D,
    \gmem0_addr_2_reg_760_reg[63] ,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    internal_empty_n_reg,
    mOutPtr110_out,
    mOutPtr110_out_0,
    \icmp_ln92_reg_705_reg[0]_0 ,
    \and_ln1348_5_reg_719_reg[0] ,
    ap_idle,
    ap_sync_ready,
    ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n_inv,
    gmem0_ARREADY,
    gmem1_ARREADY,
    ap_rst_n,
    start_once_reg_reg,
    ap_start,
    rgb2hsv_cols_c_empty_n,
    high_thresh_c_empty_n,
    rgb2hsv_rows_c_empty_n,
    low_thresh_c_empty_n,
    int_ap_idle_reg,
    \j_reg_238_reg[0] ,
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
    Q,
    \ap_CS_fsm_reg[3] ,
    rgb2hsv_data_empty_n,
    imgHelper1_data_full_n,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read,
    imgHelper1_data_empty_n,
    \SRL_SIG_reg[0]_1 ,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    int_ap_idle_reg_0,
    bgr2hsv_9_2160_3840_1_U0_ap_idle,
    int_ap_idle_reg_1,
    int_ap_ready_reg,
    \low_th_2_2_fu_86_reg[7] ,
    \high_th_2_2_fu_70_reg[7] ,
    out,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][63] ,
    \SRL_SIG_reg[0][63]_0 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3_reg;
  output icmp_ln92_reg_705_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  output [0:0]E;
  output colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  output [0:0]s_ready_t_reg;
  output \icmp_ln92_reg_705_reg[0] ;
  output shiftReg_ce;
  output [63:0]D;
  output [63:0]\gmem0_addr_2_reg_760_reg[63] ;
  output colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output \icmp_ln92_reg_705_reg[0]_0 ;
  output \and_ln1348_5_reg_719_reg[0] ;
  output ap_idle;
  output ap_sync_ready;
  output ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem0_ARREADY;
  input gmem1_ARREADY;
  input ap_rst_n;
  input start_once_reg_reg;
  input ap_start;
  input rgb2hsv_cols_c_empty_n;
  input high_thresh_c_empty_n;
  input rgb2hsv_rows_c_empty_n;
  input low_thresh_c_empty_n;
  input int_ap_idle_reg;
  input \j_reg_238_reg[0] ;
  input colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input rgb2hsv_data_empty_n;
  input imgHelper1_data_full_n;
  input [23:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  input imgHelper1_data_empty_n;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input bgr2hsv_9_2160_3840_1_U0_ap_idle;
  input int_ap_idle_reg_1;
  input int_ap_ready_reg;
  input [7:0]\low_th_2_2_fu_86_reg[7] ;
  input [7:0]\high_th_2_2_fu_70_reg[7] ;
  input [15:0]out;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [63:0]\SRL_SIG_reg[0][63] ;
  input [63:0]\SRL_SIG_reg[0][63]_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire and_ln1348_1_fu_373_p2;
  wire and_ln1348_3_fu_469_p2;
  wire and_ln1348_5_fu_565_p2;
  wire \and_ln1348_5_reg_719_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_idle;
  wire [15:0]ap_return_0_preg;
  wire [15:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_high_th_0_0;
  wire ap_sync_channel_write_high_th_0_1;
  wire ap_sync_channel_write_high_th_0_2;
  wire ap_sync_channel_write_high_th_1_0;
  wire ap_sync_channel_write_high_th_1_1;
  wire ap_sync_channel_write_high_th_1_2;
  wire ap_sync_channel_write_high_th_2_0;
  wire ap_sync_channel_write_high_th_2_1;
  wire ap_sync_channel_write_high_th_2_2;
  wire ap_sync_channel_write_low_th_0_0;
  wire ap_sync_channel_write_low_th_0_1;
  wire ap_sync_channel_write_low_th_0_2;
  wire ap_sync_channel_write_low_th_1_0;
  wire ap_sync_channel_write_low_th_1_1;
  wire ap_sync_channel_write_low_th_1_2;
  wire ap_sync_channel_write_low_th_2_0;
  wire ap_sync_channel_write_low_th_2_1;
  wire ap_sync_channel_write_low_th_2_2;
  wire ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire ap_sync_reg_channel_write_low_th_2_2_reg_n_3;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3;
  wire bgr2hsv_9_2160_3840_1_U0_ap_idle;
  wire [15:0]colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_0;
  wire [15:0]colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_1;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_176;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_177;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_178;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4;
  wire colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6;
  wire gmem0_ARREADY;
  wire [63:0]\gmem0_addr_2_reg_760_reg[63] ;
  wire gmem1_ARREADY;
  wire high_th_0_0_U_n_10;
  wire high_th_0_0_U_n_11;
  wire high_th_0_0_U_n_12;
  wire high_th_0_0_U_n_5;
  wire high_th_0_0_U_n_6;
  wire high_th_0_0_U_n_7;
  wire high_th_0_0_U_n_8;
  wire high_th_0_0_U_n_9;
  wire high_th_0_0_empty_n;
  wire high_th_0_0_full_n;
  wire high_th_0_1_U_n_10;
  wire high_th_0_1_U_n_11;
  wire high_th_0_1_U_n_12;
  wire high_th_0_1_U_n_14;
  wire high_th_0_1_U_n_5;
  wire high_th_0_1_U_n_6;
  wire high_th_0_1_U_n_7;
  wire high_th_0_1_U_n_8;
  wire high_th_0_1_U_n_9;
  wire high_th_0_1_empty_n;
  wire high_th_0_1_full_n;
  wire high_th_0_2_U_n_10;
  wire high_th_0_2_U_n_11;
  wire high_th_0_2_U_n_12;
  wire high_th_0_2_U_n_5;
  wire high_th_0_2_U_n_6;
  wire high_th_0_2_U_n_7;
  wire high_th_0_2_U_n_8;
  wire high_th_0_2_U_n_9;
  wire high_th_0_2_empty_n;
  wire high_th_0_2_full_n;
  wire high_th_1_0_U_n_10;
  wire high_th_1_0_U_n_11;
  wire high_th_1_0_U_n_12;
  wire high_th_1_0_U_n_5;
  wire high_th_1_0_U_n_6;
  wire high_th_1_0_U_n_7;
  wire high_th_1_0_U_n_8;
  wire high_th_1_0_U_n_9;
  wire high_th_1_0_empty_n;
  wire high_th_1_0_full_n;
  wire high_th_1_1_U_n_10;
  wire high_th_1_1_U_n_11;
  wire high_th_1_1_U_n_12;
  wire high_th_1_1_U_n_13;
  wire high_th_1_1_U_n_5;
  wire high_th_1_1_U_n_6;
  wire high_th_1_1_U_n_7;
  wire high_th_1_1_U_n_8;
  wire high_th_1_1_U_n_9;
  wire high_th_1_1_empty_n;
  wire high_th_1_1_full_n;
  wire high_th_1_2_U_n_10;
  wire high_th_1_2_U_n_11;
  wire high_th_1_2_U_n_12;
  wire high_th_1_2_U_n_5;
  wire high_th_1_2_U_n_6;
  wire high_th_1_2_U_n_7;
  wire high_th_1_2_U_n_8;
  wire high_th_1_2_U_n_9;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire high_th_2_0_U_n_10;
  wire high_th_2_0_U_n_11;
  wire high_th_2_0_U_n_12;
  wire high_th_2_0_U_n_13;
  wire high_th_2_0_U_n_5;
  wire high_th_2_0_U_n_6;
  wire high_th_2_0_U_n_7;
  wire high_th_2_0_U_n_8;
  wire high_th_2_0_U_n_9;
  wire high_th_2_0_empty_n;
  wire high_th_2_0_full_n;
  wire high_th_2_1_U_n_10;
  wire high_th_2_1_U_n_11;
  wire high_th_2_1_U_n_12;
  wire high_th_2_1_U_n_5;
  wire high_th_2_1_U_n_6;
  wire high_th_2_1_U_n_7;
  wire high_th_2_1_U_n_8;
  wire high_th_2_1_U_n_9;
  wire high_th_2_1_empty_n;
  wire high_th_2_1_full_n;
  wire high_th_2_2_U_n_10;
  wire high_th_2_2_U_n_11;
  wire high_th_2_2_U_n_12;
  wire high_th_2_2_U_n_13;
  wire high_th_2_2_U_n_14;
  wire high_th_2_2_U_n_5;
  wire high_th_2_2_U_n_6;
  wire high_th_2_2_U_n_7;
  wire high_th_2_2_U_n_8;
  wire high_th_2_2_U_n_9;
  wire high_th_2_2_empty_n;
  wire [7:0]\high_th_2_2_fu_70_reg[7] ;
  wire high_th_2_2_full_n;
  wire high_thresh_c_empty_n;
  wire high_thresh_c_i_U_n_4;
  wire high_thresh_c_i_U_n_69;
  wire [63:0]high_thresh_c_i_dout;
  wire high_thresh_c_i_empty_n;
  wire icmp_ln56_10_fu_508_p2;
  wire icmp_ln56_11_fu_530_p2;
  wire icmp_ln56_1_fu_294_p2;
  wire icmp_ln56_2_fu_316_p2;
  wire icmp_ln56_3_fu_338_p2;
  wire icmp_ln56_4_fu_379_p2;
  wire icmp_ln56_5_fu_390_p2;
  wire icmp_ln56_6_fu_412_p2;
  wire icmp_ln56_7_fu_434_p2;
  wire icmp_ln56_8_fu_475_p2;
  wire icmp_ln56_9_fu_486_p2;
  wire icmp_ln56_fu_283_p2;
  wire icmp_ln890_1_fu_327_p2;
  wire icmp_ln890_2_fu_401_p2;
  wire icmp_ln890_3_fu_423_p2;
  wire icmp_ln890_4_fu_497_p2;
  wire icmp_ln890_5_fu_519_p2;
  wire icmp_ln890_fu_305_p2;
  wire icmp_ln92_reg_705_pp0_iter1_reg;
  wire \icmp_ln92_reg_705_reg[0] ;
  wire \icmp_ln92_reg_705_reg[0]_0 ;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_data_full_n;
  wire img_height_loc_i_channel_U_n_5;
  wire [15:0]img_height_loc_i_channel_dout;
  wire img_height_loc_i_channel_empty_n;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_U_n_5;
  wire [15:0]img_width_loc_i_channel_dout;
  wire img_width_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_full_n;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_ready_reg;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire \j_reg_238_reg[0] ;
  wire low_th_0_0_U_n_10;
  wire low_th_0_0_U_n_11;
  wire low_th_0_0_U_n_12;
  wire low_th_0_0_U_n_5;
  wire low_th_0_0_U_n_6;
  wire low_th_0_0_U_n_7;
  wire low_th_0_0_U_n_8;
  wire low_th_0_0_U_n_9;
  wire low_th_0_0_empty_n;
  wire low_th_0_0_full_n;
  wire low_th_0_1_U_n_10;
  wire low_th_0_1_U_n_11;
  wire low_th_0_1_U_n_12;
  wire low_th_0_1_U_n_13;
  wire low_th_0_1_U_n_5;
  wire low_th_0_1_U_n_6;
  wire low_th_0_1_U_n_7;
  wire low_th_0_1_U_n_8;
  wire low_th_0_1_U_n_9;
  wire low_th_0_1_empty_n;
  wire low_th_0_1_full_n;
  wire low_th_0_2_U_n_10;
  wire low_th_0_2_U_n_11;
  wire low_th_0_2_U_n_12;
  wire low_th_0_2_U_n_5;
  wire low_th_0_2_U_n_6;
  wire low_th_0_2_U_n_7;
  wire low_th_0_2_U_n_8;
  wire low_th_0_2_U_n_9;
  wire low_th_0_2_empty_n;
  wire low_th_0_2_full_n;
  wire low_th_1_0_U_n_10;
  wire low_th_1_0_U_n_11;
  wire low_th_1_0_U_n_12;
  wire low_th_1_0_U_n_5;
  wire low_th_1_0_U_n_6;
  wire low_th_1_0_U_n_7;
  wire low_th_1_0_U_n_8;
  wire low_th_1_0_U_n_9;
  wire low_th_1_0_empty_n;
  wire low_th_1_0_full_n;
  wire low_th_1_1_U_n_10;
  wire low_th_1_1_U_n_11;
  wire low_th_1_1_U_n_12;
  wire low_th_1_1_U_n_5;
  wire low_th_1_1_U_n_6;
  wire low_th_1_1_U_n_7;
  wire low_th_1_1_U_n_8;
  wire low_th_1_1_U_n_9;
  wire low_th_1_1_empty_n;
  wire low_th_1_1_full_n;
  wire low_th_1_2_U_n_10;
  wire low_th_1_2_U_n_11;
  wire low_th_1_2_U_n_12;
  wire low_th_1_2_U_n_5;
  wire low_th_1_2_U_n_6;
  wire low_th_1_2_U_n_7;
  wire low_th_1_2_U_n_8;
  wire low_th_1_2_U_n_9;
  wire low_th_1_2_empty_n;
  wire low_th_1_2_full_n;
  wire low_th_2_0_U_n_10;
  wire low_th_2_0_U_n_11;
  wire low_th_2_0_U_n_12;
  wire low_th_2_0_U_n_5;
  wire low_th_2_0_U_n_6;
  wire low_th_2_0_U_n_7;
  wire low_th_2_0_U_n_8;
  wire low_th_2_0_U_n_9;
  wire low_th_2_0_empty_n;
  wire low_th_2_0_full_n;
  wire low_th_2_1_U_n_10;
  wire low_th_2_1_U_n_11;
  wire low_th_2_1_U_n_12;
  wire low_th_2_1_U_n_5;
  wire low_th_2_1_U_n_6;
  wire low_th_2_1_U_n_7;
  wire low_th_2_1_U_n_8;
  wire low_th_2_1_U_n_9;
  wire low_th_2_1_empty_n;
  wire low_th_2_1_full_n;
  wire low_th_2_2_U_n_10;
  wire low_th_2_2_U_n_11;
  wire low_th_2_2_U_n_12;
  wire low_th_2_2_U_n_5;
  wire low_th_2_2_U_n_6;
  wire low_th_2_2_U_n_7;
  wire low_th_2_2_U_n_8;
  wire low_th_2_2_U_n_9;
  wire low_th_2_2_empty_n;
  wire [7:0]\low_th_2_2_fu_86_reg[7] ;
  wire low_th_2_2_full_n;
  wire low_thresh_c_empty_n;
  wire [63:0]low_thresh_c_i_dout;
  wire low_thresh_c_i_empty_n;
  wire low_thresh_c_i_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire p_src_mat_cols_c_i_U_n_21;
  wire p_src_mat_cols_c_i_U_n_22;
  wire p_src_mat_cols_c_i_U_n_23;
  wire p_src_mat_cols_c_i_U_n_24;
  wire p_src_mat_cols_c_i_U_n_25;
  wire p_src_mat_cols_c_i_U_n_26;
  wire p_src_mat_cols_c_i_U_n_27;
  wire p_src_mat_cols_c_i_U_n_28;
  wire p_src_mat_cols_c_i_U_n_29;
  wire p_src_mat_cols_c_i_U_n_30;
  wire p_src_mat_cols_c_i_U_n_31;
  wire p_src_mat_cols_c_i_U_n_32;
  wire p_src_mat_cols_c_i_U_n_33;
  wire p_src_mat_cols_c_i_U_n_34;
  wire p_src_mat_cols_c_i_U_n_35;
  wire p_src_mat_cols_c_i_U_n_36;
  wire p_src_mat_cols_c_i_U_n_4;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_U_n_21;
  wire p_src_mat_rows_c_i_U_n_22;
  wire p_src_mat_rows_c_i_U_n_23;
  wire p_src_mat_rows_c_i_U_n_24;
  wire p_src_mat_rows_c_i_U_n_25;
  wire p_src_mat_rows_c_i_U_n_26;
  wire p_src_mat_rows_c_i_U_n_27;
  wire p_src_mat_rows_c_i_U_n_28;
  wire p_src_mat_rows_c_i_U_n_29;
  wire p_src_mat_rows_c_i_U_n_30;
  wire p_src_mat_rows_c_i_U_n_31;
  wire p_src_mat_rows_c_i_U_n_32;
  wire p_src_mat_rows_c_i_U_n_33;
  wire p_src_mat_rows_c_i_U_n_34;
  wire p_src_mat_rows_c_i_U_n_35;
  wire p_src_mat_rows_c_i_U_n_36;
  wire p_src_mat_rows_c_i_U_n_37;
  wire p_src_mat_rows_c_i_U_n_38;
  wire p_src_mat_rows_c_i_U_n_39;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;
  wire rgb2hsv_cols_c_empty_n;
  wire [23:0]rgb2hsv_data_dout;
  wire rgb2hsv_data_empty_n;
  wire rgb2hsv_rows_c_empty_n;
  wire [0:0]s_ready_t_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_12;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_17;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_24;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_26;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_27;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_28;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_29;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_0),
        .Q(ap_sync_reg_channel_write_high_th_0_0),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_1),
        .Q(ap_sync_reg_channel_write_high_th_0_1),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_2),
        .Q(ap_sync_reg_channel_write_high_th_0_2),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_0),
        .Q(ap_sync_reg_channel_write_high_th_1_0),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_1),
        .Q(ap_sync_reg_channel_write_high_th_1_1),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_2),
        .Q(ap_sync_reg_channel_write_high_th_1_2),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_0),
        .Q(ap_sync_reg_channel_write_high_th_2_0),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_1),
        .Q(ap_sync_reg_channel_write_high_th_2_1),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_2),
        .Q(ap_sync_reg_channel_write_high_th_2_2),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_img_height_loc_i_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_src_mat_rows_c_i_U_n_39),
        .Q(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_src_mat_rows_c_i_U_n_38),
        .Q(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_0),
        .Q(ap_sync_reg_channel_write_low_th_0_0),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_1),
        .Q(ap_sync_reg_channel_write_low_th_0_1),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_2),
        .Q(ap_sync_reg_channel_write_low_th_0_2),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_0),
        .Q(ap_sync_reg_channel_write_low_th_1_0),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_1),
        .Q(ap_sync_reg_channel_write_low_th_1_1),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_2),
        .Q(ap_sync_reg_channel_write_low_th_1_2),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_0),
        .Q(ap_sync_reg_channel_write_low_th_2_0),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_1),
        .Q(ap_sync_reg_channel_write_low_th_2_1),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_2),
        .Q(ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .R(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_178),
        .Q(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_177),
        .Q(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4),
        .ap_done_reg_reg_1(img_height_loc_i_channel_U_n_5),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[0]_0 (p_src_mat_rows_c_i_U_n_22),
        .\ap_return_0_preg_reg[10]_0 (p_src_mat_rows_c_i_U_n_32),
        .\ap_return_0_preg_reg[11]_0 (p_src_mat_rows_c_i_U_n_33),
        .\ap_return_0_preg_reg[12]_0 (p_src_mat_rows_c_i_U_n_34),
        .\ap_return_0_preg_reg[13]_0 (p_src_mat_rows_c_i_U_n_35),
        .\ap_return_0_preg_reg[14]_0 (p_src_mat_rows_c_i_U_n_36),
        .\ap_return_0_preg_reg[15]_0 (p_src_mat_rows_c_i_U_n_37),
        .\ap_return_0_preg_reg[1]_0 (p_src_mat_rows_c_i_U_n_23),
        .\ap_return_0_preg_reg[2]_0 (p_src_mat_rows_c_i_U_n_24),
        .\ap_return_0_preg_reg[3]_0 (p_src_mat_rows_c_i_U_n_25),
        .\ap_return_0_preg_reg[4]_0 (p_src_mat_rows_c_i_U_n_26),
        .\ap_return_0_preg_reg[5]_0 (p_src_mat_rows_c_i_U_n_27),
        .\ap_return_0_preg_reg[6]_0 (p_src_mat_rows_c_i_U_n_28),
        .\ap_return_0_preg_reg[7]_0 (p_src_mat_rows_c_i_U_n_29),
        .\ap_return_0_preg_reg[8]_0 (p_src_mat_rows_c_i_U_n_30),
        .\ap_return_0_preg_reg[9]_0 (p_src_mat_rows_c_i_U_n_31),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[0]_0 (p_src_mat_cols_c_i_U_n_21),
        .\ap_return_1_preg_reg[10]_0 (p_src_mat_cols_c_i_U_n_31),
        .\ap_return_1_preg_reg[11]_0 (p_src_mat_cols_c_i_U_n_32),
        .\ap_return_1_preg_reg[12]_0 (p_src_mat_cols_c_i_U_n_33),
        .\ap_return_1_preg_reg[13]_0 (p_src_mat_cols_c_i_U_n_34),
        .\ap_return_1_preg_reg[14]_0 (p_src_mat_cols_c_i_U_n_35),
        .\ap_return_1_preg_reg[15]_0 (p_src_mat_cols_c_i_U_n_36),
        .\ap_return_1_preg_reg[1]_0 (p_src_mat_cols_c_i_U_n_22),
        .\ap_return_1_preg_reg[2]_0 (p_src_mat_cols_c_i_U_n_23),
        .\ap_return_1_preg_reg[3]_0 (p_src_mat_cols_c_i_U_n_24),
        .\ap_return_1_preg_reg[4]_0 (p_src_mat_cols_c_i_U_n_25),
        .\ap_return_1_preg_reg[5]_0 (p_src_mat_cols_c_i_U_n_26),
        .\ap_return_1_preg_reg[6]_0 (p_src_mat_cols_c_i_U_n_27),
        .\ap_return_1_preg_reg[7]_0 (p_src_mat_cols_c_i_U_n_28),
        .\ap_return_1_preg_reg[8]_0 (p_src_mat_cols_c_i_U_n_29),
        .\ap_return_1_preg_reg[9]_0 (p_src_mat_cols_c_i_U_n_30),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0
       (.D(D),
        .E(E),
        .Q(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .\ap_CS_fsm_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_176),
        .\ap_CS_fsm_reg[3]_0 (Q),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .ap_done_reg_reg_1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_177),
        .ap_rst_n_1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_178),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_high_th_0_0(ap_sync_channel_write_high_th_0_0),
        .ap_sync_channel_write_high_th_0_1(ap_sync_channel_write_high_th_0_1),
        .ap_sync_channel_write_high_th_0_2(ap_sync_channel_write_high_th_0_2),
        .ap_sync_channel_write_high_th_1_0(ap_sync_channel_write_high_th_1_0),
        .ap_sync_channel_write_high_th_1_1(ap_sync_channel_write_high_th_1_1),
        .ap_sync_channel_write_high_th_1_2(ap_sync_channel_write_high_th_1_2),
        .ap_sync_channel_write_high_th_2_0(ap_sync_channel_write_high_th_2_0),
        .ap_sync_channel_write_high_th_2_1(ap_sync_channel_write_high_th_2_1),
        .ap_sync_channel_write_high_th_2_2(ap_sync_channel_write_high_th_2_2),
        .ap_sync_channel_write_low_th_0_0(ap_sync_channel_write_low_th_0_0),
        .ap_sync_channel_write_low_th_0_1(ap_sync_channel_write_low_th_0_1),
        .ap_sync_channel_write_low_th_0_2(ap_sync_channel_write_low_th_0_2),
        .ap_sync_channel_write_low_th_1_0(ap_sync_channel_write_low_th_1_0),
        .ap_sync_channel_write_low_th_1_1(ap_sync_channel_write_low_th_1_1),
        .ap_sync_channel_write_low_th_1_2(ap_sync_channel_write_low_th_1_2),
        .ap_sync_channel_write_low_th_2_0(ap_sync_channel_write_low_th_2_0),
        .ap_sync_channel_write_low_th_2_1(ap_sync_channel_write_low_th_2_1),
        .ap_sync_channel_write_low_th_2_2(ap_sync_channel_write_low_th_2_2),
        .ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready(ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready),
        .ap_sync_reg_channel_write_high_th_0_0(ap_sync_reg_channel_write_high_th_0_0),
        .ap_sync_reg_channel_write_high_th_0_1(ap_sync_reg_channel_write_high_th_0_1),
        .ap_sync_reg_channel_write_high_th_0_2(ap_sync_reg_channel_write_high_th_0_2),
        .ap_sync_reg_channel_write_high_th_1_0(ap_sync_reg_channel_write_high_th_1_0),
        .ap_sync_reg_channel_write_high_th_1_1(ap_sync_reg_channel_write_high_th_1_1),
        .ap_sync_reg_channel_write_high_th_1_2(ap_sync_reg_channel_write_high_th_1_2),
        .ap_sync_reg_channel_write_high_th_2_0(ap_sync_reg_channel_write_high_th_2_0),
        .ap_sync_reg_channel_write_high_th_2_1(ap_sync_reg_channel_write_high_th_2_1),
        .ap_sync_reg_channel_write_high_th_2_2(ap_sync_reg_channel_write_high_th_2_2),
        .ap_sync_reg_channel_write_low_th_0_0(ap_sync_reg_channel_write_low_th_0_0),
        .ap_sync_reg_channel_write_low_th_0_1(ap_sync_reg_channel_write_low_th_0_1),
        .ap_sync_reg_channel_write_low_th_0_2(ap_sync_reg_channel_write_low_th_0_2),
        .ap_sync_reg_channel_write_low_th_1_0(ap_sync_reg_channel_write_low_th_1_0),
        .ap_sync_reg_channel_write_low_th_1_1(ap_sync_reg_channel_write_low_th_1_1),
        .ap_sync_reg_channel_write_low_th_1_2(ap_sync_reg_channel_write_low_th_1_2),
        .ap_sync_reg_channel_write_low_th_2_0(ap_sync_reg_channel_write_low_th_2_0),
        .ap_sync_reg_channel_write_low_th_2_1(ap_sync_reg_channel_write_low_th_2_1),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0(shiftReg_ce),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg(start_once_reg_reg),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .colorthresholding_9_0_3_2160_3840_1_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\gmem0_addr_2_reg_760_reg[63]_0 (\gmem0_addr_2_reg_760_reg[63] ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .high_th_0_0_full_n(high_th_0_0_full_n),
        .high_th_0_1_full_n(high_th_0_1_full_n),
        .high_th_0_2_full_n(high_th_0_2_full_n),
        .high_th_1_0_full_n(high_th_1_0_full_n),
        .high_th_1_1_full_n(high_th_1_1_full_n),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_1_2_full_n(high_th_1_2_full_n),
        .\high_th_2_0_1_fu_114_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3),
        .\high_th_2_0_2_fu_118_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9),
        .\high_th_2_0_fu_82_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15),
        .high_th_2_0_full_n(high_th_2_0_full_n),
        .\high_th_2_1_1_fu_110_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10),
        .\high_th_2_1_2_fu_126_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .\high_th_2_1_fu_74_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16),
        .high_th_2_1_full_n(high_th_2_1_full_n),
        .\high_th_2_2_1_fu_106_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11),
        .\high_th_2_2_2_fu_138_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5),
        .\high_th_2_2_fu_70_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17),
        .\high_th_2_2_fu_70_reg[7]_1 (\high_th_2_2_fu_70_reg[7] ),
        .high_th_2_2_full_n(high_th_2_2_full_n),
        .high_thresh_c_i_empty_n(high_thresh_c_i_empty_n),
        .\high_thresh_read_reg_732_reg[63]_0 (high_thresh_c_i_dout),
        .\j_reg_238_reg[0]_0 (\j_reg_238_reg[0] ),
        .low_th_0_0_full_n(low_th_0_0_full_n),
        .low_th_0_1_full_n(low_th_0_1_full_n),
        .low_th_0_2_full_n(low_th_0_2_full_n),
        .low_th_1_0_full_n(low_th_1_0_full_n),
        .low_th_1_1_full_n(low_th_1_1_full_n),
        .low_th_1_2_full_n(low_th_1_2_full_n),
        .\low_th_2_0_1_fu_98_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12),
        .\low_th_2_0_2_fu_134_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6),
        .\low_th_2_0_fu_78_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0),
        .low_th_2_0_full_n(low_th_2_0_full_n),
        .\low_th_2_1_1_fu_94_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13),
        .\low_th_2_1_2_fu_130_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7),
        .\low_th_2_1_fu_90_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1),
        .low_th_2_1_full_n(low_th_2_1_full_n),
        .\low_th_2_2_1_fu_102_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2),
        .\low_th_2_2_2_fu_122_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8),
        .\low_th_2_2_fu_86_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14),
        .\low_th_2_2_fu_86_reg[7]_1 (\low_th_2_2_fu_86_reg[7] ),
        .low_th_2_2_full_n(low_th_2_2_full_n),
        .low_thresh_c_i_empty_n(low_thresh_c_i_empty_n),
        .\low_thresh_read_reg_725_reg[63]_0 (low_thresh_c_i_dout),
        .s_ready_t_reg(s_ready_t_reg),
        .shiftReg_ce(shiftReg_ce_17),
        .shiftReg_ce_0(shiftReg_ce_16),
        .shiftReg_ce_1(shiftReg_ce_15),
        .shiftReg_ce_10(shiftReg_ce_6),
        .shiftReg_ce_11(shiftReg_ce_5),
        .shiftReg_ce_12(shiftReg_ce_4),
        .shiftReg_ce_13(shiftReg_ce_3),
        .shiftReg_ce_14(shiftReg_ce_2),
        .shiftReg_ce_15(shiftReg_ce_1),
        .shiftReg_ce_16(shiftReg_ce_0),
        .shiftReg_ce_2(shiftReg_ce_14),
        .shiftReg_ce_3(shiftReg_ce_13),
        .shiftReg_ce_4(shiftReg_ce_12),
        .shiftReg_ce_5(shiftReg_ce_11),
        .shiftReg_ce_6(shiftReg_ce_10),
        .shiftReg_ce_7(shiftReg_ce_9),
        .shiftReg_ce_8(shiftReg_ce_8),
        .shiftReg_ce_9(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry12 colorthresholding_9_0_3_2160_3840_1_entry12_U0
       (.E(colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4),
        .Q(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[1][0] (start_once_reg_reg),
        .\SRL_SIG_reg[1][0]_0 (high_thresh_c_i_U_n_4),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg(shiftReg_ce),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0(colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .int_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3),
        .int_ap_ready_reg_0(int_ap_ready_reg),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(high_thresh_c_i_U_n_69));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S high_th_0_0_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3),
        .DI({high_th_0_0_U_n_9,high_th_0_0_U_n_10,high_th_0_0_U_n_11,high_th_0_0_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_0_0_U_n_5,high_th_0_0_U_n_6,high_th_0_0_U_n_7,high_th_0_0_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_high_th_0_0(ap_sync_reg_channel_write_high_th_0_0),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_0_full_n(high_th_0_0_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_28),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[7:0]),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14 high_th_0_1_U
       (.CO(icmp_ln890_fu_305_p2),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4),
        .DI({high_th_0_1_U_n_9,high_th_0_1_U_n_10,high_th_0_1_U_n_11,high_th_0_1_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_0_1_U_n_5,high_th_0_1_U_n_6,high_th_0_1_U_n_7,high_th_0_1_U_n_8}),
        .and_ln1348_1_fu_373_p2(and_ln1348_1_fu_373_p2),
        .\and_ln1348_1_reg_709_reg[0] (icmp_ln890_1_fu_327_p2),
        .\and_ln1348_1_reg_709_reg[0]_0 (icmp_ln56_2_fu_316_p2),
        .\and_ln1348_1_reg_709_reg[0]_1 (icmp_ln56_1_fu_294_p2),
        .\and_ln1348_1_reg_709_reg[0]_2 (icmp_ln56_fu_283_p2),
        .\and_ln1348_1_reg_709_reg[0]_3 (icmp_ln56_3_fu_338_p2),
        .\ap_CS_fsm[1]_i_2__1 (high_th_2_0_U_n_13),
        .\ap_CS_fsm[1]_i_2__1_0 (high_th_2_2_U_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_high_th_0_1(ap_sync_reg_channel_write_high_th_0_1),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_1_full_n(high_th_0_1_full_n),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .internal_empty_n_reg_0(high_th_0_1_U_n_14),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_29),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[15:8]),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15 high_th_0_2_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5),
        .DI({high_th_0_2_U_n_9,high_th_0_2_U_n_10,high_th_0_2_U_n_11,high_th_0_2_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_0_2_U_n_5,high_th_0_2_U_n_6,high_th_0_2_U_n_7,high_th_0_2_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_high_th_0_2(ap_sync_reg_channel_write_high_th_0_2),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_0_2_full_n(high_th_0_2_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[23:16]),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16 high_th_1_0_U
       (.CO(icmp_ln56_5_fu_390_p2),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9),
        .DI({high_th_1_0_U_n_9,high_th_1_0_U_n_10,high_th_1_0_U_n_11,high_th_1_0_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_1_0_U_n_5,high_th_1_0_U_n_6,high_th_1_0_U_n_7,high_th_1_0_U_n_8}),
        .and_ln1348_3_fu_469_p2(and_ln1348_3_fu_469_p2),
        .\and_ln1348_3_reg_714_reg[0] (icmp_ln56_6_fu_412_p2),
        .\and_ln1348_3_reg_714_reg[0]_0 (icmp_ln56_7_fu_434_p2),
        .\and_ln1348_3_reg_714_reg[0]_1 (icmp_ln890_2_fu_401_p2),
        .\and_ln1348_3_reg_714_reg[0]_2 (icmp_ln890_3_fu_423_p2),
        .\and_ln1348_3_reg_714_reg[0]_3 (icmp_ln56_4_fu_379_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_high_th_1_0(ap_sync_reg_channel_write_high_th_1_0),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_0_full_n(high_th_1_0_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[7:0]),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17 high_th_1_1_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10),
        .DI({high_th_1_1_U_n_9,high_th_1_1_U_n_10,high_th_1_1_U_n_11,high_th_1_1_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_1_1_U_n_5,high_th_1_1_U_n_6,high_th_1_1_U_n_7,high_th_1_1_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_high_th_1_1(ap_sync_reg_channel_write_high_th_1_1),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_1_1_full_n(high_th_1_1_full_n),
        .internal_empty_n_reg_0(high_th_1_1_U_n_13),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[15:8]),
        .shiftReg_ce(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18 high_th_1_2_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11),
        .DI({high_th_1_2_U_n_9,high_th_1_2_U_n_10,high_th_1_2_U_n_11,high_th_1_2_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_1_2_U_n_5,high_th_1_2_U_n_6,high_th_1_2_U_n_7,high_th_1_2_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_1_2_full_n(high_th_1_2_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[23:16]),
        .shiftReg_ce(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19 high_th_2_0_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15),
        .DI({high_th_2_0_U_n_9,high_th_2_0_U_n_10,high_th_2_0_U_n_11,high_th_2_0_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_2_0_U_n_5,high_th_2_0_U_n_6,high_th_2_0_U_n_7,high_th_2_0_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .high_th_2_0_full_n(high_th_2_0_full_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .internal_empty_n_reg_0(high_th_2_0_U_n_13),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[7:0]),
        .shiftReg_ce(shiftReg_ce_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20 high_th_2_1_U
       (.CO(icmp_ln890_4_fu_497_p2),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16),
        .DI({high_th_2_1_U_n_9,high_th_2_1_U_n_10,high_th_2_1_U_n_11,high_th_2_1_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_2_1_U_n_5,high_th_2_1_U_n_6,high_th_2_1_U_n_7,high_th_2_1_U_n_8}),
        .and_ln1348_5_fu_565_p2(and_ln1348_5_fu_565_p2),
        .\and_ln1348_5_reg_719_reg[0] (icmp_ln890_5_fu_519_p2),
        .\and_ln1348_5_reg_719_reg[0]_0 (icmp_ln56_10_fu_508_p2),
        .\and_ln1348_5_reg_719_reg[0]_1 (icmp_ln56_9_fu_486_p2),
        .\and_ln1348_5_reg_719_reg[0]_2 (icmp_ln56_8_fu_475_p2),
        .\and_ln1348_5_reg_719_reg[0]_3 (icmp_ln56_11_fu_530_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .high_th_2_1_full_n(high_th_2_1_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[15:8]),
        .shiftReg_ce(shiftReg_ce_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21 high_th_2_2_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17),
        .DI({high_th_2_2_U_n_9,high_th_2_2_U_n_10,high_th_2_2_U_n_11,high_th_2_2_U_n_12}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({high_th_2_2_U_n_5,high_th_2_2_U_n_6,high_th_2_2_U_n_7,high_th_2_2_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .high_th_2_2_full_n(high_th_2_2_full_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .internal_empty_n_reg_0(high_th_2_2_U_n_13),
        .internal_empty_n_reg_1(high_th_2_2_U_n_14),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[23:16]),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S high_thresh_c_i_U
       (.E(shiftReg_ce),
        .\SRL_SIG_reg[0][63] (high_thresh_c_i_dout),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .high_thresh_c_empty_n(high_thresh_c_empty_n),
        .high_thresh_c_i_empty_n(high_thresh_c_i_empty_n),
        .internal_full_n_reg_0(high_thresh_c_i_U_n_4),
        .internal_full_n_reg_1(high_thresh_c_i_U_n_69),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(p_src_mat_cols_c_i_U_n_4),
        .start_once_reg_reg_0(start_once_reg_reg),
        .start_once_reg_reg_1(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S img_height_loc_i_channel_U
       (.A(img_height_loc_i_channel_dout),
        .D(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_0),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .ap_done_reg_reg_0(p_src_mat_rows_c_i_U_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(img_height_loc_i_channel_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_height_loc_i_channel_full_n(img_height_loc_i_channel_full_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22 img_width_loc_i_channel_U
       (.B(img_width_loc_i_channel_dout),
        .D(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_1),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .\ap_CS_fsm_reg[1] (high_th_0_1_U_n_14),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_empty_n_reg_0(img_width_loc_i_channel_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23 low_th_0_0_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0),
        .DI({low_th_0_0_U_n_5,low_th_0_0_U_n_6,low_th_0_0_U_n_7,low_th_0_0_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_0_0_U_n_9,low_th_0_0_U_n_10,low_th_0_0_U_n_11,low_th_0_0_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_24),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_0_full_n(low_th_0_0_full_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[7:0]),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24 low_th_0_1_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1),
        .DI({low_th_0_1_U_n_5,low_th_0_1_U_n_6,low_th_0_1_U_n_7,low_th_0_1_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_0_1_U_n_9,low_th_0_1_U_n_10,low_th_0_1_U_n_11,low_th_0_1_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .int_ap_idle_i_3(high_th_1_1_U_n_13),
        .internal_empty_n_reg_0(low_th_0_1_U_n_13),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_26),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_1_full_n(low_th_0_1_full_n),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[15:8]),
        .shiftReg_ce(shiftReg_ce_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25 low_th_0_2_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2),
        .DI({low_th_0_2_U_n_5,low_th_0_2_U_n_6,low_th_0_2_U_n_7,low_th_0_2_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_0_2_U_n_9,low_th_0_2_U_n_10,low_th_0_2_U_n_11,low_th_0_2_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_27),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_0_2_full_n(low_th_0_2_full_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[23:16]),
        .shiftReg_ce(shiftReg_ce_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26 low_th_1_0_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6),
        .DI({low_th_1_0_U_n_5,low_th_1_0_U_n_6,low_th_1_0_U_n_7,low_th_1_0_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_1_0_U_n_9,low_th_1_0_U_n_10,low_th_1_0_U_n_11,low_th_1_0_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_0_full_n(low_th_1_0_full_n),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[7:0]),
        .shiftReg_ce(shiftReg_ce_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27 low_th_1_1_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7),
        .DI({low_th_1_1_U_n_5,low_th_1_1_U_n_6,low_th_1_1_U_n_7,low_th_1_1_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_1_1_U_n_9,low_th_1_1_U_n_10,low_th_1_1_U_n_11,low_th_1_1_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_low_th_1_1(ap_sync_reg_channel_write_low_th_1_1),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_1_full_n(low_th_1_1_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[15:8]),
        .shiftReg_ce(shiftReg_ce_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28 low_th_1_2_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8),
        .DI({low_th_1_2_U_n_5,low_th_1_2_U_n_6,low_th_1_2_U_n_7,low_th_1_2_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_1_2_U_n_9,low_th_1_2_U_n_10,low_th_1_2_U_n_11,low_th_1_2_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_low_th_1_2(ap_sync_reg_channel_write_low_th_1_2),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_1_2_full_n(low_th_1_2_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[23:16]),
        .shiftReg_ce(shiftReg_ce_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29 low_th_2_0_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12),
        .DI({low_th_2_0_U_n_5,low_th_2_0_U_n_6,low_th_2_0_U_n_7,low_th_2_0_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_2_0_U_n_9,low_th_2_0_U_n_10,low_th_2_0_U_n_11,low_th_2_0_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_low_th_2_0(ap_sync_reg_channel_write_low_th_2_0),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_0_full_n(low_th_2_0_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[7:0]),
        .shiftReg_ce(shiftReg_ce_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30 low_th_2_1_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13),
        .DI({low_th_2_1_U_n_5,low_th_2_1_U_n_6,low_th_2_1_U_n_7,low_th_2_1_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_2_1_U_n_9,low_th_2_1_U_n_10,low_th_2_1_U_n_11,low_th_2_1_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_low_th_2_1(ap_sync_reg_channel_write_low_th_2_1),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_1_full_n(low_th_2_1_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[15:8]),
        .shiftReg_ce(shiftReg_ce_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31 low_th_2_2_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14),
        .DI({low_th_2_2_U_n_5,low_th_2_2_U_n_6,low_th_2_2_U_n_7,low_th_2_2_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_2_2_U_n_9,low_th_2_2_U_n_10,low_th_2_2_U_n_11,low_th_2_2_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .low_th_2_2_full_n(low_th_2_2_full_n),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .\mOutPtr_reg[0]_1 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139),
        .rgb2hsv_data_dout(rgb2hsv_data_dout[23:16]),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32 low_thresh_c_i_U
       (.E(shiftReg_ce),
        .\SRL_SIG_reg[0][63] (low_thresh_c_i_dout),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .low_thresh_c_i_empty_n(low_thresh_c_i_empty_n),
        .low_thresh_c_i_full_n(low_thresh_c_i_full_n),
        .\mOutPtr_reg[1]_0 (colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33 p_src_mat_cols_c_i_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_1),
        .E(colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4),
        .\SRL_SIG_reg[0][0] (p_src_mat_cols_c_i_U_n_21),
        .\SRL_SIG_reg[0][10] (p_src_mat_cols_c_i_U_n_31),
        .\SRL_SIG_reg[0][11] (p_src_mat_cols_c_i_U_n_32),
        .\SRL_SIG_reg[0][12] (p_src_mat_cols_c_i_U_n_33),
        .\SRL_SIG_reg[0][13] (p_src_mat_cols_c_i_U_n_34),
        .\SRL_SIG_reg[0][14] (p_src_mat_cols_c_i_U_n_35),
        .\SRL_SIG_reg[0][15] (p_src_mat_cols_c_i_U_n_36),
        .\SRL_SIG_reg[0][15]_0 (shiftReg_ce),
        .\SRL_SIG_reg[0][15]_1 (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][1] (p_src_mat_cols_c_i_U_n_22),
        .\SRL_SIG_reg[0][2] (p_src_mat_cols_c_i_U_n_23),
        .\SRL_SIG_reg[0][3] (p_src_mat_cols_c_i_U_n_24),
        .\SRL_SIG_reg[0][4] (p_src_mat_cols_c_i_U_n_25),
        .\SRL_SIG_reg[0][5] (p_src_mat_cols_c_i_U_n_26),
        .\SRL_SIG_reg[0][6] (p_src_mat_cols_c_i_U_n_27),
        .\SRL_SIG_reg[0][7] (p_src_mat_cols_c_i_U_n_28),
        .\SRL_SIG_reg[0][8] (p_src_mat_cols_c_i_U_n_29),
        .\SRL_SIG_reg[0][9] (p_src_mat_cols_c_i_U_n_30),
        .ap_clk(ap_clk),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(p_src_mat_cols_c_i_U_n_4),
        .low_thresh_c_empty_n(low_thresh_c_empty_n),
        .low_thresh_c_i_full_n(low_thresh_c_i_full_n),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34 p_src_mat_rows_c_i_U
       (.D(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_0),
        .E(colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4),
        .\SRL_SIG_reg[0][0] (p_src_mat_rows_c_i_U_n_22),
        .\SRL_SIG_reg[0][10] (p_src_mat_rows_c_i_U_n_32),
        .\SRL_SIG_reg[0][11] (p_src_mat_rows_c_i_U_n_33),
        .\SRL_SIG_reg[0][12] (p_src_mat_rows_c_i_U_n_34),
        .\SRL_SIG_reg[0][13] (p_src_mat_rows_c_i_U_n_35),
        .\SRL_SIG_reg[0][14] (p_src_mat_rows_c_i_U_n_36),
        .\SRL_SIG_reg[0][15] (p_src_mat_rows_c_i_U_n_37),
        .\SRL_SIG_reg[0][15]_0 (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4),
        .\SRL_SIG_reg[0][1] (p_src_mat_rows_c_i_U_n_23),
        .\SRL_SIG_reg[0][2] (p_src_mat_rows_c_i_U_n_24),
        .\SRL_SIG_reg[0][3] (p_src_mat_rows_c_i_U_n_25),
        .\SRL_SIG_reg[0][4] (p_src_mat_rows_c_i_U_n_26),
        .\SRL_SIG_reg[0][5] (p_src_mat_rows_c_i_U_n_27),
        .\SRL_SIG_reg[0][6] (p_src_mat_rows_c_i_U_n_28),
        .\SRL_SIG_reg[0][7] (p_src_mat_rows_c_i_U_n_29),
        .\SRL_SIG_reg[0][8] (p_src_mat_rows_c_i_U_n_30),
        .\SRL_SIG_reg[0][9] (p_src_mat_rows_c_i_U_n_31),
        .\SRL_SIG_reg[1][0] (shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(p_src_mat_rows_c_i_U_n_38),
        .ap_rst_n_1(p_src_mat_rows_c_i_U_n_39),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .ap_sync_reg_channel_write_img_width_loc_i_channel_reg(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .img_height_loc_i_channel_full_n(img_height_loc_i_channel_full_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_empty_n_reg_0(p_src_mat_rows_c_i_U_n_21),
        .out(out),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U
       (.ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .bgr2hsv_9_2160_3840_1_U0_ap_idle(bgr2hsv_9_2160_3840_1_U0_ap_idle),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .int_ap_idle_i_3_0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_176),
        .int_ap_idle_reg(low_th_0_1_U_n_13),
        .int_ap_idle_reg_0(high_th_2_2_U_n_14),
        .int_ap_idle_reg_1(int_ap_idle_reg),
        .int_ap_idle_reg_2(int_ap_idle_reg_0),
        .int_ap_idle_reg_3(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45),
        .int_ap_idle_reg_4(int_ap_idle_reg_1),
        .internal_empty_n_reg_0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .\mOutPtr_reg[0]_0 (start_once_reg_reg),
        .\mOutPtr_reg[1]_0 (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4),
        .start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0
       (.A(img_height_loc_i_channel_dout),
        .B(img_width_loc_i_channel_dout),
        .CO(icmp_ln890_fu_305_p2),
        .DI({low_th_0_1_U_n_5,low_th_0_1_U_n_6,low_th_0_1_U_n_7,low_th_0_1_U_n_8}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .S({low_th_0_1_U_n_9,low_th_0_1_U_n_10,low_th_0_1_U_n_11,low_th_0_1_U_n_12}),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[1][6] (icmp_ln56_2_fu_316_p2),
        .\SRL_SIG_reg[1][6]_0 (icmp_ln56_fu_283_p2),
        .\SRL_SIG_reg[1][6]_1 (icmp_ln56_3_fu_338_p2),
        .\SRL_SIG_reg[1][6]_10 (icmp_ln56_10_fu_508_p2),
        .\SRL_SIG_reg[1][6]_11 (icmp_ln56_8_fu_475_p2),
        .\SRL_SIG_reg[1][6]_12 (icmp_ln56_11_fu_530_p2),
        .\SRL_SIG_reg[1][6]_13 (icmp_ln890_5_fu_519_p2),
        .\SRL_SIG_reg[1][6]_14 (icmp_ln890_4_fu_497_p2),
        .\SRL_SIG_reg[1][6]_15 (icmp_ln56_9_fu_486_p2),
        .\SRL_SIG_reg[1][6]_2 (icmp_ln890_1_fu_327_p2),
        .\SRL_SIG_reg[1][6]_3 (icmp_ln56_1_fu_294_p2),
        .\SRL_SIG_reg[1][6]_4 (icmp_ln56_7_fu_434_p2),
        .\SRL_SIG_reg[1][6]_5 (icmp_ln890_3_fu_423_p2),
        .\SRL_SIG_reg[1][6]_6 (icmp_ln56_4_fu_379_p2),
        .\SRL_SIG_reg[1][6]_7 (icmp_ln56_6_fu_412_p2),
        .\SRL_SIG_reg[1][6]_8 (icmp_ln56_5_fu_390_p2),
        .\SRL_SIG_reg[1][6]_9 (icmp_ln890_2_fu_401_p2),
        .and_ln1348_1_fu_373_p2(and_ln1348_1_fu_373_p2),
        .\and_ln1348_1_reg_709[0]_i_2 ({low_th_0_0_U_n_5,low_th_0_0_U_n_6,low_th_0_0_U_n_7,low_th_0_0_U_n_8}),
        .\and_ln1348_1_reg_709[0]_i_2_0 ({low_th_0_0_U_n_9,low_th_0_0_U_n_10,low_th_0_0_U_n_11,low_th_0_0_U_n_12}),
        .\and_ln1348_1_reg_709[0]_i_2_1 ({low_th_0_2_U_n_5,low_th_0_2_U_n_6,low_th_0_2_U_n_7,low_th_0_2_U_n_8}),
        .\and_ln1348_1_reg_709[0]_i_2_2 ({low_th_0_2_U_n_9,low_th_0_2_U_n_10,low_th_0_2_U_n_11,low_th_0_2_U_n_12}),
        .\and_ln1348_1_reg_709[0]_i_2_3 ({high_th_0_2_U_n_9,high_th_0_2_U_n_10,high_th_0_2_U_n_11,high_th_0_2_U_n_12}),
        .\and_ln1348_1_reg_709[0]_i_2_4 ({high_th_0_2_U_n_5,high_th_0_2_U_n_6,high_th_0_2_U_n_7,high_th_0_2_U_n_8}),
        .\and_ln1348_1_reg_709[0]_i_2_5 ({high_th_0_1_U_n_9,high_th_0_1_U_n_10,high_th_0_1_U_n_11,high_th_0_1_U_n_12}),
        .\and_ln1348_1_reg_709[0]_i_2_6 ({high_th_0_1_U_n_5,high_th_0_1_U_n_6,high_th_0_1_U_n_7,high_th_0_1_U_n_8}),
        .\and_ln1348_1_reg_709[0]_i_2_7 ({high_th_0_0_U_n_9,high_th_0_0_U_n_10,high_th_0_0_U_n_11,high_th_0_0_U_n_12}),
        .\and_ln1348_1_reg_709[0]_i_2_8 ({high_th_0_0_U_n_5,high_th_0_0_U_n_6,high_th_0_0_U_n_7,high_th_0_0_U_n_8}),
        .and_ln1348_3_fu_469_p2(and_ln1348_3_fu_469_p2),
        .\and_ln1348_3_reg_714[0]_i_2 ({low_th_1_2_U_n_5,low_th_1_2_U_n_6,low_th_1_2_U_n_7,low_th_1_2_U_n_8}),
        .\and_ln1348_3_reg_714[0]_i_2_0 ({low_th_1_2_U_n_9,low_th_1_2_U_n_10,low_th_1_2_U_n_11,low_th_1_2_U_n_12}),
        .\and_ln1348_3_reg_714[0]_i_2_1 ({high_th_1_2_U_n_9,high_th_1_2_U_n_10,high_th_1_2_U_n_11,high_th_1_2_U_n_12}),
        .\and_ln1348_3_reg_714[0]_i_2_10 ({high_th_1_1_U_n_5,high_th_1_1_U_n_6,high_th_1_1_U_n_7,high_th_1_1_U_n_8}),
        .\and_ln1348_3_reg_714[0]_i_2_2 ({high_th_1_2_U_n_5,high_th_1_2_U_n_6,high_th_1_2_U_n_7,high_th_1_2_U_n_8}),
        .\and_ln1348_3_reg_714[0]_i_2_3 ({low_th_1_0_U_n_5,low_th_1_0_U_n_6,low_th_1_0_U_n_7,low_th_1_0_U_n_8}),
        .\and_ln1348_3_reg_714[0]_i_2_4 ({low_th_1_0_U_n_9,low_th_1_0_U_n_10,low_th_1_0_U_n_11,low_th_1_0_U_n_12}),
        .\and_ln1348_3_reg_714[0]_i_2_5 ({low_th_1_1_U_n_5,low_th_1_1_U_n_6,low_th_1_1_U_n_7,low_th_1_1_U_n_8}),
        .\and_ln1348_3_reg_714[0]_i_2_6 ({low_th_1_1_U_n_9,low_th_1_1_U_n_10,low_th_1_1_U_n_11,low_th_1_1_U_n_12}),
        .\and_ln1348_3_reg_714[0]_i_2_7 ({high_th_1_0_U_n_9,high_th_1_0_U_n_10,high_th_1_0_U_n_11,high_th_1_0_U_n_12}),
        .\and_ln1348_3_reg_714[0]_i_2_8 ({high_th_1_0_U_n_5,high_th_1_0_U_n_6,high_th_1_0_U_n_7,high_th_1_0_U_n_8}),
        .\and_ln1348_3_reg_714[0]_i_2_9 ({high_th_1_1_U_n_9,high_th_1_1_U_n_10,high_th_1_1_U_n_11,high_th_1_1_U_n_12}),
        .and_ln1348_5_fu_565_p2(and_ln1348_5_fu_565_p2),
        .\and_ln1348_5_reg_719[0]_i_2 ({low_th_2_1_U_n_5,low_th_2_1_U_n_6,low_th_2_1_U_n_7,low_th_2_1_U_n_8}),
        .\and_ln1348_5_reg_719[0]_i_2_0 ({low_th_2_1_U_n_9,low_th_2_1_U_n_10,low_th_2_1_U_n_11,low_th_2_1_U_n_12}),
        .\and_ln1348_5_reg_719[0]_i_2_1 ({low_th_2_0_U_n_5,low_th_2_0_U_n_6,low_th_2_0_U_n_7,low_th_2_0_U_n_8}),
        .\and_ln1348_5_reg_719[0]_i_2_10 ({high_th_2_0_U_n_5,high_th_2_0_U_n_6,high_th_2_0_U_n_7,high_th_2_0_U_n_8}),
        .\and_ln1348_5_reg_719[0]_i_2_2 ({low_th_2_0_U_n_9,low_th_2_0_U_n_10,low_th_2_0_U_n_11,low_th_2_0_U_n_12}),
        .\and_ln1348_5_reg_719[0]_i_2_3 ({low_th_2_2_U_n_5,low_th_2_2_U_n_6,low_th_2_2_U_n_7,low_th_2_2_U_n_8}),
        .\and_ln1348_5_reg_719[0]_i_2_4 ({low_th_2_2_U_n_9,low_th_2_2_U_n_10,low_th_2_2_U_n_11,low_th_2_2_U_n_12}),
        .\and_ln1348_5_reg_719[0]_i_2_5 ({high_th_2_2_U_n_9,high_th_2_2_U_n_10,high_th_2_2_U_n_11,high_th_2_2_U_n_12}),
        .\and_ln1348_5_reg_719[0]_i_2_6 ({high_th_2_2_U_n_5,high_th_2_2_U_n_6,high_th_2_2_U_n_7,high_th_2_2_U_n_8}),
        .\and_ln1348_5_reg_719[0]_i_2_7 ({high_th_2_1_U_n_9,high_th_2_1_U_n_10,high_th_2_1_U_n_11,high_th_2_1_U_n_12}),
        .\and_ln1348_5_reg_719[0]_i_2_8 ({high_th_2_1_U_n_5,high_th_2_1_U_n_6,high_th_2_1_U_n_7,high_th_2_1_U_n_8}),
        .\and_ln1348_5_reg_719[0]_i_2_9 ({high_th_2_0_U_n_9,high_th_2_0_U_n_10,high_th_2_0_U_n_11,high_th_2_0_U_n_12}),
        .\and_ln1348_5_reg_719_reg[0]_0 (\and_ln1348_5_reg_719_reg[0] ),
        .\ap_CS_fsm_reg[0]_0 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45),
        .\ap_CS_fsm_reg[1]_0 (img_width_loc_i_channel_U_n_5),
        .\ap_CS_fsm_reg[5]_0 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_24),
        .\ap_CS_fsm_reg[5]_1 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_26),
        .\ap_CS_fsm_reg[5]_10 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35),
        .\ap_CS_fsm_reg[5]_11 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36),
        .\ap_CS_fsm_reg[5]_12 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37),
        .\ap_CS_fsm_reg[5]_13 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38),
        .\ap_CS_fsm_reg[5]_14 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39),
        .\ap_CS_fsm_reg[5]_15 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40),
        .\ap_CS_fsm_reg[5]_16 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41),
        .\ap_CS_fsm_reg[5]_17 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42),
        .\ap_CS_fsm_reg[5]_18 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43),
        .\ap_CS_fsm_reg[5]_19 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44),
        .\ap_CS_fsm_reg[5]_2 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_27),
        .\ap_CS_fsm_reg[5]_3 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_28),
        .\ap_CS_fsm_reg[5]_4 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_29),
        .\ap_CS_fsm_reg[5]_5 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30),
        .\ap_CS_fsm_reg[5]_6 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31),
        .\ap_CS_fsm_reg[5]_7 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32),
        .\ap_CS_fsm_reg[5]_8 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33),
        .\ap_CS_fsm_reg[5]_9 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 (icmp_ln92_reg_705_pp0_iter1_reg),
        .\icmp_ln92_reg_705_reg[0]_0 (\icmp_ln92_reg_705_reg[0] ),
        .\icmp_ln92_reg_705_reg[0]_1 (\icmp_ln92_reg_705_reg[0]_0 ),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(internal_empty_n_reg_1),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .rgb2hsv_data_empty_n(rgb2hsv_data_empty_n),
        .xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi
   (ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg,
    ap_start,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg,
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    low_thresh,
    high_thresh,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
    start_once_reg,
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
    start_once_reg_reg,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    s_axi_control_BREADY,
    ap_idle);
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg;
  output ap_start;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0;
  output ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  output colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]low_thresh;
  output [63:0]high_thresh;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  input start_once_reg;
  input start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  input start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  input start_once_reg_reg;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_control_WDATA;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_BREADY;
  input ap_idle;

  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  wire ar_hs;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire [31:0]cols;
  wire [7:1]data0;
  wire [63:0]high_thresh;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_done_i_3_n_3;
  wire int_ap_done_i_4_n_3;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_i_2_n_3;
  wire int_ap_start_i_3_n_3;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire \int_high_thresh[31]_i_1_n_3 ;
  wire \int_high_thresh[63]_i_1_n_3 ;
  wire [31:0]int_high_thresh_reg0;
  wire [31:0]int_high_thresh_reg01_out;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_low_thresh[31]_i_1_n_3 ;
  wire \int_low_thresh[31]_i_3_n_3 ;
  wire \int_low_thresh[63]_i_1_n_3 ;
  wire [31:0]int_low_thresh_reg0;
  wire [31:0]int_low_thresh_reg04_out;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_3 ;
  wire interrupt;
  wire [63:0]low_thresh;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire \rdata[31]_i_6_n_3 ;
  wire \rdata[31]_i_7_n_3 ;
  wire \rdata[31]_i_8_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2
       (.I0(ap_start),
        .I1(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .O(colorthresholding_9_0_3_2160_3840_1_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    int_ap_done_i_1
       (.I0(ar_hs),
        .I1(int_ap_done_i_2_n_3),
        .I2(int_ap_done_i_3_n_3),
        .I3(int_ap_done_i_4_n_3),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_ap_done_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_ap_done_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_4
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_ap_done_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_ap_idle_i_9
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBBF8888888)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start_i_2_n_3),
        .I3(int_ap_start_i_3_n_3),
        .I4(s_axi_control_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_low_thresh[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[5] ),
        .O(int_ap_start_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .O(int_ap_start_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start_i_2_n_3),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[0]_i_1 
       (.I0(cols[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[10]_i_1 
       (.I0(cols[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[11]_i_1 
       (.I0(cols[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[12]_i_1 
       (.I0(cols[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[13]_i_1 
       (.I0(cols[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[14]_i_1 
       (.I0(cols[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[15]_i_1 
       (.I0(cols[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[16]_i_1 
       (.I0(cols[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[17]_i_1 
       (.I0(cols[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[18]_i_1 
       (.I0(cols[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[19]_i_1 
       (.I0(cols[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[1]_i_1 
       (.I0(cols[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[20]_i_1 
       (.I0(cols[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[21]_i_1 
       (.I0(cols[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[22]_i_1 
       (.I0(cols[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[23]_i_1 
       (.I0(cols[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[24]_i_1 
       (.I0(cols[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[25]_i_1 
       (.I0(cols[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[26]_i_1 
       (.I0(cols[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[27]_i_1 
       (.I0(cols[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[28]_i_1 
       (.I0(cols[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[29]_i_1 
       (.I0(cols[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[2]_i_1 
       (.I0(cols[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[30]_i_1 
       (.I0(cols[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_low_thresh[31]_i_3_n_3 ),
        .O(\int_cols[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[31]_i_2 
       (.I0(cols[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[3]_i_1 
       (.I0(cols[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[4]_i_1 
       (.I0(cols[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[5]_i_1 
       (.I0(cols[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[6]_i_1 
       (.I0(cols[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[7]_i_1 
       (.I0(cols[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[8]_i_1 
       (.I0(cols[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[9]_i_1 
       (.I0(cols[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(int_ap_start_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[0]_i_1 
       (.I0(high_thresh[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_high_thresh_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[10]_i_1 
       (.I0(high_thresh[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_high_thresh_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[11]_i_1 
       (.I0(high_thresh[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_high_thresh_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[12]_i_1 
       (.I0(high_thresh[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_high_thresh_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[13]_i_1 
       (.I0(high_thresh[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_high_thresh_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[14]_i_1 
       (.I0(high_thresh[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_high_thresh_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[15]_i_1 
       (.I0(high_thresh[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_high_thresh_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[16]_i_1 
       (.I0(high_thresh[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_high_thresh_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[17]_i_1 
       (.I0(high_thresh[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_high_thresh_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[18]_i_1 
       (.I0(high_thresh[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_high_thresh_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[19]_i_1 
       (.I0(high_thresh[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_high_thresh_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[1]_i_1 
       (.I0(high_thresh[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_high_thresh_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[20]_i_1 
       (.I0(high_thresh[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_high_thresh_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[21]_i_1 
       (.I0(high_thresh[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_high_thresh_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[22]_i_1 
       (.I0(high_thresh[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_high_thresh_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[23]_i_1 
       (.I0(high_thresh[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_high_thresh_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[24]_i_1 
       (.I0(high_thresh[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_high_thresh_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[25]_i_1 
       (.I0(high_thresh[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_high_thresh_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[26]_i_1 
       (.I0(high_thresh[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_high_thresh_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[27]_i_1 
       (.I0(high_thresh[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_high_thresh_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[28]_i_1 
       (.I0(high_thresh[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_high_thresh_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[29]_i_1 
       (.I0(high_thresh[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_high_thresh_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[2]_i_1 
       (.I0(high_thresh[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_high_thresh_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[30]_i_1 
       (.I0(high_thresh[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_high_thresh_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_high_thresh[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_low_thresh[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_high_thresh[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[31]_i_2 
       (.I0(high_thresh[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_high_thresh_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[32]_i_1 
       (.I0(high_thresh[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_high_thresh_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[33]_i_1 
       (.I0(high_thresh[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_high_thresh_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[34]_i_1 
       (.I0(high_thresh[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_high_thresh_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[35]_i_1 
       (.I0(high_thresh[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_high_thresh_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[36]_i_1 
       (.I0(high_thresh[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_high_thresh_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[37]_i_1 
       (.I0(high_thresh[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_high_thresh_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[38]_i_1 
       (.I0(high_thresh[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_high_thresh_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[39]_i_1 
       (.I0(high_thresh[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_high_thresh_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[3]_i_1 
       (.I0(high_thresh[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_high_thresh_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[40]_i_1 
       (.I0(high_thresh[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_high_thresh_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[41]_i_1 
       (.I0(high_thresh[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_high_thresh_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[42]_i_1 
       (.I0(high_thresh[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_high_thresh_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[43]_i_1 
       (.I0(high_thresh[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_high_thresh_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[44]_i_1 
       (.I0(high_thresh[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_high_thresh_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[45]_i_1 
       (.I0(high_thresh[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_high_thresh_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[46]_i_1 
       (.I0(high_thresh[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_high_thresh_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[47]_i_1 
       (.I0(high_thresh[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_high_thresh_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[48]_i_1 
       (.I0(high_thresh[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_high_thresh_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[49]_i_1 
       (.I0(high_thresh[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_high_thresh_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[4]_i_1 
       (.I0(high_thresh[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_high_thresh_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[50]_i_1 
       (.I0(high_thresh[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_high_thresh_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[51]_i_1 
       (.I0(high_thresh[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_high_thresh_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[52]_i_1 
       (.I0(high_thresh[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_high_thresh_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[53]_i_1 
       (.I0(high_thresh[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_high_thresh_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[54]_i_1 
       (.I0(high_thresh[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_high_thresh_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[55]_i_1 
       (.I0(high_thresh[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_high_thresh_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[56]_i_1 
       (.I0(high_thresh[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_high_thresh_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[57]_i_1 
       (.I0(high_thresh[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_high_thresh_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[58]_i_1 
       (.I0(high_thresh[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_high_thresh_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[59]_i_1 
       (.I0(high_thresh[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_high_thresh_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[5]_i_1 
       (.I0(high_thresh[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_high_thresh_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[60]_i_1 
       (.I0(high_thresh[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_high_thresh_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[61]_i_1 
       (.I0(high_thresh[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_high_thresh_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[62]_i_1 
       (.I0(high_thresh[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_high_thresh_reg0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_high_thresh[63]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_low_thresh[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_high_thresh[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[63]_i_2 
       (.I0(high_thresh[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_high_thresh_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[6]_i_1 
       (.I0(high_thresh[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_high_thresh_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[7]_i_1 
       (.I0(high_thresh[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_high_thresh_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[8]_i_1 
       (.I0(high_thresh[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_high_thresh_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_high_thresh[9]_i_1 
       (.I0(high_thresh[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_high_thresh_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[0]),
        .Q(high_thresh[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[10] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[10]),
        .Q(high_thresh[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[11] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[11]),
        .Q(high_thresh[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[12] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[12]),
        .Q(high_thresh[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[13] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[13]),
        .Q(high_thresh[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[14] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[14]),
        .Q(high_thresh[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[15] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[15]),
        .Q(high_thresh[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[16] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[16]),
        .Q(high_thresh[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[17] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[17]),
        .Q(high_thresh[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[18] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[18]),
        .Q(high_thresh[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[19] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[19]),
        .Q(high_thresh[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[1]),
        .Q(high_thresh[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[20] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[20]),
        .Q(high_thresh[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[21] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[21]),
        .Q(high_thresh[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[22] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[22]),
        .Q(high_thresh[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[23] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[23]),
        .Q(high_thresh[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[24] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[24]),
        .Q(high_thresh[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[25] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[25]),
        .Q(high_thresh[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[26] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[26]),
        .Q(high_thresh[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[27] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[27]),
        .Q(high_thresh[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[28] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[28]),
        .Q(high_thresh[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[29] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[29]),
        .Q(high_thresh[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[2]),
        .Q(high_thresh[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[30] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[30]),
        .Q(high_thresh[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[31] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[31]),
        .Q(high_thresh[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[32] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[0]),
        .Q(high_thresh[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[33] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[1]),
        .Q(high_thresh[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[34] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[2]),
        .Q(high_thresh[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[35] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[3]),
        .Q(high_thresh[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[36] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[4]),
        .Q(high_thresh[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[37] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[5]),
        .Q(high_thresh[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[38] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[6]),
        .Q(high_thresh[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[39] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[7]),
        .Q(high_thresh[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[3]),
        .Q(high_thresh[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[40] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[8]),
        .Q(high_thresh[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[41] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[9]),
        .Q(high_thresh[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[42] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[10]),
        .Q(high_thresh[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[43] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[11]),
        .Q(high_thresh[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[44] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[12]),
        .Q(high_thresh[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[45] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[13]),
        .Q(high_thresh[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[46] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[14]),
        .Q(high_thresh[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[47] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[15]),
        .Q(high_thresh[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[48] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[16]),
        .Q(high_thresh[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[49] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[17]),
        .Q(high_thresh[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[4]),
        .Q(high_thresh[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[50] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[18]),
        .Q(high_thresh[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[51] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[19]),
        .Q(high_thresh[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[52] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[20]),
        .Q(high_thresh[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[53] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[21]),
        .Q(high_thresh[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[54] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[22]),
        .Q(high_thresh[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[55] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[23]),
        .Q(high_thresh[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[56] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[24]),
        .Q(high_thresh[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[57] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[25]),
        .Q(high_thresh[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[58] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[26]),
        .Q(high_thresh[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[59] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[27]),
        .Q(high_thresh[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[5]),
        .Q(high_thresh[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[60] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[28]),
        .Q(high_thresh[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[61] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[29]),
        .Q(high_thresh[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[62] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[30]),
        .Q(high_thresh[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[63] 
       (.C(ap_clk),
        .CE(\int_high_thresh[63]_i_1_n_3 ),
        .D(int_high_thresh_reg0[31]),
        .Q(high_thresh[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[6]),
        .Q(high_thresh[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[7]),
        .Q(high_thresh[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[8] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[8]),
        .Q(high_thresh[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_thresh_reg[9] 
       (.C(ap_clk),
        .CE(\int_high_thresh[31]_i_1_n_3 ),
        .D(int_high_thresh_reg01_out[9]),
        .Q(high_thresh[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(int_ap_start_i_2_n_3),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(int_ap_start_i_2_n_3),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_low_thresh[31]_i_3_n_3 ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[0]_i_1 
       (.I0(low_thresh[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_low_thresh_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[10]_i_1 
       (.I0(low_thresh[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_low_thresh_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[11]_i_1 
       (.I0(low_thresh[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_low_thresh_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[12]_i_1 
       (.I0(low_thresh[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_low_thresh_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[13]_i_1 
       (.I0(low_thresh[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_low_thresh_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[14]_i_1 
       (.I0(low_thresh[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_low_thresh_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[15]_i_1 
       (.I0(low_thresh[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_low_thresh_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[16]_i_1 
       (.I0(low_thresh[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_low_thresh_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[17]_i_1 
       (.I0(low_thresh[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_low_thresh_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[18]_i_1 
       (.I0(low_thresh[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_low_thresh_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[19]_i_1 
       (.I0(low_thresh[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_low_thresh_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[1]_i_1 
       (.I0(low_thresh[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_low_thresh_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[20]_i_1 
       (.I0(low_thresh[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_low_thresh_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[21]_i_1 
       (.I0(low_thresh[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_low_thresh_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[22]_i_1 
       (.I0(low_thresh[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_low_thresh_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[23]_i_1 
       (.I0(low_thresh[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_low_thresh_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[24]_i_1 
       (.I0(low_thresh[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_low_thresh_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[25]_i_1 
       (.I0(low_thresh[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_low_thresh_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[26]_i_1 
       (.I0(low_thresh[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_low_thresh_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[27]_i_1 
       (.I0(low_thresh[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_low_thresh_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[28]_i_1 
       (.I0(low_thresh[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_low_thresh_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[29]_i_1 
       (.I0(low_thresh[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_low_thresh_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[2]_i_1 
       (.I0(low_thresh[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_low_thresh_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[30]_i_1 
       (.I0(low_thresh[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_low_thresh_reg04_out[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_low_thresh[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_low_thresh[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_low_thresh[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[31]_i_2 
       (.I0(low_thresh[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_low_thresh_reg04_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_low_thresh[31]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_low_thresh[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[32]_i_1 
       (.I0(low_thresh[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_low_thresh_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[33]_i_1 
       (.I0(low_thresh[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_low_thresh_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[34]_i_1 
       (.I0(low_thresh[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_low_thresh_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[35]_i_1 
       (.I0(low_thresh[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_low_thresh_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[36]_i_1 
       (.I0(low_thresh[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_low_thresh_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[37]_i_1 
       (.I0(low_thresh[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_low_thresh_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[38]_i_1 
       (.I0(low_thresh[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_low_thresh_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[39]_i_1 
       (.I0(low_thresh[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_low_thresh_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[3]_i_1 
       (.I0(low_thresh[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_low_thresh_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[40]_i_1 
       (.I0(low_thresh[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_low_thresh_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[41]_i_1 
       (.I0(low_thresh[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_low_thresh_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[42]_i_1 
       (.I0(low_thresh[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_low_thresh_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[43]_i_1 
       (.I0(low_thresh[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_low_thresh_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[44]_i_1 
       (.I0(low_thresh[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_low_thresh_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[45]_i_1 
       (.I0(low_thresh[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_low_thresh_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[46]_i_1 
       (.I0(low_thresh[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_low_thresh_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[47]_i_1 
       (.I0(low_thresh[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_low_thresh_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[48]_i_1 
       (.I0(low_thresh[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_low_thresh_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[49]_i_1 
       (.I0(low_thresh[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_low_thresh_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[4]_i_1 
       (.I0(low_thresh[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_low_thresh_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[50]_i_1 
       (.I0(low_thresh[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_low_thresh_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[51]_i_1 
       (.I0(low_thresh[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_low_thresh_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[52]_i_1 
       (.I0(low_thresh[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_low_thresh_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[53]_i_1 
       (.I0(low_thresh[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_low_thresh_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[54]_i_1 
       (.I0(low_thresh[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_low_thresh_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[55]_i_1 
       (.I0(low_thresh[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_low_thresh_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[56]_i_1 
       (.I0(low_thresh[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_low_thresh_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[57]_i_1 
       (.I0(low_thresh[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_low_thresh_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[58]_i_1 
       (.I0(low_thresh[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_low_thresh_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[59]_i_1 
       (.I0(low_thresh[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_low_thresh_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[5]_i_1 
       (.I0(low_thresh[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_low_thresh_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[60]_i_1 
       (.I0(low_thresh[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_low_thresh_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[61]_i_1 
       (.I0(low_thresh[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_low_thresh_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[62]_i_1 
       (.I0(low_thresh[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_low_thresh_reg0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_low_thresh[63]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_low_thresh[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_low_thresh[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[63]_i_2 
       (.I0(low_thresh[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_low_thresh_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[6]_i_1 
       (.I0(low_thresh[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_low_thresh_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[7]_i_1 
       (.I0(low_thresh[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_low_thresh_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[8]_i_1 
       (.I0(low_thresh[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_low_thresh_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_low_thresh[9]_i_1 
       (.I0(low_thresh[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_low_thresh_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[0]),
        .Q(low_thresh[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[10] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[10]),
        .Q(low_thresh[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[11] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[11]),
        .Q(low_thresh[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[12] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[12]),
        .Q(low_thresh[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[13] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[13]),
        .Q(low_thresh[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[14] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[14]),
        .Q(low_thresh[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[15] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[15]),
        .Q(low_thresh[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[16] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[16]),
        .Q(low_thresh[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[17] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[17]),
        .Q(low_thresh[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[18] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[18]),
        .Q(low_thresh[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[19] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[19]),
        .Q(low_thresh[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[1]),
        .Q(low_thresh[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[20] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[20]),
        .Q(low_thresh[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[21] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[21]),
        .Q(low_thresh[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[22] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[22]),
        .Q(low_thresh[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[23] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[23]),
        .Q(low_thresh[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[24] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[24]),
        .Q(low_thresh[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[25] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[25]),
        .Q(low_thresh[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[26] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[26]),
        .Q(low_thresh[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[27] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[27]),
        .Q(low_thresh[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[28] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[28]),
        .Q(low_thresh[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[29] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[29]),
        .Q(low_thresh[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[2]),
        .Q(low_thresh[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[30] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[30]),
        .Q(low_thresh[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[31] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[31]),
        .Q(low_thresh[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[32] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[0]),
        .Q(low_thresh[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[33] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[1]),
        .Q(low_thresh[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[34] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[2]),
        .Q(low_thresh[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[35] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[3]),
        .Q(low_thresh[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[36] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[4]),
        .Q(low_thresh[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[37] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[5]),
        .Q(low_thresh[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[38] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[6]),
        .Q(low_thresh[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[39] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[7]),
        .Q(low_thresh[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[3]),
        .Q(low_thresh[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[40] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[8]),
        .Q(low_thresh[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[41] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[9]),
        .Q(low_thresh[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[42] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[10]),
        .Q(low_thresh[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[43] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[11]),
        .Q(low_thresh[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[44] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[12]),
        .Q(low_thresh[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[45] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[13]),
        .Q(low_thresh[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[46] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[14]),
        .Q(low_thresh[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[47] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[15]),
        .Q(low_thresh[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[48] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[16]),
        .Q(low_thresh[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[49] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[17]),
        .Q(low_thresh[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[4]),
        .Q(low_thresh[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[50] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[18]),
        .Q(low_thresh[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[51] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[19]),
        .Q(low_thresh[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[52] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[20]),
        .Q(low_thresh[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[53] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[21]),
        .Q(low_thresh[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[54] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[22]),
        .Q(low_thresh[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[55] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[23]),
        .Q(low_thresh[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[56] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[24]),
        .Q(low_thresh[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[57] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[25]),
        .Q(low_thresh[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[58] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[26]),
        .Q(low_thresh[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[59] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[27]),
        .Q(low_thresh[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[5]),
        .Q(low_thresh[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[60] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[28]),
        .Q(low_thresh[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[61] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[29]),
        .Q(low_thresh[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[62] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[30]),
        .Q(low_thresh[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[63] 
       (.C(ap_clk),
        .CE(\int_low_thresh[63]_i_1_n_3 ),
        .D(int_low_thresh_reg0[31]),
        .Q(low_thresh[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[6]),
        .Q(low_thresh[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[7]),
        .Q(low_thresh[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[8] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[8]),
        .Q(low_thresh[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_thresh_reg[9] 
       (.C(ap_clk),
        .CE(\int_low_thresh[31]_i_1_n_3 ),
        .D(int_low_thresh_reg04_out[9]),
        .Q(low_thresh[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[0]_i_1 
       (.I0(rows[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[10]_i_1 
       (.I0(rows[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[11]_i_1 
       (.I0(rows[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[12]_i_1 
       (.I0(rows[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[13]_i_1 
       (.I0(rows[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[14]_i_1 
       (.I0(rows[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[15]_i_1 
       (.I0(rows[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[16]_i_1 
       (.I0(rows[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[17]_i_1 
       (.I0(rows[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[18]_i_1 
       (.I0(rows[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[19]_i_1 
       (.I0(rows[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[1]_i_1 
       (.I0(rows[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[20]_i_1 
       (.I0(rows[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[21]_i_1 
       (.I0(rows[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[22]_i_1 
       (.I0(rows[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[23]_i_1 
       (.I0(rows[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[24]_i_1 
       (.I0(rows[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[25]_i_1 
       (.I0(rows[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[26]_i_1 
       (.I0(rows[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[27]_i_1 
       (.I0(rows[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[28]_i_1 
       (.I0(rows[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[29]_i_1 
       (.I0(rows[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[2]_i_1 
       (.I0(rows[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[30]_i_1 
       (.I0(rows[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_low_thresh[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_rows[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[31]_i_2 
       (.I0(rows[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[3]_i_1 
       (.I0(rows[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[4]_i_1 
       (.I0(rows[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[5]_i_1 
       (.I0(rows[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[6]_i_1 
       (.I0(rows[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[7]_i_1 
       (.I0(rows[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[8]_i_1 
       (.I0(rows[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[9]_i_1 
       (.I0(rows[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h44404040)) 
    \mOutPtr[3]_i_3 
       (.I0(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I4(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata[1]_i_3_n_3 ),
        .I2(\rdata[0]_i_3_n_3 ),
        .I3(\rdata[31]_i_3_n_3 ),
        .I4(\rdata[0]_i_4_n_3 ),
        .O(rdata[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[0]_i_2 
       (.I0(cols[0]),
        .I1(\rdata[31]_i_6_n_3 ),
        .I2(rows[0]),
        .I3(\rdata[31]_i_5_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_3 
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(ap_start),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\rdata[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_4 
       (.I0(low_thresh[32]),
        .I1(high_thresh[32]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[0]),
        .I5(high_thresh[0]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[10]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[10]),
        .I4(cols[10]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[10]_i_2 
       (.I0(low_thresh[42]),
        .I1(high_thresh[42]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[10]),
        .I5(high_thresh[10]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[11]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[11]),
        .I4(cols[11]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[11]_i_2 
       (.I0(low_thresh[43]),
        .I1(high_thresh[43]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[11]),
        .I5(high_thresh[11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[12]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[12]),
        .I4(cols[12]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[12]_i_2 
       (.I0(low_thresh[44]),
        .I1(high_thresh[44]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[12]),
        .I5(high_thresh[12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[13]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[13]),
        .I4(cols[13]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[13]_i_2 
       (.I0(low_thresh[45]),
        .I1(high_thresh[45]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[13]),
        .I5(high_thresh[13]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[14]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[14]),
        .I4(cols[14]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[14]_i_2 
       (.I0(low_thresh[46]),
        .I1(high_thresh[46]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[14]),
        .I5(high_thresh[14]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[15]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[15]),
        .I4(cols[15]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[15]_i_2 
       (.I0(low_thresh[47]),
        .I1(high_thresh[47]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[15]),
        .I5(high_thresh[15]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[16]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[16]),
        .I4(cols[16]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[16]_i_2 
       (.I0(low_thresh[48]),
        .I1(high_thresh[48]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[16]),
        .I5(high_thresh[16]),
        .O(\rdata[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[17]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[17]),
        .I4(cols[17]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[17]_i_2 
       (.I0(low_thresh[49]),
        .I1(high_thresh[49]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[17]),
        .I5(high_thresh[17]),
        .O(\rdata[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[18]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[18]),
        .I4(cols[18]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[18]_i_2 
       (.I0(low_thresh[50]),
        .I1(high_thresh[50]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[18]),
        .I5(high_thresh[18]),
        .O(\rdata[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[19]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[19]),
        .I4(cols[19]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[19]_i_2 
       (.I0(low_thresh[51]),
        .I1(high_thresh[51]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[19]),
        .I5(high_thresh[19]),
        .O(\rdata[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[1]_i_3_n_3 ),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(\rdata[31]_i_3_n_3 ),
        .I4(\rdata[1]_i_5_n_3 ),
        .O(rdata[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[1]_i_2 
       (.I0(cols[1]),
        .I1(\rdata[31]_i_6_n_3 ),
        .I2(rows[1]),
        .I3(\rdata[31]_i_5_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_4 
       (.I0(\rdata[7]_i_4_n_3 ),
        .I1(data0[1]),
        .I2(\rdata[1]_i_6_n_3 ),
        .I3(p_0_in),
        .I4(p_1_in),
        .I5(\rdata[1]_i_7_n_3 ),
        .O(\rdata[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_5 
       (.I0(low_thresh[33]),
        .I1(high_thresh[33]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[1]),
        .I5(high_thresh[1]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFEFFFFEEEEEE)) 
    \rdata[1]_i_6 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000001000000100)) 
    \rdata[1]_i_7 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[20]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[20]),
        .I4(cols[20]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[20]_i_2 
       (.I0(low_thresh[52]),
        .I1(high_thresh[52]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[20]),
        .I5(high_thresh[20]),
        .O(\rdata[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[21]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[21]),
        .I4(cols[21]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[21]_i_2 
       (.I0(low_thresh[53]),
        .I1(high_thresh[53]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[21]),
        .I5(high_thresh[21]),
        .O(\rdata[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[22]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[22]),
        .I4(cols[22]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[22]_i_2 
       (.I0(low_thresh[54]),
        .I1(high_thresh[54]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[22]),
        .I5(high_thresh[22]),
        .O(\rdata[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[23]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[23]),
        .I4(cols[23]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[23]_i_2 
       (.I0(low_thresh[55]),
        .I1(high_thresh[55]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[23]),
        .I5(high_thresh[23]),
        .O(\rdata[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[24]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[24]),
        .I4(cols[24]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[24]_i_2 
       (.I0(low_thresh[56]),
        .I1(high_thresh[56]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[24]),
        .I5(high_thresh[24]),
        .O(\rdata[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[25]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[25]),
        .I4(cols[25]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[25]_i_2 
       (.I0(low_thresh[57]),
        .I1(high_thresh[57]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[25]),
        .I5(high_thresh[25]),
        .O(\rdata[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[26]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[26]),
        .I4(cols[26]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[26]_i_2 
       (.I0(low_thresh[58]),
        .I1(high_thresh[58]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[26]),
        .I5(high_thresh[26]),
        .O(\rdata[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[27]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[27]),
        .I4(cols[27]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[27]_i_2 
       (.I0(low_thresh[59]),
        .I1(high_thresh[59]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[27]),
        .I5(high_thresh[27]),
        .O(\rdata[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[28]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[28]),
        .I4(cols[28]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[28]_i_2 
       (.I0(low_thresh[60]),
        .I1(high_thresh[60]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[28]),
        .I5(high_thresh[28]),
        .O(\rdata[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[29]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[29]),
        .I4(cols[29]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[29]_i_2 
       (.I0(low_thresh[61]),
        .I1(high_thresh[61]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[29]),
        .I5(high_thresh[29]),
        .O(\rdata[29]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[2]_i_2_n_3 ),
        .I2(\rdata[31]_i_6_n_3 ),
        .I3(cols[2]),
        .I4(\rdata[2]_i_3_n_3 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_2 
       (.I0(low_thresh[34]),
        .I1(high_thresh[34]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[2]),
        .I5(high_thresh[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \rdata[2]_i_3 
       (.I0(rows[2]),
        .I1(\rdata[31]_i_5_n_3 ),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(\rdata[7]_i_4_n_3 ),
        .I4(data0[2]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[30]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[30]),
        .I4(cols[30]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[30]_i_2 
       (.I0(low_thresh[62]),
        .I1(high_thresh[62]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[30]),
        .I5(high_thresh[30]),
        .O(\rdata[30]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[31]_i_4_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[31]),
        .I4(cols[31]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000000000C14)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[31]_i_4 
       (.I0(low_thresh[63]),
        .I1(high_thresh[63]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[31]),
        .I5(high_thresh[31]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFB0)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001434)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[3]_i_2_n_3 ),
        .I2(\rdata[31]_i_6_n_3 ),
        .I3(cols[3]),
        .I4(\rdata[3]_i_3_n_3 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_2 
       (.I0(low_thresh[35]),
        .I1(high_thresh[35]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[3]),
        .I5(high_thresh[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \rdata[3]_i_3 
       (.I0(rows[3]),
        .I1(\rdata[31]_i_5_n_3 ),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(\rdata[7]_i_4_n_3 ),
        .I4(data0[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[4]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[4]),
        .I4(cols[4]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_2 
       (.I0(low_thresh[36]),
        .I1(high_thresh[36]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[4]),
        .I5(high_thresh[4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[5]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[5]),
        .I4(cols[5]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_2 
       (.I0(low_thresh[37]),
        .I1(high_thresh[37]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[5]),
        .I5(high_thresh[5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[6]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[6]),
        .I4(cols[6]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_2 
       (.I0(low_thresh[38]),
        .I1(high_thresh[38]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[6]),
        .I5(high_thresh[6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[7]_i_2_n_3 ),
        .I2(\rdata[31]_i_6_n_3 ),
        .I3(cols[7]),
        .I4(\rdata[7]_i_3_n_3 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_2 
       (.I0(low_thresh[39]),
        .I1(high_thresh[39]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[7]),
        .I5(high_thresh[7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \rdata[7]_i_3 
       (.I0(rows[7]),
        .I1(\rdata[31]_i_5_n_3 ),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(\rdata[7]_i_4_n_3 ),
        .I4(data0[7]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000011001)) 
    \rdata[7]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[8]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[8]),
        .I4(cols[8]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[8]_i_2 
       (.I0(low_thresh[40]),
        .I1(high_thresh[40]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[8]),
        .I5(high_thresh[8]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata[9]_i_2_n_3 ),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(rows[9]),
        .I4(cols[9]),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[9]_i_2 
       (.I0(low_thresh[41]),
        .I1(high_thresh[41]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\rdata[31]_i_8_n_3 ),
        .I4(low_thresh[9]),
        .I5(high_thresh[9]),
        .O(\rdata[9]_i_2_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4F0F0F000000000)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I4(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I5(start_once_reg_reg),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S
   (img_height_loc_i_channel_full_n,
    img_height_loc_i_channel_empty_n,
    ap_rst_n_0,
    A,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    img_width_loc_i_channel_full_n,
    internal_full_n_reg_0,
    Q,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    ap_rst_n_inv,
    D);
  output img_height_loc_i_channel_full_n;
  output img_height_loc_i_channel_empty_n;
  output ap_rst_n_0;
  output [15:0]A;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input ap_done_reg_reg;
  input ap_done_reg_reg_0;
  input img_width_loc_i_channel_full_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]A;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire img_height_loc_i_channel_empty_n;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1__22_n_3;
  wire internal_full_n_i_1__22_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__19_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45 U_colordetect_accel_fifo_w16_d2_S_ram
       (.A(A),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (img_height_loc_i_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000202000002AA)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(img_height_loc_i_channel_full_n),
        .I2(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I3(ap_done_reg_reg),
        .I4(ap_done_reg_reg_0),
        .I5(img_width_loc_i_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(img_height_loc_i_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_3),
        .Q(img_height_loc_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__22
       (.I0(img_height_loc_i_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_3),
        .Q(img_height_loc_i_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__19 
       (.I0(Q),
        .I1(img_height_loc_i_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22
   (img_width_loc_i_channel_full_n,
    img_width_loc_i_channel_empty_n,
    internal_empty_n_reg_0,
    B,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    \SRL_SIG_reg[0][15] ,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    low_th_1_1_empty_n,
    high_th_0_2_empty_n,
    low_th_2_1_empty_n,
    low_th_0_2_empty_n,
    \ap_CS_fsm_reg[1] ,
    low_th_1_0_empty_n,
    low_th_2_2_empty_n,
    low_th_1_2_empty_n,
    ap_rst_n_inv,
    D);
  output img_width_loc_i_channel_full_n;
  output img_width_loc_i_channel_empty_n;
  output internal_empty_n_reg_0;
  output [15:0]B;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input \SRL_SIG_reg[0][15] ;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input low_th_1_1_empty_n;
  input high_th_0_2_empty_n;
  input low_th_2_1_empty_n;
  input low_th_0_2_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input low_th_1_0_empty_n;
  input low_th_2_2_empty_n;
  input low_th_1_2_empty_n;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][15] ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire high_th_0_2_empty_n;
  wire img_width_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1__23_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__23_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_2_empty_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_2_empty_n;
  wire low_th_2_1_empty_n;
  wire low_th_2_2_empty_n;
  wire \mOutPtr[0]_i_1__20_n_3 ;
  wire \mOutPtr[1]_i_1__18_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44 U_colordetect_accel_fifo_w16_d2_S_ram
       (.B(B),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm[1]_i_4_n_3 ),
        .I1(low_th_1_1_empty_n),
        .I2(high_th_0_2_empty_n),
        .I3(low_th_2_1_empty_n),
        .I4(low_th_0_2_empty_n),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(img_width_loc_i_channel_empty_n),
        .I1(low_th_1_0_empty_n),
        .I2(low_th_2_2_empty_n),
        .I3(low_th_1_2_empty_n),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(img_width_loc_i_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_3),
        .Q(img_width_loc_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__23
       (.I0(img_width_loc_i_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_3),
        .Q(img_width_loc_i_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__20 
       (.I0(Q),
        .I1(img_width_loc_i_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_width_loc_i_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33
   (p_src_mat_cols_c_i_empty_n,
    internal_full_n_reg_0,
    D,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    ap_clk,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_rst_n,
    low_thresh_c_i_full_n,
    low_thresh_c_empty_n,
    p_src_mat_rows_c_i_full_n,
    ap_return_1_preg,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][15]_2 );
  output p_src_mat_cols_c_i_empty_n;
  output internal_full_n_reg_0;
  output [15:0]D;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  input ap_clk;
  input [0:0]\SRL_SIG_reg[0][15]_0 ;
  input \SRL_SIG_reg[0][15]_1 ;
  input ap_rst_n;
  input low_thresh_c_i_full_n;
  input low_thresh_c_empty_n;
  input p_src_mat_rows_c_i_full_n;
  input [15:0]ap_return_1_preg;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;

  wire [15:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire ap_clk;
  wire [15:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_reg_0;
  wire low_thresh_c_empty_n;
  wire low_thresh_c_i_full_n;
  wire \mOutPtr[0]_i_1__22_n_3 ;
  wire \mOutPtr[1]_i_1__19_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_full_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][15]_i_3 
       (.I0(p_src_mat_cols_c_i_full_n),
        .I1(low_thresh_c_i_full_n),
        .I2(low_thresh_c_empty_n),
        .I3(p_src_mat_rows_c_i_full_n),
        .O(internal_full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35 U_colordetect_accel_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_3 (\SRL_SIG_reg[0][15]_2 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_return_1_preg(ap_return_1_preg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\SRL_SIG_reg[0][15]_1 ),
        .I3(\SRL_SIG_reg[0][15]_0 ),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(p_src_mat_cols_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_src_mat_cols_c_i_full_n),
        .I3(\SRL_SIG_reg[0][15]_0 ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(p_src_mat_cols_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\SRL_SIG_reg[0][15]_1 ),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34
   (p_src_mat_rows_c_i_full_n,
    p_src_mat_rows_c_i_empty_n,
    D,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_rst_n,
    ap_return_0_preg,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    img_width_loc_i_channel_full_n,
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    img_height_loc_i_channel_full_n,
    ap_rst_n_inv,
    E,
    out);
  output p_src_mat_rows_c_i_full_n;
  output p_src_mat_rows_c_i_empty_n;
  output [15:0]D;
  output internal_empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[0][15]_0 ;
  input ap_rst_n;
  input [15:0]ap_return_0_preg;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input img_width_loc_i_channel_full_n;
  input ap_sync_reg_channel_write_img_width_loc_i_channel_reg;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input img_height_loc_i_channel_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]out;

  wire [15:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [15:0]ap_return_0_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire ap_sync_reg_channel_write_img_width_loc_i_channel_reg;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_3;
  wire \mOutPtr[0]_i_1__21_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [15:0]out;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg U_colordetect_accel_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_return_0_preg(ap_return_0_preg),
        .out(out));
  LUT4 #(
    .INIT(16'h007F)) 
    ap_done_reg_i_2__0
       (.I0(p_src_mat_rows_c_i_empty_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I2(p_src_mat_cols_c_i_empty_n),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h888C0004888C0000)) 
    ap_sync_reg_channel_write_img_height_loc_i_channel_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(img_width_loc_i_channel_full_n),
        .I3(ap_sync_reg_channel_write_img_width_loc_i_channel_reg),
        .I4(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I5(img_height_loc_i_channel_full_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h880088008800CC40)) 
    ap_sync_reg_channel_write_img_width_loc_i_channel_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(img_width_loc_i_channel_full_n),
        .I3(ap_sync_reg_channel_write_img_width_loc_i_channel_reg),
        .I4(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I5(img_height_loc_i_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\SRL_SIG_reg[0][15]_0 ),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(p_src_mat_rows_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(p_src_mat_rows_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_src_mat_rows_c_i_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\SRL_SIG_reg[0][15]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(p_src_mat_rows_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    Q,
    \SRL_SIG_reg[0][15]_1 ,
    ap_return_0_preg,
    \SRL_SIG_reg[1][0]_0 ,
    out,
    ap_clk);
  output [15:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][15]_1 ;
  input [15:0]ap_return_0_preg;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [15:0]out;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]ap_return_0_preg;
  wire [15:0]out;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__18 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[15]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    Q,
    \SRL_SIG_reg[0][15]_1 ,
    ap_return_1_preg,
    \SRL_SIG_reg[0][15]_2 ,
    \SRL_SIG_reg[0][15]_3 ,
    ap_clk);
  output [15:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][15]_1 ;
  input [15:0]ap_return_1_preg;
  input [0:0]\SRL_SIG_reg[0][15]_2 ;
  input [15:0]\SRL_SIG_reg[0][15]_3 ;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [0:0]\SRL_SIG_reg[0][15]_2 ;
  wire [15:0]\SRL_SIG_reg[0][15]_3 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_2 ;
  wire [15:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [15:0]ap_return_1_preg;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__17 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0][15]_3 [9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][15]_2 ),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44
   (shiftReg_ce,
    B,
    \SRL_SIG_reg[0][15]_0 ,
    img_width_loc_i_channel_full_n,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_reg_reg,
    p_reg_reg_0,
    D,
    ap_clk);
  output shiftReg_ce;
  output [15:0]B;
  input \SRL_SIG_reg[0][15]_0 ;
  input img_width_loc_i_channel_full_n;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_reg_reg;
  input p_reg_reg_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]B;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_46 ;
  wire [15:0]\SRL_SIG_reg[1]_47 ;
  wire ap_clk;
  wire ap_done_reg;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire img_width_loc_i_channel_full_n;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(img_width_loc_i_channel_full_n),
        .I2(p_src_mat_rows_c_i_empty_n),
        .I3(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_done_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_46 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_46 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_46 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_46 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_46 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_46 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_46 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_46 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_46 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_46 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_46 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_46 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_46 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_46 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_46 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_46 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [0]),
        .Q(\SRL_SIG_reg[1]_47 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [10]),
        .Q(\SRL_SIG_reg[1]_47 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [11]),
        .Q(\SRL_SIG_reg[1]_47 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [12]),
        .Q(\SRL_SIG_reg[1]_47 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [13]),
        .Q(\SRL_SIG_reg[1]_47 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [14]),
        .Q(\SRL_SIG_reg[1]_47 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [15]),
        .Q(\SRL_SIG_reg[1]_47 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [1]),
        .Q(\SRL_SIG_reg[1]_47 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [2]),
        .Q(\SRL_SIG_reg[1]_47 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [3]),
        .Q(\SRL_SIG_reg[1]_47 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [4]),
        .Q(\SRL_SIG_reg[1]_47 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [5]),
        .Q(\SRL_SIG_reg[1]_47 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [6]),
        .Q(\SRL_SIG_reg[1]_47 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [7]),
        .Q(\SRL_SIG_reg[1]_47 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [8]),
        .Q(\SRL_SIG_reg[1]_47 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [9]),
        .Q(\SRL_SIG_reg[1]_47 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__1
       (.I0(\SRL_SIG_reg[0]_46 [7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__1
       (.I0(\SRL_SIG_reg[0]_46 [6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__0
       (.I0(\SRL_SIG_reg[0]_46 [5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__1
       (.I0(\SRL_SIG_reg[0]_46 [4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__1
       (.I0(\SRL_SIG_reg[0]_46 [3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__1
       (.I0(\SRL_SIG_reg[0]_46 [2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg[0]_46 [1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__0
       (.I0(\SRL_SIG_reg[0]_46 [0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__1
       (.I0(\SRL_SIG_reg[0]_46 [15]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [15]),
        .O(B[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__0
       (.I0(\SRL_SIG_reg[0]_46 [14]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [14]),
        .O(B[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__1
       (.I0(\SRL_SIG_reg[0]_46 [13]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [13]),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__1
       (.I0(\SRL_SIG_reg[0]_46 [12]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [12]),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__1
       (.I0(\SRL_SIG_reg[0]_46 [11]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [11]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__1
       (.I0(\SRL_SIG_reg[0]_46 [10]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [10]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__1
       (.I0(\SRL_SIG_reg[0]_46 [9]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [9]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__1
       (.I0(\SRL_SIG_reg[0]_46 [8]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_47 [8]),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45
   (shiftReg_ce,
    A,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    \SRL_SIG_reg[0][15]_0 ,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_reg_reg,
    p_reg_reg_0,
    D,
    ap_clk);
  output shiftReg_ce;
  output [15:0]A;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input \SRL_SIG_reg[0][15]_0 ;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_reg_reg;
  input p_reg_reg_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]A;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [15:0]\SRL_SIG_reg[1]_45 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .I2(p_src_mat_rows_c_i_empty_n),
        .I3(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_done_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_44 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_44 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_44 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_44 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_44 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_44 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_44 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_44 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_44 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_44 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_44 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_44 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_44 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_44 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_44 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_44 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [0]),
        .Q(\SRL_SIG_reg[1]_45 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [10]),
        .Q(\SRL_SIG_reg[1]_45 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [11]),
        .Q(\SRL_SIG_reg[1]_45 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [12]),
        .Q(\SRL_SIG_reg[1]_45 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [13]),
        .Q(\SRL_SIG_reg[1]_45 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [14]),
        .Q(\SRL_SIG_reg[1]_45 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [15]),
        .Q(\SRL_SIG_reg[1]_45 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [1]),
        .Q(\SRL_SIG_reg[1]_45 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [2]),
        .Q(\SRL_SIG_reg[1]_45 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [3]),
        .Q(\SRL_SIG_reg[1]_45 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [4]),
        .Q(\SRL_SIG_reg[1]_45 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [5]),
        .Q(\SRL_SIG_reg[1]_45 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [6]),
        .Q(\SRL_SIG_reg[1]_45 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [7]),
        .Q(\SRL_SIG_reg[1]_45 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [8]),
        .Q(\SRL_SIG_reg[1]_45 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [9]),
        .Q(\SRL_SIG_reg[1]_45 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__0
       (.I0(\SRL_SIG_reg[0]_44 [15]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [15]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19__0
       (.I0(\SRL_SIG_reg[0]_44 [14]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [14]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20__0
       (.I0(\SRL_SIG_reg[0]_44 [13]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [13]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21__0
       (.I0(\SRL_SIG_reg[0]_44 [12]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [12]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22__0
       (.I0(\SRL_SIG_reg[0]_44 [11]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [11]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23__0
       (.I0(\SRL_SIG_reg[0]_44 [10]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_24__0
       (.I0(\SRL_SIG_reg[0]_44 [9]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [9]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_25__0
       (.I0(\SRL_SIG_reg[0]_44 [8]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [8]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_26__0
       (.I0(\SRL_SIG_reg[0]_44 [7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_27__0
       (.I0(\SRL_SIG_reg[0]_44 [6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_28__0
       (.I0(\SRL_SIG_reg[0]_44 [5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_29__0
       (.I0(\SRL_SIG_reg[0]_44 [4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_30__0
       (.I0(\SRL_SIG_reg[0]_44 [3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_31__0
       (.I0(\SRL_SIG_reg[0]_44 [2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_32__0
       (.I0(\SRL_SIG_reg[0]_44 [1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_33
       (.I0(\SRL_SIG_reg[0]_44 [0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1]_45 [0]),
        .O(A[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S
   (imgInput_data_full_n,
    imgInput_data_empty_n,
    imgInput_data_dout,
    ap_clk,
    ap_rst_n,
    bgr2hsv_9_2160_3840_1_U0_imgInput_435_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output imgInput_data_full_n;
  output imgInput_data_empty_n;
  output [23:0]imgInput_data_dout;
  input ap_clk;
  input ap_rst_n;
  input bgr2hsv_9_2160_3840_1_U0_imgInput_435_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bgr2hsv_9_2160_3840_1_U0_imgInput_435_read;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire internal_empty_n_i_1__28_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__28_n_3;
  wire \mOutPtr[0]_i_1__29_n_3 ;
  wire \mOutPtr[1]_i_1__25_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9 U_colordetect_accel_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\b_V_reg_677_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\b_V_reg_677_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .imgInput_data_dout(imgInput_data_dout));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgInput_data_empty_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__28_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_3),
        .Q(imgInput_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n),
        .I1(imgInput_data_full_n),
        .I2(ap_rst_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read),
        .I4(imgInput_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__28_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__22
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_3),
        .Q(imgInput_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__29 
       (.I0(imgInput_data_empty_n),
        .I1(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__25 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(bgr2hsv_9_2160_3840_1_U0_imgInput_435_read),
        .I3(imgInput_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__25_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5
   (\mOutPtr_reg[0]_0 ,
    rgb2hsv_data_full_n,
    rgb2hsv_data_empty_n,
    rgb2hsv_data_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output rgb2hsv_data_full_n;
  output rgb2hsv_data_empty_n;
  output [23:0]rgb2hsv_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__31_n_3;
  wire internal_full_n_i_1__31_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__28_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [23:0]rgb2hsv_data_dout;
  wire rgb2hsv_data_empty_n;
  wire rgb2hsv_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg U_colordetect_accel_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .icmp_ln56_1_fu_294_p2_carry_i_4(\mOutPtr_reg[0]_0 ),
        .icmp_ln890_1_fu_327_p2_carry_i_14(\mOutPtr_reg_n_3_[1] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__31
       (.I0(rgb2hsv_data_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__31_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_3),
        .Q(rgb2hsv_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__31
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(rgb2hsv_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_3),
        .Q(rgb2hsv_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__28 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__28_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__28_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg
   (rgb2hsv_data_dout,
    icmp_ln56_1_fu_294_p2_carry_i_4,
    icmp_ln890_1_fu_327_p2_carry_i_14,
    E,
    D,
    ap_clk);
  output [23:0]rgb2hsv_data_dout;
  input icmp_ln56_1_fu_294_p2_carry_i_4;
  input icmp_ln890_1_fu_327_p2_carry_i_14;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire icmp_ln56_1_fu_294_p2_carry_i_4;
  wire icmp_ln890_1_fu_327_p2_carry_i_14;
  wire [23:0]rgb2hsv_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_11
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_13
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_15
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_16
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_18
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_19
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_21
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_9
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_11
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_13
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_15
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_16
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_18
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_19
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_21
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_9
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_11
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_13
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_15
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_16
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_18
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_19
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_21
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_9
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_14),
        .O(rgb2hsv_data_dout[7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w24_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9
   (imgInput_data_dout,
    \b_V_reg_677_reg[0] ,
    \b_V_reg_677_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [23:0]imgInput_data_dout;
  input \b_V_reg_677_reg[0] ;
  input \b_V_reg_677_reg[0]_0 ;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \b_V_reg_677_reg[0] ;
  wire \b_V_reg_677_reg[0]_0 ;
  wire [23:0]imgInput_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[23]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S
   (imgInput_cols_c12_full_n,
    imgInput_cols_c12_empty_n,
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
    imgInput_cols_c12_dout,
    ap_clk,
    imgInput_rows_c11_empty_n,
    Q,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    ap_rst_n,
    internal_empty_n_reg_0,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    ap_rst_n_inv,
    D);
  output imgInput_cols_c12_full_n;
  output imgInput_cols_c12_empty_n;
  output bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  output [31:0]imgInput_cols_c12_dout;
  input ap_clk;
  input imgInput_rows_c11_empty_n;
  input [0:0]Q;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire [31:0]imgInput_cols_c12_dout;
  wire imgInput_cols_c12_empty_n;
  wire imgInput_cols_c12_full_n;
  wire imgInput_rows_c11_empty_n;
  wire internal_empty_n_i_1__30_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__30_n_3;
  wire internal_full_n_i_2__32_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__31_n_3 ;
  wire \mOutPtr[1]_i_1__27_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11 U_colordetect_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput_cols_c12_full_n),
        .ap_clk(ap_clk),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .imgInput_cols_c12_dout(imgInput_cols_c12_dout),
        .p(\mOutPtr_reg_n_3_[0] ),
        .p_0(\mOutPtr_reg_n_3_[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(imgInput_cols_c12_empty_n),
        .I1(imgInput_rows_c11_empty_n),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .O(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_cols_c12_empty_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__30_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_3),
        .Q(imgInput_cols_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n_i_2__32_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_cols_c12_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__32
       (.I0(imgInput_cols_c12_empty_n),
        .I1(imgInput_rows_c11_empty_n),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(imgInput_cols_c12_full_n),
        .I5(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(internal_full_n_i_2__32_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__2
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(imgInput_rows_c11_empty_n),
        .I3(imgInput_cols_c12_empty_n),
        .I4(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I5(imgInput_cols_c12_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_3),
        .Q(imgInput_cols_c12_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__31 
       (.I0(imgInput_cols_c12_empty_n),
        .I1(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I2(imgInput_cols_c12_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__31_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__27 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_cols_c12_full_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(imgInput_cols_c12_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__27_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__31_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__27_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1
   (imgInput_cols_c_empty_n,
    imgInput_cols_c_full_n,
    D,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n,
    internal_empty_n_reg_0);
  output imgInput_cols_c_empty_n;
  output imgInput_cols_c_full_n;
  output [31:0]D;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire [31:0]D;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]if_din;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire internal_empty_n_i_1__25_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__25_n_3;
  wire internal_full_n_i_2__26_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_3 ;
  wire \mOutPtr[1]_i_1__24_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10 U_colordetect_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput_cols_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_cols_c_empty_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_3),
        .Q(imgInput_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_i_2__26_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_3));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__26
       (.I0(imgInput_cols_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__26_n_3));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__0
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_cols_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(imgInput_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_3),
        .Q(imgInput_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__26 
       (.I0(imgInput_cols_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__26_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__24 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput_cols_c_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(imgInput_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__24_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__26_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2
   (imgInput_rows_c11_full_n,
    imgInput_rows_c11_empty_n,
    imgInput_rows_c11_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    Q,
    imgInput_cols_c12_empty_n,
    ap_rst_n_inv,
    D);
  output imgInput_rows_c11_full_n;
  output imgInput_rows_c11_empty_n;
  output [31:0]imgInput_rows_c11_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input imgInput_cols_c12_empty_n;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire imgInput_cols_c12_empty_n;
  wire [31:0]imgInput_rows_c11_dout;
  wire imgInput_rows_c11_empty_n;
  wire imgInput_rows_c11_full_n;
  wire internal_empty_n_i_1__29_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__29_n_3;
  wire internal_full_n_i_2__33_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__30_n_3 ;
  wire \mOutPtr[1]_i_1__26_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 U_colordetect_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput_rows_c11_full_n),
        .ap_clk(ap_clk),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .imgInput_rows_c11_dout(imgInput_rows_c11_dout),
        .p__0(\mOutPtr_reg_n_3_[0] ),
        .p__0_0(\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_rows_c11_empty_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__29_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_3),
        .Q(imgInput_rows_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_i_2__33_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_rows_c11_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__33
       (.I0(imgInput_rows_c11_empty_n),
        .I1(imgInput_cols_c12_empty_n),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(imgInput_rows_c11_full_n),
        .I5(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(internal_full_n_i_2__33_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__1
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(imgInput_cols_c12_empty_n),
        .I3(imgInput_rows_c11_empty_n),
        .I4(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I5(imgInput_rows_c11_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_3),
        .Q(imgInput_rows_c11_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__30 
       (.I0(imgInput_rows_c11_empty_n),
        .I1(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I2(imgInput_rows_c11_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__30_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__26 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_rows_c11_full_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(imgInput_rows_c11_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__26_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__26_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3
   (imgInput_rows_c_empty_n,
    imgInput_rows_c_full_n,
    D,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n,
    internal_empty_n_reg_0);
  output imgInput_rows_c_empty_n;
  output imgInput_rows_c_full_n;
  output [31:0]D;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire [31:0]D;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]if_din;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire internal_empty_n_i_1__24_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_3;
  wire internal_full_n_i_2__25_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_3 ;
  wire \mOutPtr[1]_i_1__23_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg U_colordetect_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput_rows_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_rows_c_empty_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_3),
        .Q(imgInput_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n_i_2__25_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__25
       (.I0(imgInput_rows_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__25_n_3));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_rows_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(imgInput_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_3),
        .Q(imgInput_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__25 
       (.I0(imgInput_rows_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__25_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__23 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput_rows_c_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(imgInput_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__23_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11
   (imgInput_cols_c12_dout,
    \SRL_SIG_reg[1][0]_0 ,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    p,
    p_0,
    D,
    ap_clk);
  output [31:0]imgInput_cols_c12_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input p;
  input p_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]imgInput_cols_c12_dout;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_11
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_12
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_13
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_14
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_15
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_16
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_17
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_18
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_19
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_20
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_21
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_22
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_23
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_24
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_25
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_26
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_27
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_28
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_29
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_30
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_31
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_32
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c12_dout[0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8
   (imgInput_rows_c11_dout,
    \SRL_SIG_reg[1][0]_0 ,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    p__0,
    p__0_0,
    D,
    ap_clk);
  output [31:0]imgInput_rows_c11_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input p__0;
  input p__0_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]imgInput_rows_c11_dout;
  wire p__0;
  wire p__0_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_10
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_11
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_12
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_13
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_14
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_15
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_16
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_17
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_3
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_4
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_5
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_6
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_9
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_10
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_11
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_12
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_13
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_14
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_15
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c11_dout[23]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S
   (rgb2hsv_cols_c_full_n,
    rgb2hsv_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output rgb2hsv_cols_c_full_n;
  output rgb2hsv_cols_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input [15:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]in;
  wire internal_empty_n_i_1__37_n_3;
  wire internal_full_n_i_1__37_n_3;
  wire internal_full_n_i_2__29_n_3;
  wire internal_full_n_i_3__8_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_cols_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7 U_colordetect_accel_fifo_w32_d4_S_ram
       (.\SRL_SIG_reg[0][0] (rgb2hsv_cols_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(rgb2hsv_cols_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__8_n_3),
        .O(internal_empty_n_i_1__37_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_3),
        .Q(rgb2hsv_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__37
       (.I0(internal_full_n_i_2__29_n_3),
        .I1(internal_full_n_i_3__8_n_3),
        .I2(mOutPtr[1]),
        .I3(rgb2hsv_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__37_n_3));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__29
       (.I0(rgb2hsv_cols_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__29_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__1
       (.I0(shiftReg_ce),
        .I1(rgb2hsv_cols_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(rgb2hsv_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_3),
        .Q(rgb2hsv_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(rgb2hsv_cols_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(rgb2hsv_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6
   (rgb2hsv_rows_c_full_n,
    rgb2hsv_rows_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output rgb2hsv_rows_c_full_n;
  output rgb2hsv_rows_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input [15:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]in;
  wire internal_empty_n_i_1__36_n_3;
  wire internal_full_n_i_1__36_n_3;
  wire internal_full_n_i_2__28_n_3;
  wire internal_full_n_i_3__7_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire rgb2hsv_rows_c_empty_n;
  wire rgb2hsv_rows_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg U_colordetect_accel_fifo_w32_d4_S_ram
       (.\SRL_SIG_reg[0][0] (rgb2hsv_rows_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(rgb2hsv_rows_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__7_n_3),
        .O(internal_empty_n_i_1__36_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_3),
        .Q(rgb2hsv_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n_i_2__28_n_3),
        .I1(internal_full_n_i_3__7_n_3),
        .I2(mOutPtr[1]),
        .I3(rgb2hsv_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_3));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__28
       (.I0(rgb2hsv_rows_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__28_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__0
       (.I0(shiftReg_ce),
        .I1(rgb2hsv_rows_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(rgb2hsv_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_3),
        .Q(rgb2hsv_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(rgb2hsv_rows_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(rgb2hsv_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg
   (out,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [2:0]mOutPtr;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7
   (out,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [2:0]mOutPtr;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S
   (E,
    internal_full_n_reg_0,
    imgHelper1_cols_c_empty_n,
    mOutPtr110_out,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5,
    internal_full_n_reg_6,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg,
    ap_rst_n_0,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0,
    out,
    imgHelper1_rows_c_full_n,
    high_thresh_c_full_n,
    low_thresh_c_full_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    Q,
    imgHelper1_rows_c_empty_n,
    imgInput_rows_c_full_n,
    imgInput_cols_c_full_n,
    rgb2hsv_rows_c_full_n,
    rgb2hsv_cols_c_full_n,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
    ap_rst_n,
    ap_sync_ready,
    ap_start,
    ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
    \mOutPtr_reg[3]_0 ,
    in,
    ap_clk,
    ap_rst_n_inv,
    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read);
  output [0:0]E;
  output internal_full_n_reg_0;
  output imgHelper1_cols_c_empty_n;
  output mOutPtr110_out;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output internal_full_n_reg_5;
  output internal_full_n_reg_6;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg;
  output ap_rst_n_0;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0;
  output [31:0]out;
  input imgHelper1_rows_c_full_n;
  input high_thresh_c_full_n;
  input low_thresh_c_full_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input imgHelper1_rows_c_empty_n;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c_full_n;
  input rgb2hsv_rows_c_full_n;
  input rgb2hsv_cols_c_full_n;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_start;
  input ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  input \mOutPtr_reg[3]_0 ;
  input [31:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0;
  wire high_thresh_c_full_n;
  wire imgHelper1_cols_c_empty_n;
  wire imgHelper1_cols_c_full_n;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper1_rows_c_full_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__27_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__27_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire internal_full_n_reg_6;
  wire low_thresh_c_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__28_n_3 ;
  wire \mOutPtr[1]_i_1__32_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [31:0]out;
  wire rgb2hsv_cols_c_full_n;
  wire rgb2hsv_rows_c_full_n;
  wire start_once_reg_i_3_n_3;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12 U_colordetect_accel_fifo_w32_d5_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\cols_reg_215_reg[0] (internal_full_n_reg_0),
        .imgHelper1_cols_c_full_n(imgHelper1_cols_c_full_n),
        .in(in),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'h00D0D0D0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_i_1
       (.I0(internal_full_n_reg_0),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h2000AA00)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I2(internal_full_n_reg_0),
        .I3(ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready),
        .I4(ap_start),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_2
       (.I0(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready),
        .I1(internal_full_n_reg_0),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(imgHelper1_cols_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__4
       (.I0(internal_full_n_reg_0),
        .I1(imgInput_rows_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__5
       (.I0(internal_full_n_reg_0),
        .I1(imgInput_cols_c_full_n),
        .O(internal_full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_3),
        .Q(imgHelper1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(imgHelper1_cols_c_full_n),
        .O(internal_full_n_i_1__27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__21
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_3),
        .Q(imgHelper1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__28 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__32_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2 
       (.I0(internal_full_n_reg_0),
        .I1(low_thresh_c_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__0 
       (.I0(internal_full_n_reg_0),
        .I1(rgb2hsv_rows_c_full_n),
        .O(internal_full_n_reg_4));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__1 
       (.I0(internal_full_n_reg_0),
        .I1(rgb2hsv_cols_c_full_n),
        .O(internal_full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__2 
       (.I0(internal_full_n_reg_0),
        .I1(high_thresh_c_full_n),
        .O(internal_full_n_reg_6));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(imgHelper1_rows_c_full_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(Q),
        .I5(imgHelper1_rows_c_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(imgHelper1_cols_c_full_n),
        .I2(imgHelper1_rows_c_empty_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I4(Q),
        .I5(imgHelper1_cols_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out_0),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I1(imgHelper1_cols_c_empty_n),
        .I2(Q),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(imgHelper1_rows_c_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(imgHelper1_rows_c_empty_n),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I2(Q),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(imgHelper1_cols_c_full_n),
        .O(mOutPtr110_out_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__28_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__32_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    start_once_reg_i_2
       (.I0(start_once_reg_i_3_n_3),
        .I1(imgInput_cols_c_full_n),
        .I2(imgInput_rows_c_full_n),
        .I3(rgb2hsv_cols_c_full_n),
        .I4(rgb2hsv_rows_c_full_n),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_3
       (.I0(imgHelper1_cols_c_full_n),
        .I1(imgHelper1_rows_c_full_n),
        .I2(high_thresh_c_full_n),
        .I3(low_thresh_c_full_n),
        .O(start_once_reg_i_3_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d5_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0
   (imgHelper1_rows_c_full_n,
    imgHelper1_rows_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    in,
    ap_rst_n_inv,
    E);
  output imgHelper1_rows_c_full_n;
  output imgHelper1_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper1_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__26_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__26_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_3 ;
  wire \mOutPtr[1]_i_1__31_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg U_colordetect_accel_fifo_w32_d5_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .\rows_reg_210_reg[0] (imgHelper1_rows_c_full_n),
        .\rows_reg_210_reg[0]_0 (internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(imgHelper1_rows_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__26_n_3));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_3),
        .Q(imgHelper1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(imgHelper1_rows_c_full_n),
        .O(internal_full_n_i_1__26_n_3));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__20
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_3),
        .Q(imgHelper1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__31 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__27_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__31_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg
   (out,
    \rows_reg_210_reg[0] ,
    \rows_reg_210_reg[0]_0 ,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \rows_reg_210_reg[0] ;
  input \rows_reg_210_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire \rows_reg_210_reg[0] ;
  wire \rows_reg_210_reg[0]_0 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\rows_reg_210_reg[0] ),
        .I1(\rows_reg_210_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d5_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12
   (out,
    imgHelper1_cols_c_full_n,
    \cols_reg_215_reg[0] ,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input imgHelper1_cols_c_full_n;
  input \cols_reg_215_reg[0] ;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \cols_reg_215_reg[0] ;
  wire imgHelper1_cols_c_full_n;
  wire [31:0]in;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(imgHelper1_cols_c_full_n),
        .I1(\cols_reg_215_reg[0] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S
   (high_thresh_c_i_empty_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[0][63] ,
    internal_full_n_reg_1,
    ap_clk,
    E,
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
    ap_rst_n,
    rgb2hsv_cols_c_empty_n,
    high_thresh_c_empty_n,
    rgb2hsv_rows_c_empty_n,
    start_once_reg_reg,
    start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
    start_once_reg,
    ap_start,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][63]_0 );
  output high_thresh_c_i_empty_n;
  output internal_full_n_reg_0;
  output [63:0]\SRL_SIG_reg[0][63] ;
  output internal_full_n_reg_1;
  input ap_clk;
  input [0:0]E;
  input colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  input ap_rst_n;
  input rgb2hsv_cols_c_empty_n;
  input high_thresh_c_empty_n;
  input rgb2hsv_rows_c_empty_n;
  input start_once_reg_reg;
  input start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  input start_once_reg;
  input ap_start;
  input start_once_reg_reg_0;
  input start_once_reg_reg_1;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [63:0]\SRL_SIG_reg[0][63]_0 ;

  wire [0:0]E;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  wire high_thresh_c_empty_n;
  wire high_thresh_c_i_empty_n;
  wire high_thresh_c_i_full_n;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__24_n_3 ;
  wire \mOutPtr[1]_i_1__22_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_rows_c_empty_n;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46 U_colordetect_accel_fifo_w64_d2_S_ram
       (.E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .\SRL_SIG_reg[0][63]_1 (\SRL_SIG_reg[0][63]_0 ),
        .ap_clk(ap_clk),
        .high_thresh_c_empty_n(high_thresh_c_empty_n),
        .high_thresh_c_i_full_n(high_thresh_c_i_full_n),
        .internal_full_n_reg(internal_full_n_reg_0),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .start_once_reg_reg(start_once_reg_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I3(E),
        .I4(high_thresh_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(high_thresh_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(high_thresh_c_i_full_n),
        .I3(E),
        .I4(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(high_thresh_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__24 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__22 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I1(E),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0A8F0)) 
    start_once_reg_i_1__1
       (.I0(internal_full_n_reg_0),
        .I1(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(start_once_reg_reg_0),
        .I5(start_once_reg_reg_1),
        .O(internal_full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w64_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32
   (low_thresh_c_i_full_n,
    low_thresh_c_i_empty_n,
    \SRL_SIG_reg[0][63] ,
    ap_clk,
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
    E,
    ap_rst_n,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][63]_0 );
  output low_thresh_c_i_full_n;
  output low_thresh_c_i_empty_n;
  output [63:0]\SRL_SIG_reg[0][63] ;
  input ap_clk;
  input colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  input [0:0]E;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [63:0]\SRL_SIG_reg[0][63]_0 ;

  wire [0:0]E;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_full_n_i_1__1_n_3;
  wire low_thresh_c_i_empty_n;
  wire low_thresh_c_i_full_n;
  wire \mOutPtr[0]_i_1__23_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg U_colordetect_accel_fifo_w64_d2_S_ram
       (.E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .\SRL_SIG_reg[0][63]_1 (\SRL_SIG_reg[0][63]_0 ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I3(E),
        .I4(low_thresh_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(low_thresh_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(low_thresh_c_i_full_n),
        .I3(E),
        .I4(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(low_thresh_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__23 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__0 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read),
        .I1(E),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__23_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg
   (\SRL_SIG_reg[0][63]_0 ,
    Q,
    E,
    \SRL_SIG_reg[0][63]_1 ,
    ap_clk);
  output [63:0]\SRL_SIG_reg[0][63]_0 ;
  input [1:0]Q;
  input [0:0]E;
  input [63:0]\SRL_SIG_reg[0][63]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:0]\SRL_SIG_reg[0][63]_1 ;
  wire [63:0]\SRL_SIG_reg[0]_4 ;
  wire [63:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [24]),
        .Q(\SRL_SIG_reg[0]_4 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [25]),
        .Q(\SRL_SIG_reg[0]_4 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [26]),
        .Q(\SRL_SIG_reg[0]_4 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [27]),
        .Q(\SRL_SIG_reg[0]_4 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [28]),
        .Q(\SRL_SIG_reg[0]_4 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [29]),
        .Q(\SRL_SIG_reg[0]_4 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [30]),
        .Q(\SRL_SIG_reg[0]_4 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [31]),
        .Q(\SRL_SIG_reg[0]_4 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [32]),
        .Q(\SRL_SIG_reg[0]_4 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [33]),
        .Q(\SRL_SIG_reg[0]_4 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [34]),
        .Q(\SRL_SIG_reg[0]_4 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [35]),
        .Q(\SRL_SIG_reg[0]_4 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [36]),
        .Q(\SRL_SIG_reg[0]_4 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [37]),
        .Q(\SRL_SIG_reg[0]_4 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [38]),
        .Q(\SRL_SIG_reg[0]_4 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [39]),
        .Q(\SRL_SIG_reg[0]_4 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [40]),
        .Q(\SRL_SIG_reg[0]_4 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [41]),
        .Q(\SRL_SIG_reg[0]_4 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [42]),
        .Q(\SRL_SIG_reg[0]_4 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [43]),
        .Q(\SRL_SIG_reg[0]_4 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [44]),
        .Q(\SRL_SIG_reg[0]_4 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [45]),
        .Q(\SRL_SIG_reg[0]_4 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [46]),
        .Q(\SRL_SIG_reg[0]_4 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [47]),
        .Q(\SRL_SIG_reg[0]_4 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [48]),
        .Q(\SRL_SIG_reg[0]_4 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [49]),
        .Q(\SRL_SIG_reg[0]_4 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [50]),
        .Q(\SRL_SIG_reg[0]_4 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [51]),
        .Q(\SRL_SIG_reg[0]_4 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [52]),
        .Q(\SRL_SIG_reg[0]_4 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [53]),
        .Q(\SRL_SIG_reg[0]_4 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [54]),
        .Q(\SRL_SIG_reg[0]_4 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [55]),
        .Q(\SRL_SIG_reg[0]_4 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [56]),
        .Q(\SRL_SIG_reg[0]_4 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [57]),
        .Q(\SRL_SIG_reg[0]_4 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [58]),
        .Q(\SRL_SIG_reg[0]_4 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [59]),
        .Q(\SRL_SIG_reg[0]_4 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [60]),
        .Q(\SRL_SIG_reg[0]_4 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [61]),
        .Q(\SRL_SIG_reg[0]_4 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [62]),
        .Q(\SRL_SIG_reg[0]_4 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [63]),
        .Q(\SRL_SIG_reg[0]_4 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [24]),
        .Q(\SRL_SIG_reg[1]_5 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [25]),
        .Q(\SRL_SIG_reg[1]_5 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [26]),
        .Q(\SRL_SIG_reg[1]_5 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [27]),
        .Q(\SRL_SIG_reg[1]_5 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [28]),
        .Q(\SRL_SIG_reg[1]_5 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [29]),
        .Q(\SRL_SIG_reg[1]_5 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [30]),
        .Q(\SRL_SIG_reg[1]_5 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [31]),
        .Q(\SRL_SIG_reg[1]_5 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [32]),
        .Q(\SRL_SIG_reg[1]_5 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [33]),
        .Q(\SRL_SIG_reg[1]_5 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [34]),
        .Q(\SRL_SIG_reg[1]_5 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [35]),
        .Q(\SRL_SIG_reg[1]_5 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [36]),
        .Q(\SRL_SIG_reg[1]_5 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [37]),
        .Q(\SRL_SIG_reg[1]_5 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [38]),
        .Q(\SRL_SIG_reg[1]_5 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [39]),
        .Q(\SRL_SIG_reg[1]_5 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [40]),
        .Q(\SRL_SIG_reg[1]_5 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [41]),
        .Q(\SRL_SIG_reg[1]_5 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [42]),
        .Q(\SRL_SIG_reg[1]_5 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [43]),
        .Q(\SRL_SIG_reg[1]_5 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [44]),
        .Q(\SRL_SIG_reg[1]_5 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [45]),
        .Q(\SRL_SIG_reg[1]_5 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [46]),
        .Q(\SRL_SIG_reg[1]_5 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [47]),
        .Q(\SRL_SIG_reg[1]_5 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [48]),
        .Q(\SRL_SIG_reg[1]_5 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [49]),
        .Q(\SRL_SIG_reg[1]_5 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [50]),
        .Q(\SRL_SIG_reg[1]_5 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [51]),
        .Q(\SRL_SIG_reg[1]_5 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [52]),
        .Q(\SRL_SIG_reg[1]_5 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [53]),
        .Q(\SRL_SIG_reg[1]_5 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [54]),
        .Q(\SRL_SIG_reg[1]_5 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [55]),
        .Q(\SRL_SIG_reg[1]_5 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [56]),
        .Q(\SRL_SIG_reg[1]_5 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [57]),
        .Q(\SRL_SIG_reg[1]_5 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [58]),
        .Q(\SRL_SIG_reg[1]_5 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [59]),
        .Q(\SRL_SIG_reg[1]_5 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [60]),
        .Q(\SRL_SIG_reg[1]_5 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [61]),
        .Q(\SRL_SIG_reg[1]_5 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [62]),
        .Q(\SRL_SIG_reg[1]_5 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [63]),
        .Q(\SRL_SIG_reg[1]_5 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(\SRL_SIG_reg[0][63]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(\SRL_SIG_reg[0][63]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(\SRL_SIG_reg[0][63]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(\SRL_SIG_reg[0][63]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(\SRL_SIG_reg[0][63]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(\SRL_SIG_reg[0][63]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [15]),
        .O(\SRL_SIG_reg[0][63]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [16]),
        .O(\SRL_SIG_reg[0][63]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [17]),
        .O(\SRL_SIG_reg[0][63]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [18]),
        .O(\SRL_SIG_reg[0][63]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [19]),
        .O(\SRL_SIG_reg[0][63]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(\SRL_SIG_reg[0][63]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [20]),
        .O(\SRL_SIG_reg[0][63]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [21]),
        .O(\SRL_SIG_reg[0][63]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [22]),
        .O(\SRL_SIG_reg[0][63]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [23]),
        .O(\SRL_SIG_reg[0][63]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [24]),
        .O(\SRL_SIG_reg[0][63]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [25]),
        .O(\SRL_SIG_reg[0][63]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [26]),
        .O(\SRL_SIG_reg[0][63]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [27]),
        .O(\SRL_SIG_reg[0][63]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [28]),
        .O(\SRL_SIG_reg[0][63]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [29]),
        .O(\SRL_SIG_reg[0][63]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(\SRL_SIG_reg[0][63]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [30]),
        .O(\SRL_SIG_reg[0][63]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [31]),
        .O(\SRL_SIG_reg[0][63]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[32]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [32]),
        .O(\SRL_SIG_reg[0][63]_0 [32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[33]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [33]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [33]),
        .O(\SRL_SIG_reg[0][63]_0 [33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[34]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [34]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [34]),
        .O(\SRL_SIG_reg[0][63]_0 [34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[35]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [35]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [35]),
        .O(\SRL_SIG_reg[0][63]_0 [35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[36]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [36]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [36]),
        .O(\SRL_SIG_reg[0][63]_0 [36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[37]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [37]),
        .O(\SRL_SIG_reg[0][63]_0 [37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[38]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [38]),
        .O(\SRL_SIG_reg[0][63]_0 [38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[39]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [39]),
        .O(\SRL_SIG_reg[0][63]_0 [39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(\SRL_SIG_reg[0][63]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[40]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [40]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [40]),
        .O(\SRL_SIG_reg[0][63]_0 [40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[41]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [41]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [41]),
        .O(\SRL_SIG_reg[0][63]_0 [41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[42]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [42]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [42]),
        .O(\SRL_SIG_reg[0][63]_0 [42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[43]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [43]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [43]),
        .O(\SRL_SIG_reg[0][63]_0 [43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[44]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [44]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [44]),
        .O(\SRL_SIG_reg[0][63]_0 [44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[45]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [45]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [45]),
        .O(\SRL_SIG_reg[0][63]_0 [45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[46]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [46]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [46]),
        .O(\SRL_SIG_reg[0][63]_0 [46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[47]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [47]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [47]),
        .O(\SRL_SIG_reg[0][63]_0 [47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[48]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [48]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [48]),
        .O(\SRL_SIG_reg[0][63]_0 [48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[49]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [49]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [49]),
        .O(\SRL_SIG_reg[0][63]_0 [49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(\SRL_SIG_reg[0][63]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[50]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [50]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [50]),
        .O(\SRL_SIG_reg[0][63]_0 [50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[51]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [51]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [51]),
        .O(\SRL_SIG_reg[0][63]_0 [51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[52]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [52]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [52]),
        .O(\SRL_SIG_reg[0][63]_0 [52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[53]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [53]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [53]),
        .O(\SRL_SIG_reg[0][63]_0 [53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[54]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [54]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [54]),
        .O(\SRL_SIG_reg[0][63]_0 [54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[55]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [55]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [55]),
        .O(\SRL_SIG_reg[0][63]_0 [55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[56]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [56]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [56]),
        .O(\SRL_SIG_reg[0][63]_0 [56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[57]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [57]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [57]),
        .O(\SRL_SIG_reg[0][63]_0 [57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[58]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [58]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [58]),
        .O(\SRL_SIG_reg[0][63]_0 [58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[59]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [59]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [59]),
        .O(\SRL_SIG_reg[0][63]_0 [59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(\SRL_SIG_reg[0][63]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[60]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [60]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [60]),
        .O(\SRL_SIG_reg[0][63]_0 [60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[61]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [61]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [61]),
        .O(\SRL_SIG_reg[0][63]_0 [61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[62]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [62]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [62]),
        .O(\SRL_SIG_reg[0][63]_0 [62]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[63]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [63]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [63]),
        .O(\SRL_SIG_reg[0][63]_0 [63]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(\SRL_SIG_reg[0][63]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(\SRL_SIG_reg[0][63]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(\SRL_SIG_reg[0][63]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \low_thresh_read_reg_725[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(\SRL_SIG_reg[0][63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w64_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46
   (internal_full_n_reg,
    \SRL_SIG_reg[0][63]_0 ,
    high_thresh_c_i_full_n,
    rgb2hsv_cols_c_empty_n,
    high_thresh_c_empty_n,
    rgb2hsv_rows_c_empty_n,
    start_once_reg_reg,
    Q,
    E,
    \SRL_SIG_reg[0][63]_1 ,
    ap_clk);
  output internal_full_n_reg;
  output [63:0]\SRL_SIG_reg[0][63]_0 ;
  input high_thresh_c_i_full_n;
  input rgb2hsv_cols_c_empty_n;
  input high_thresh_c_empty_n;
  input rgb2hsv_rows_c_empty_n;
  input start_once_reg_reg;
  input [1:0]Q;
  input [0:0]E;
  input [63:0]\SRL_SIG_reg[0][63]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:0]\SRL_SIG_reg[0][63]_1 ;
  wire [63:0]\SRL_SIG_reg[0]_6 ;
  wire [63:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire high_thresh_c_empty_n;
  wire high_thresh_c_i_full_n;
  wire internal_full_n_reg;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_rows_c_empty_n;
  wire start_once_reg_reg;

  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(high_thresh_c_i_full_n),
        .I1(rgb2hsv_cols_c_empty_n),
        .I2(high_thresh_c_empty_n),
        .I3(rgb2hsv_rows_c_empty_n),
        .I4(start_once_reg_reg),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [11]),
        .Q(\SRL_SIG_reg[0]_6 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [12]),
        .Q(\SRL_SIG_reg[0]_6 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [13]),
        .Q(\SRL_SIG_reg[0]_6 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [14]),
        .Q(\SRL_SIG_reg[0]_6 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [15]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [16]),
        .Q(\SRL_SIG_reg[0]_6 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [17]),
        .Q(\SRL_SIG_reg[0]_6 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [18]),
        .Q(\SRL_SIG_reg[0]_6 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [19]),
        .Q(\SRL_SIG_reg[0]_6 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [20]),
        .Q(\SRL_SIG_reg[0]_6 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [21]),
        .Q(\SRL_SIG_reg[0]_6 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [22]),
        .Q(\SRL_SIG_reg[0]_6 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [23]),
        .Q(\SRL_SIG_reg[0]_6 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [24]),
        .Q(\SRL_SIG_reg[0]_6 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [25]),
        .Q(\SRL_SIG_reg[0]_6 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [26]),
        .Q(\SRL_SIG_reg[0]_6 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [27]),
        .Q(\SRL_SIG_reg[0]_6 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [28]),
        .Q(\SRL_SIG_reg[0]_6 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [29]),
        .Q(\SRL_SIG_reg[0]_6 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [30]),
        .Q(\SRL_SIG_reg[0]_6 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [31]),
        .Q(\SRL_SIG_reg[0]_6 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [32]),
        .Q(\SRL_SIG_reg[0]_6 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [33]),
        .Q(\SRL_SIG_reg[0]_6 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [34]),
        .Q(\SRL_SIG_reg[0]_6 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [35]),
        .Q(\SRL_SIG_reg[0]_6 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [36]),
        .Q(\SRL_SIG_reg[0]_6 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [37]),
        .Q(\SRL_SIG_reg[0]_6 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [38]),
        .Q(\SRL_SIG_reg[0]_6 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [39]),
        .Q(\SRL_SIG_reg[0]_6 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [40]),
        .Q(\SRL_SIG_reg[0]_6 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [41]),
        .Q(\SRL_SIG_reg[0]_6 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [42]),
        .Q(\SRL_SIG_reg[0]_6 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [43]),
        .Q(\SRL_SIG_reg[0]_6 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [44]),
        .Q(\SRL_SIG_reg[0]_6 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [45]),
        .Q(\SRL_SIG_reg[0]_6 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [46]),
        .Q(\SRL_SIG_reg[0]_6 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [47]),
        .Q(\SRL_SIG_reg[0]_6 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [48]),
        .Q(\SRL_SIG_reg[0]_6 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [49]),
        .Q(\SRL_SIG_reg[0]_6 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [50]),
        .Q(\SRL_SIG_reg[0]_6 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [51]),
        .Q(\SRL_SIG_reg[0]_6 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [52]),
        .Q(\SRL_SIG_reg[0]_6 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [53]),
        .Q(\SRL_SIG_reg[0]_6 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [54]),
        .Q(\SRL_SIG_reg[0]_6 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [55]),
        .Q(\SRL_SIG_reg[0]_6 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [56]),
        .Q(\SRL_SIG_reg[0]_6 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [57]),
        .Q(\SRL_SIG_reg[0]_6 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [58]),
        .Q(\SRL_SIG_reg[0]_6 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [59]),
        .Q(\SRL_SIG_reg[0]_6 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [60]),
        .Q(\SRL_SIG_reg[0]_6 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [61]),
        .Q(\SRL_SIG_reg[0]_6 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [62]),
        .Q(\SRL_SIG_reg[0]_6 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [63]),
        .Q(\SRL_SIG_reg[0]_6 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_1 [9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [11]),
        .Q(\SRL_SIG_reg[1]_7 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [12]),
        .Q(\SRL_SIG_reg[1]_7 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [13]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [14]),
        .Q(\SRL_SIG_reg[1]_7 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [16]),
        .Q(\SRL_SIG_reg[1]_7 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [17]),
        .Q(\SRL_SIG_reg[1]_7 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [18]),
        .Q(\SRL_SIG_reg[1]_7 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [19]),
        .Q(\SRL_SIG_reg[1]_7 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [20]),
        .Q(\SRL_SIG_reg[1]_7 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [21]),
        .Q(\SRL_SIG_reg[1]_7 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [22]),
        .Q(\SRL_SIG_reg[1]_7 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [23]),
        .Q(\SRL_SIG_reg[1]_7 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [24]),
        .Q(\SRL_SIG_reg[1]_7 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [25]),
        .Q(\SRL_SIG_reg[1]_7 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [26]),
        .Q(\SRL_SIG_reg[1]_7 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [27]),
        .Q(\SRL_SIG_reg[1]_7 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [28]),
        .Q(\SRL_SIG_reg[1]_7 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [29]),
        .Q(\SRL_SIG_reg[1]_7 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [30]),
        .Q(\SRL_SIG_reg[1]_7 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [31]),
        .Q(\SRL_SIG_reg[1]_7 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [32]),
        .Q(\SRL_SIG_reg[1]_7 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [33]),
        .Q(\SRL_SIG_reg[1]_7 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [34]),
        .Q(\SRL_SIG_reg[1]_7 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [35]),
        .Q(\SRL_SIG_reg[1]_7 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [36]),
        .Q(\SRL_SIG_reg[1]_7 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [37]),
        .Q(\SRL_SIG_reg[1]_7 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [38]),
        .Q(\SRL_SIG_reg[1]_7 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [39]),
        .Q(\SRL_SIG_reg[1]_7 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [40]),
        .Q(\SRL_SIG_reg[1]_7 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [41]),
        .Q(\SRL_SIG_reg[1]_7 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [42]),
        .Q(\SRL_SIG_reg[1]_7 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [43]),
        .Q(\SRL_SIG_reg[1]_7 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [44]),
        .Q(\SRL_SIG_reg[1]_7 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [45]),
        .Q(\SRL_SIG_reg[1]_7 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [46]),
        .Q(\SRL_SIG_reg[1]_7 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [47]),
        .Q(\SRL_SIG_reg[1]_7 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [48]),
        .Q(\SRL_SIG_reg[1]_7 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [49]),
        .Q(\SRL_SIG_reg[1]_7 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [50]),
        .Q(\SRL_SIG_reg[1]_7 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [51]),
        .Q(\SRL_SIG_reg[1]_7 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [52]),
        .Q(\SRL_SIG_reg[1]_7 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [53]),
        .Q(\SRL_SIG_reg[1]_7 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [54]),
        .Q(\SRL_SIG_reg[1]_7 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [55]),
        .Q(\SRL_SIG_reg[1]_7 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [56]),
        .Q(\SRL_SIG_reg[1]_7 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [57]),
        .Q(\SRL_SIG_reg[1]_7 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [58]),
        .Q(\SRL_SIG_reg[1]_7 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [59]),
        .Q(\SRL_SIG_reg[1]_7 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [60]),
        .Q(\SRL_SIG_reg[1]_7 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [61]),
        .Q(\SRL_SIG_reg[1]_7 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [62]),
        .Q(\SRL_SIG_reg[1]_7 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [63]),
        .Q(\SRL_SIG_reg[1]_7 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(\SRL_SIG_reg[0][63]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [10]),
        .O(\SRL_SIG_reg[0][63]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [11]),
        .O(\SRL_SIG_reg[0][63]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [12]),
        .O(\SRL_SIG_reg[0][63]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [13]),
        .O(\SRL_SIG_reg[0][63]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [14]),
        .O(\SRL_SIG_reg[0][63]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [15]),
        .O(\SRL_SIG_reg[0][63]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [16]),
        .O(\SRL_SIG_reg[0][63]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [17]),
        .O(\SRL_SIG_reg[0][63]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [18]),
        .O(\SRL_SIG_reg[0][63]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [19]),
        .O(\SRL_SIG_reg[0][63]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(\SRL_SIG_reg[0][63]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [20]),
        .O(\SRL_SIG_reg[0][63]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [21]),
        .O(\SRL_SIG_reg[0][63]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [22]),
        .O(\SRL_SIG_reg[0][63]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [23]),
        .O(\SRL_SIG_reg[0][63]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [24]),
        .O(\SRL_SIG_reg[0][63]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [25]),
        .O(\SRL_SIG_reg[0][63]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [26]),
        .O(\SRL_SIG_reg[0][63]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [27]),
        .O(\SRL_SIG_reg[0][63]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [28]),
        .O(\SRL_SIG_reg[0][63]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [29]),
        .O(\SRL_SIG_reg[0][63]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(\SRL_SIG_reg[0][63]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [30]),
        .O(\SRL_SIG_reg[0][63]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [31]),
        .O(\SRL_SIG_reg[0][63]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[32]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [32]),
        .O(\SRL_SIG_reg[0][63]_0 [32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[33]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [33]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [33]),
        .O(\SRL_SIG_reg[0][63]_0 [33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[34]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [34]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [34]),
        .O(\SRL_SIG_reg[0][63]_0 [34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[35]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [35]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [35]),
        .O(\SRL_SIG_reg[0][63]_0 [35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[36]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [36]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [36]),
        .O(\SRL_SIG_reg[0][63]_0 [36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[37]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [37]),
        .O(\SRL_SIG_reg[0][63]_0 [37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[38]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [38]),
        .O(\SRL_SIG_reg[0][63]_0 [38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[39]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [39]),
        .O(\SRL_SIG_reg[0][63]_0 [39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(\SRL_SIG_reg[0][63]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[40]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [40]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [40]),
        .O(\SRL_SIG_reg[0][63]_0 [40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[41]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [41]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [41]),
        .O(\SRL_SIG_reg[0][63]_0 [41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[42]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [42]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [42]),
        .O(\SRL_SIG_reg[0][63]_0 [42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[43]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [43]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [43]),
        .O(\SRL_SIG_reg[0][63]_0 [43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[44]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [44]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [44]),
        .O(\SRL_SIG_reg[0][63]_0 [44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[45]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [45]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [45]),
        .O(\SRL_SIG_reg[0][63]_0 [45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[46]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [46]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [46]),
        .O(\SRL_SIG_reg[0][63]_0 [46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[47]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [47]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [47]),
        .O(\SRL_SIG_reg[0][63]_0 [47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[48]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [48]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [48]),
        .O(\SRL_SIG_reg[0][63]_0 [48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[49]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [49]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [49]),
        .O(\SRL_SIG_reg[0][63]_0 [49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(\SRL_SIG_reg[0][63]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[50]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [50]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [50]),
        .O(\SRL_SIG_reg[0][63]_0 [50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[51]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [51]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [51]),
        .O(\SRL_SIG_reg[0][63]_0 [51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[52]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [52]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [52]),
        .O(\SRL_SIG_reg[0][63]_0 [52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[53]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [53]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [53]),
        .O(\SRL_SIG_reg[0][63]_0 [53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[54]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [54]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [54]),
        .O(\SRL_SIG_reg[0][63]_0 [54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[55]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [55]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [55]),
        .O(\SRL_SIG_reg[0][63]_0 [55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[56]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [56]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [56]),
        .O(\SRL_SIG_reg[0][63]_0 [56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[57]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [57]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [57]),
        .O(\SRL_SIG_reg[0][63]_0 [57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[58]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [58]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [58]),
        .O(\SRL_SIG_reg[0][63]_0 [58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[59]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [59]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [59]),
        .O(\SRL_SIG_reg[0][63]_0 [59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(\SRL_SIG_reg[0][63]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[60]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [60]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [60]),
        .O(\SRL_SIG_reg[0][63]_0 [60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[61]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [61]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [61]),
        .O(\SRL_SIG_reg[0][63]_0 [61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[62]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [62]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [62]),
        .O(\SRL_SIG_reg[0][63]_0 [62]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[63]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [63]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [63]),
        .O(\SRL_SIG_reg[0][63]_0 [63]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(\SRL_SIG_reg[0][63]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(\SRL_SIG_reg[0][63]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [8]),
        .O(\SRL_SIG_reg[0][63]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \high_thresh_read_reg_732[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [9]),
        .O(\SRL_SIG_reg[0][63]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S
   (high_thresh_c_full_n,
    high_thresh_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output high_thresh_c_full_n;
  output high_thresh_c_empty_n;
  output [63:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input [63:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_thresh_c_empty_n;
  wire high_thresh_c_full_n;
  wire [63:0]in;
  wire internal_empty_n_i_1__38_n_3;
  wire internal_full_n_i_1__38_n_3;
  wire internal_full_n_i_2__30_n_3;
  wire internal_full_n_i_3__10_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [63:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13 U_colordetect_accel_fifo_w64_d4_S_ram
       (.\SRL_SIG_reg[0][0] (high_thresh_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(high_thresh_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__10_n_3),
        .O(internal_empty_n_i_1__38_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_3),
        .Q(high_thresh_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n_i_2__30_n_3),
        .I1(internal_full_n_i_3__10_n_3),
        .I2(mOutPtr[1]),
        .I3(high_thresh_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__38_n_3));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__30
       (.I0(high_thresh_c_empty_n),
        .I1(shiftReg_ce),
        .I2(high_thresh_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__30_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__2
       (.I0(shiftReg_ce),
        .I1(high_thresh_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_thresh_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_3),
        .Q(high_thresh_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(high_thresh_c_empty_n),
        .I1(shiftReg_ce),
        .I2(high_thresh_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(high_thresh_c_full_n),
        .I3(shiftReg_ce),
        .I4(high_thresh_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(high_thresh_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w64_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4
   (low_thresh_c_full_n,
    low_thresh_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output low_thresh_c_full_n;
  output low_thresh_c_empty_n;
  output [63:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input [63:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:0]in;
  wire internal_empty_n_i_1__35_n_3;
  wire internal_full_n_i_1__35_n_3;
  wire internal_full_n_i_2__27_n_3;
  wire internal_full_n_i_3__9_n_3;
  wire low_thresh_c_empty_n;
  wire low_thresh_c_full_n;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [63:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg U_colordetect_accel_fifo_w64_d4_S_ram
       (.\SRL_SIG_reg[0][0] (low_thresh_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(low_thresh_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__9_n_3),
        .O(internal_empty_n_i_1__35_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_3),
        .Q(low_thresh_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_i_2__27_n_3),
        .I1(internal_full_n_i_3__9_n_3),
        .I2(mOutPtr[1]),
        .I3(low_thresh_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_3));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__27
       (.I0(low_thresh_c_empty_n),
        .I1(shiftReg_ce),
        .I2(low_thresh_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__27_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4
       (.I0(shiftReg_ce),
        .I1(low_thresh_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_thresh_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_3),
        .Q(low_thresh_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(low_thresh_c_empty_n),
        .I1(shiftReg_ce),
        .I2(low_thresh_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(low_thresh_c_full_n),
        .I3(shiftReg_ce),
        .I4(low_thresh_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(low_thresh_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg
   (out,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [63:0]out;
  input \SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [2:0]mOutPtr;
  input [63:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [63:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w64_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13
   (out,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [63:0]out;
  input \SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [2:0]mOutPtr;
  input [63:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [63:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S
   (high_th_0_0_full_n,
    high_th_0_0_empty_n,
    S,
    DI,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    ap_sync_reg_channel_write_high_th_0_0,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    D);
  output high_th_0_0_full_n;
  output high_th_0_0_empty_n;
  output [3:0]S;
  output [3:0]DI;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input ap_sync_reg_channel_write_high_th_0_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire high_th_0_0_empty_n;
  wire high_th_0_0_full_n;
  wire icmp_ln56_1_fu_294_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__21_n_3;
  wire internal_full_n_i_1__21_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_1_fu_294_p2_carry(icmp_ln56_1_fu_294_p2_carry_i_10_n_3),
        .icmp_ln56_1_fu_294_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_1_fu_294_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_1_fu_294_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_1_fu_294_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_0_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_3),
        .Q(high_th_0_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__21
       (.I0(high_th_0_0_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_3),
        .Q(high_th_0_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__4 
       (.I0(Q),
        .I1(high_th_0_0_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_0_0),
        .I3(high_th_0_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_0_0_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14
   (high_th_0_1_full_n,
    high_th_0_1_empty_n,
    S,
    DI,
    and_ln1348_1_fu_373_p2,
    internal_empty_n_reg_0,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    CO,
    \and_ln1348_1_reg_709_reg[0] ,
    \and_ln1348_1_reg_709_reg[0]_0 ,
    \and_ln1348_1_reg_709_reg[0]_1 ,
    \and_ln1348_1_reg_709_reg[0]_2 ,
    \and_ln1348_1_reg_709_reg[0]_3 ,
    high_th_1_0_empty_n,
    high_th_0_0_empty_n,
    high_th_1_1_empty_n,
    \ap_CS_fsm[1]_i_2__1 ,
    \ap_CS_fsm[1]_i_2__1_0 ,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_0_1,
    ap_rst_n_inv,
    D);
  output high_th_0_1_full_n;
  output high_th_0_1_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output and_ln1348_1_fu_373_p2;
  output internal_empty_n_reg_0;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input [0:0]CO;
  input [0:0]\and_ln1348_1_reg_709_reg[0] ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  input high_th_1_0_empty_n;
  input high_th_0_0_empty_n;
  input high_th_1_1_empty_n;
  input \ap_CS_fsm[1]_i_2__1 ;
  input \ap_CS_fsm[1]_i_2__1_0 ;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_0_1;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire and_ln1348_1_fu_373_p2;
  wire [0:0]\and_ln1348_1_reg_709_reg[0] ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  wire \ap_CS_fsm[1]_i_2__1 ;
  wire \ap_CS_fsm[1]_i_2__1_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_1_full_n;
  wire high_th_1_0_empty_n;
  wire high_th_1_1_empty_n;
  wire icmp_ln890_fu_305_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__19_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__19_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54 U_colordetect_accel_fifo_w8_d2_S_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .S(S),
        .and_ln1348_1_fu_373_p2(and_ln1348_1_fu_373_p2),
        .\and_ln1348_1_reg_709_reg[0] (\and_ln1348_1_reg_709_reg[0] ),
        .\and_ln1348_1_reg_709_reg[0]_0 (\and_ln1348_1_reg_709_reg[0]_0 ),
        .\and_ln1348_1_reg_709_reg[0]_1 (\and_ln1348_1_reg_709_reg[0]_1 ),
        .\and_ln1348_1_reg_709_reg[0]_2 (\and_ln1348_1_reg_709_reg[0]_2 ),
        .\and_ln1348_1_reg_709_reg[0]_3 (\and_ln1348_1_reg_709_reg[0]_3 ),
        .ap_clk(ap_clk),
        .icmp_ln890_fu_305_p2_carry(icmp_ln890_fu_305_p2_carry_i_10_n_3),
        .icmp_ln890_fu_305_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln890_fu_305_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(high_th_0_1_empty_n),
        .I1(high_th_1_0_empty_n),
        .I2(high_th_0_0_empty_n),
        .I3(high_th_1_1_empty_n),
        .I4(\ap_CS_fsm[1]_i_2__1 ),
        .I5(\ap_CS_fsm[1]_i_2__1_0 ),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln890_fu_305_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln890_fu_305_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_0_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_3),
        .Q(high_th_0_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__19
       (.I0(high_th_0_1_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_3),
        .Q(high_th_0_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__5 
       (.I0(Q),
        .I1(high_th_0_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_0_1_full_n),
        .I4(ap_sync_reg_channel_write_high_th_0_1),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_0_1_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15
   (high_th_0_2_full_n,
    high_th_0_2_empty_n,
    S,
    DI,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_0_2,
    ap_rst_n_inv,
    D);
  output high_th_0_2_full_n;
  output high_th_0_2_empty_n;
  output [3:0]S;
  output [3:0]DI;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_0_2;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire high_th_0_2_empty_n;
  wire high_th_0_2_full_n;
  wire icmp_ln890_1_fu_327_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_full_n_i_1__18_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln890_1_fu_327_p2_carry(icmp_ln890_1_fu_327_p2_carry_i_10_n_3),
        .icmp_ln890_1_fu_327_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln890_1_fu_327_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln890_1_fu_327_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln890_1_fu_327_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_0_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(high_th_0_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__18
       (.I0(high_th_0_2_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(high_th_0_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__6 
       (.I0(Q),
        .I1(high_th_0_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_0_2_full_n),
        .I4(ap_sync_reg_channel_write_high_th_0_2),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_0_2_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16
   (high_th_1_0_full_n,
    high_th_1_0_empty_n,
    S,
    DI,
    and_ln1348_3_fu_469_p2,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    CO,
    \and_ln1348_3_reg_714_reg[0] ,
    \and_ln1348_3_reg_714_reg[0]_0 ,
    \and_ln1348_3_reg_714_reg[0]_1 ,
    \and_ln1348_3_reg_714_reg[0]_2 ,
    \and_ln1348_3_reg_714_reg[0]_3 ,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_1_0,
    ap_rst_n_inv,
    D);
  output high_th_1_0_full_n;
  output high_th_1_0_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output and_ln1348_3_fu_469_p2;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input [0:0]CO;
  input [0:0]\and_ln1348_3_reg_714_reg[0] ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_1_0;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire and_ln1348_3_fu_469_p2;
  wire [0:0]\and_ln1348_3_reg_714_reg[0] ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire high_th_1_0_empty_n;
  wire high_th_1_0_full_n;
  wire icmp_ln56_5_fu_390_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_full_n_i_1__17_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52 U_colordetect_accel_fifo_w8_d2_S_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .S(S),
        .and_ln1348_3_fu_469_p2(and_ln1348_3_fu_469_p2),
        .\and_ln1348_3_reg_714_reg[0] (\and_ln1348_3_reg_714_reg[0] ),
        .\and_ln1348_3_reg_714_reg[0]_0 (\and_ln1348_3_reg_714_reg[0]_0 ),
        .\and_ln1348_3_reg_714_reg[0]_1 (\and_ln1348_3_reg_714_reg[0]_1 ),
        .\and_ln1348_3_reg_714_reg[0]_2 (\and_ln1348_3_reg_714_reg[0]_2 ),
        .\and_ln1348_3_reg_714_reg[0]_3 (\and_ln1348_3_reg_714_reg[0]_3 ),
        .ap_clk(ap_clk),
        .icmp_ln56_5_fu_390_p2_carry(icmp_ln56_5_fu_390_p2_carry_i_10_n_3),
        .icmp_ln56_5_fu_390_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_5_fu_390_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_5_fu_390_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_5_fu_390_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_1_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(high_th_1_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__17
       (.I0(high_th_1_0_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(high_th_1_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__10 
       (.I0(Q),
        .I1(high_th_1_0_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_1_0_full_n),
        .I4(ap_sync_reg_channel_write_high_th_1_0),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_1_0_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17
   (high_th_1_1_full_n,
    high_th_1_1_empty_n,
    S,
    DI,
    internal_empty_n_reg_0,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    high_th_1_0_empty_n,
    low_th_0_2_empty_n,
    low_th_0_0_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_1_1,
    ap_rst_n_inv,
    D);
  output high_th_1_1_full_n;
  output high_th_1_1_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output internal_empty_n_reg_0;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input high_th_1_0_empty_n;
  input low_th_0_2_empty_n;
  input low_th_0_0_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_1_1;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire high_th_1_0_empty_n;
  wire high_th_1_1_empty_n;
  wire high_th_1_1_full_n;
  wire icmp_ln890_2_fu_401_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_2_empty_n;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln890_2_fu_401_p2_carry(icmp_ln890_2_fu_401_p2_carry_i_10_n_3),
        .icmp_ln890_2_fu_401_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln890_2_fu_401_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln890_2_fu_401_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln890_2_fu_401_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_11
       (.I0(high_th_1_1_empty_n),
        .I1(high_th_1_0_empty_n),
        .I2(low_th_0_2_empty_n),
        .I3(low_th_0_0_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_1_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(high_th_1_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__16
       (.I0(high_th_1_1_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(high_th_1_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__11 
       (.I0(Q),
        .I1(high_th_1_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_1_1_full_n),
        .I4(ap_sync_reg_channel_write_high_th_1_1),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_1_1_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18
   (high_th_1_2_full_n,
    high_th_1_2_empty_n,
    S,
    DI,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    ap_rst_n_inv,
    D);
  output high_th_1_2_full_n;
  output high_th_1_2_empty_n;
  output [3:0]S;
  output [3:0]DI;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire icmp_ln890_3_fu_423_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_full_n_i_1__14_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln890_3_fu_423_p2_carry(icmp_ln890_3_fu_423_p2_carry_i_10_n_3),
        .icmp_ln890_3_fu_423_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln890_3_fu_423_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln890_3_fu_423_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln890_3_fu_423_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_1_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(high_th_1_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(high_th_1_2_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(high_th_1_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__12 
       (.I0(Q),
        .I1(high_th_1_2_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_1_2_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19
   (high_th_2_0_full_n,
    high_th_2_0_empty_n,
    S,
    DI,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    low_th_0_0_empty_n,
    img_height_loc_i_channel_empty_n,
    high_th_1_2_empty_n,
    ap_rst_n_inv,
    D);
  output high_th_2_0_full_n;
  output high_th_2_0_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input low_th_0_0_empty_n;
  input img_height_loc_i_channel_empty_n;
  input high_th_1_2_empty_n;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_th_1_2_empty_n;
  wire high_th_2_0_empty_n;
  wire high_th_2_0_full_n;
  wire icmp_ln56_9_fu_486_p2_carry_i_10_n_3;
  wire img_height_loc_i_channel_empty_n;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire \mOutPtr[0]_i_1__16_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_9_fu_486_p2_carry(icmp_ln56_9_fu_486_p2_carry_i_10_n_3),
        .icmp_ln56_9_fu_486_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_9_fu_486_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(high_th_2_0_empty_n),
        .I1(low_th_0_0_empty_n),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(high_th_1_2_empty_n),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_9_fu_486_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_9_fu_486_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_2_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(high_th_2_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(high_th_2_0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(high_th_2_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__16 
       (.I0(Q),
        .I1(high_th_2_0_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_2_0_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20
   (high_th_2_1_full_n,
    high_th_2_1_empty_n,
    S,
    DI,
    and_ln1348_5_fu_565_p2,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    CO,
    \and_ln1348_5_reg_719_reg[0] ,
    \and_ln1348_5_reg_719_reg[0]_0 ,
    \and_ln1348_5_reg_719_reg[0]_1 ,
    \and_ln1348_5_reg_719_reg[0]_2 ,
    \and_ln1348_5_reg_719_reg[0]_3 ,
    ap_rst_n_inv,
    D);
  output high_th_2_1_full_n;
  output high_th_2_1_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output and_ln1348_5_fu_565_p2;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input [0:0]CO;
  input [0:0]\and_ln1348_5_reg_719_reg[0] ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire and_ln1348_5_fu_565_p2;
  wire [0:0]\and_ln1348_5_reg_719_reg[0] ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_th_2_1_empty_n;
  wire high_th_2_1_full_n;
  wire icmp_ln890_4_fu_497_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__15_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48 U_colordetect_accel_fifo_w8_d2_S_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .S(S),
        .and_ln1348_5_fu_565_p2(and_ln1348_5_fu_565_p2),
        .\and_ln1348_5_reg_719_reg[0] (\and_ln1348_5_reg_719_reg[0] ),
        .\and_ln1348_5_reg_719_reg[0]_0 (\and_ln1348_5_reg_719_reg[0]_0 ),
        .\and_ln1348_5_reg_719_reg[0]_1 (\and_ln1348_5_reg_719_reg[0]_1 ),
        .\and_ln1348_5_reg_719_reg[0]_2 (\and_ln1348_5_reg_719_reg[0]_2 ),
        .\and_ln1348_5_reg_719_reg[0]_3 (\and_ln1348_5_reg_719_reg[0]_3 ),
        .ap_clk(ap_clk),
        .icmp_ln890_4_fu_497_p2_carry(icmp_ln890_4_fu_497_p2_carry_i_10_n_3),
        .icmp_ln890_4_fu_497_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln890_4_fu_497_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln890_4_fu_497_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln890_4_fu_497_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_2_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(high_th_2_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(high_th_2_1_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(high_th_2_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__17 
       (.I0(Q),
        .I1(high_th_2_1_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_2_1_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21
   (high_th_2_2_full_n,
    high_th_2_2_empty_n,
    S,
    DI,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    high_th_2_1_empty_n,
    low_th_2_0_empty_n,
    low_th_0_1_empty_n,
    low_th_2_2_empty_n,
    img_width_loc_i_channel_empty_n,
    high_th_0_2_empty_n,
    ap_rst_n_inv,
    D);
  output high_th_2_2_full_n;
  output high_th_2_2_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input high_th_2_1_empty_n;
  input low_th_2_0_empty_n;
  input low_th_0_1_empty_n;
  input low_th_2_2_empty_n;
  input img_width_loc_i_channel_empty_n;
  input high_th_0_2_empty_n;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_th_0_2_empty_n;
  wire high_th_2_1_empty_n;
  wire high_th_2_2_empty_n;
  wire high_th_2_2_full_n;
  wire icmp_ln890_5_fu_519_p2_carry_i_10_n_3;
  wire img_width_loc_i_channel_empty_n;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__15_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_2_0_empty_n;
  wire low_th_2_2_empty_n;
  wire \mOutPtr[0]_i_1__18_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln890_5_fu_519_p2_carry(icmp_ln890_5_fu_519_p2_carry_i_10_n_3),
        .icmp_ln890_5_fu_519_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln890_5_fu_519_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(high_th_2_2_empty_n),
        .I1(high_th_2_1_empty_n),
        .I2(low_th_2_0_empty_n),
        .I3(low_th_0_1_empty_n),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln890_5_fu_519_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln890_5_fu_519_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_8
       (.I0(high_th_2_2_empty_n),
        .I1(low_th_2_2_empty_n),
        .I2(img_width_loc_i_channel_empty_n),
        .I3(high_th_0_2_empty_n),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(high_th_2_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(high_th_2_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(high_th_2_2_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(high_th_2_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__18 
       (.I0(Q),
        .I1(high_th_2_2_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(high_th_2_2_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23
   (low_th_0_0_full_n,
    low_th_0_0_empty_n,
    DI,
    S,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    ap_rst_n_inv,
    D);
  output low_th_0_0_full_n;
  output low_th_0_0_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln56_fu_283_p2_carry_i_12_n_3;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_0_full_n;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_fu_283_p2_carry(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .icmp_ln56_fu_283_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_fu_283_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_fu_283_p2_carry_i_12
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_fu_283_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_0_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(low_th_0_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(low_th_0_0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(low_th_0_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q),
        .I1(low_th_0_0_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_0_0_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24
   (low_th_0_1_full_n,
    low_th_0_1_empty_n,
    DI,
    S,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    low_th_1_0_empty_n,
    high_th_0_1_empty_n,
    low_th_1_1_empty_n,
    int_ap_idle_i_3,
    ap_rst_n_inv,
    D);
  output low_th_0_1_full_n;
  output low_th_0_1_empty_n;
  output [3:0]DI;
  output [3:0]S;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input low_th_1_0_empty_n;
  input high_th_0_1_empty_n;
  input low_th_1_1_empty_n;
  input int_ap_idle_i_3;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_th_0_1_empty_n;
  wire icmp_ln56_2_fu_316_p2_carry_i_12_n_3;
  wire int_ap_idle_i_3;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_0_1_full_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_1_empty_n;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_2_fu_316_p2_carry(icmp_ln56_2_fu_316_p2_carry_i_12_n_3),
        .icmp_ln56_2_fu_316_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_2_fu_316_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_2_fu_316_p2_carry_i_12
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_2_fu_316_p2_carry_i_12_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_7
       (.I0(low_th_0_1_empty_n),
        .I1(low_th_1_0_empty_n),
        .I2(high_th_0_1_empty_n),
        .I3(low_th_1_1_empty_n),
        .I4(int_ap_idle_i_3),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_0_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(low_th_0_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(low_th_0_1_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(low_th_0_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__2 
       (.I0(Q),
        .I1(low_th_0_1_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_0_1_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25
   (low_th_0_2_full_n,
    low_th_0_2_empty_n,
    DI,
    S,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    ap_rst_n_inv,
    D);
  output low_th_0_2_full_n;
  output low_th_0_2_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln56_3_fu_338_p2_carry_i_12_n_3;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_2_empty_n;
  wire low_th_0_2_full_n;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_3_fu_338_p2_carry(icmp_ln56_3_fu_338_p2_carry_i_12_n_3),
        .icmp_ln56_3_fu_338_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_3_fu_338_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_3_fu_338_p2_carry_i_12
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_3_fu_338_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_0_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(low_th_0_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(low_th_0_2_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(low_th_0_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__3 
       (.I0(Q),
        .I1(low_th_0_2_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_0_2_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26
   (low_th_1_0_full_n,
    low_th_1_0_empty_n,
    DI,
    S,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    rgb2hsv_data_dout,
    ap_rst_n_inv,
    D);
  output low_th_1_0_full_n;
  output low_th_1_0_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln56_4_fu_379_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_full_n_i_1__11_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire low_th_1_0_full_n;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_4_fu_379_p2_carry(icmp_ln56_4_fu_379_p2_carry_i_10_n_3),
        .icmp_ln56_4_fu_379_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_4_fu_379_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_4_fu_379_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_4_fu_379_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_1_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(low_th_1_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(low_th_1_0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(low_th_1_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Q),
        .I1(low_th_1_0_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_1_0_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27
   (low_th_1_1_full_n,
    low_th_1_1_empty_n,
    DI,
    S,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_1_1,
    ap_rst_n_inv,
    D);
  output low_th_1_1_full_n;
  output low_th_1_1_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_1_1;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire icmp_ln56_6_fu_412_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_1_empty_n;
  wire low_th_1_1_full_n;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_6_fu_412_p2_carry(icmp_ln56_6_fu_412_p2_carry_i_10_n_3),
        .icmp_ln56_6_fu_412_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_6_fu_412_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_6_fu_412_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_6_fu_412_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_1_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(low_th_1_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__7
       (.I0(low_th_1_1_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(low_th_1_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q),
        .I1(low_th_1_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_1_1_full_n),
        .I4(ap_sync_reg_channel_write_low_th_1_1),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_1_1_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28
   (low_th_1_2_full_n,
    low_th_1_2_empty_n,
    DI,
    S,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_1_2,
    ap_rst_n_inv,
    D);
  output low_th_1_2_full_n;
  output low_th_1_2_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_1_2;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire icmp_ln56_7_fu_434_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_2_empty_n;
  wire low_th_1_2_full_n;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_7_fu_434_p2_carry(icmp_ln56_7_fu_434_p2_carry_i_10_n_3),
        .icmp_ln56_7_fu_434_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_7_fu_434_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_7_fu_434_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_7_fu_434_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_1_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(low_th_1_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(low_th_1_2_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(low_th_1_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q),
        .I1(low_th_1_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_1_2_full_n),
        .I4(ap_sync_reg_channel_write_low_th_1_2),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_1_2_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29
   (low_th_2_0_full_n,
    low_th_2_0_empty_n,
    DI,
    S,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_2_0,
    ap_rst_n_inv,
    D);
  output low_th_2_0_full_n;
  output low_th_2_0_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_2_0;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire icmp_ln56_8_fu_475_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_reg_0;
  wire low_th_2_0_empty_n;
  wire low_th_2_0_full_n;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_8_fu_475_p2_carry(icmp_ln56_8_fu_475_p2_carry_i_10_n_3),
        .icmp_ln56_8_fu_475_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_8_fu_475_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_8_fu_475_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_8_fu_475_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_2_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(low_th_2_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(low_th_2_0_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(low_th_2_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__13 
       (.I0(Q),
        .I1(low_th_2_0_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_2_0_full_n),
        .I4(ap_sync_reg_channel_write_low_th_2_0),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_2_0_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30
   (low_th_2_1_full_n,
    low_th_2_1_empty_n,
    DI,
    S,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_2_1,
    ap_rst_n_inv,
    D);
  output low_th_2_1_full_n;
  output low_th_2_1_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_2_1;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire icmp_ln56_10_fu_508_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_reg_0;
  wire low_th_2_1_empty_n;
  wire low_th_2_1_full_n;
  wire \mOutPtr[0]_i_1__14_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_10_fu_508_p2_carry(icmp_ln56_10_fu_508_p2_carry_i_10_n_3),
        .icmp_ln56_10_fu_508_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_10_fu_508_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_10_fu_508_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_10_fu_508_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_2_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(low_th_2_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(low_th_2_1_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(low_th_2_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__14 
       (.I0(Q),
        .I1(low_th_2_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_2_1_full_n),
        .I4(ap_sync_reg_channel_write_low_th_2_1),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_2_1_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31
   (low_th_2_2_full_n,
    low_th_2_2_empty_n,
    DI,
    S,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    rgb2hsv_data_dout,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    D);
  output low_th_2_2_full_n;
  output low_th_2_2_empty_n;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]rgb2hsv_data_dout;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln56_11_fu_530_p2_carry_i_10_n_3;
  wire internal_empty_n_i_1__20_n_3;
  wire internal_full_n_i_1__20_n_3;
  wire internal_full_n_reg_0;
  wire low_th_2_2_empty_n;
  wire low_th_2_2_full_n;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .icmp_ln56_11_fu_530_p2_carry(icmp_ln56_11_fu_530_p2_carry_i_10_n_3),
        .icmp_ln56_11_fu_530_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_11_fu_530_p2_carry_i_4_1(\mOutPtr_reg_n_3_[0] ),
        .rgb2hsv_data_dout(rgb2hsv_data_dout),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_11_fu_530_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(icmp_ln56_11_fu_530_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(low_th_2_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_3),
        .Q(low_th_2_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__20
       (.I0(low_th_2_2_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_3),
        .Q(low_th_2_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__15 
       (.I0(Q),
        .I1(low_th_2_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_2_2_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(low_th_2_2_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_11_fu_530_p2_carry,
    icmp_ln56_11_fu_530_p2_carry_i_4_0,
    icmp_ln56_11_fu_530_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_11_fu_530_p2_carry;
  input icmp_ln56_11_fu_530_p2_carry_i_4_0;
  input icmp_ln56_11_fu_530_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_36 ;
  wire [7:0]\SRL_SIG_reg[1]_37 ;
  wire ap_clk;
  wire icmp_ln56_11_fu_530_p2_carry;
  wire icmp_ln56_11_fu_530_p2_carry_i_11_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_12_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_13_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_14_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_15_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_16_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_17_n_3;
  wire icmp_ln56_11_fu_530_p2_carry_i_4_0;
  wire icmp_ln56_11_fu_530_p2_carry_i_4_1;
  wire icmp_ln56_11_fu_530_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_36 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_36 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_36 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_36 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_36 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_36 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_36 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_36 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [0]),
        .Q(\SRL_SIG_reg[1]_37 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [1]),
        .Q(\SRL_SIG_reg[1]_37 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [2]),
        .Q(\SRL_SIG_reg[1]_37 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [3]),
        .Q(\SRL_SIG_reg[1]_37 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [4]),
        .Q(\SRL_SIG_reg[1]_37 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [5]),
        .Q(\SRL_SIG_reg[1]_37 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [6]),
        .Q(\SRL_SIG_reg[1]_37 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_36 [7]),
        .Q(\SRL_SIG_reg[1]_37 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_11_fu_530_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_37 [6]),
        .I4(icmp_ln56_11_fu_530_p2_carry),
        .I5(\SRL_SIG_reg[0]_36 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_11_fu_530_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_36 [5]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_37 [5]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_11_fu_530_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_36 [3]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_37 [3]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_11_fu_530_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_36 [1]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_37 [1]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_11_fu_530_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_37 [7]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_36 [7]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_11_fu_530_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_37 [5]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_36 [5]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_11_fu_530_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_37 [3]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_36 [3]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_11_fu_530_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_37 [1]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_36 [1]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_11_fu_530_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_37 [4]),
        .I4(icmp_ln56_11_fu_530_p2_carry),
        .I5(\SRL_SIG_reg[0]_36 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_11_fu_530_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_37 [2]),
        .I4(icmp_ln56_11_fu_530_p2_carry),
        .I5(\SRL_SIG_reg[0]_36 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_11_fu_530_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_37 [0]),
        .I4(icmp_ln56_11_fu_530_p2_carry),
        .I5(\SRL_SIG_reg[0]_36 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_11_fu_530_p2_carry_i_5
       (.I0(icmp_ln56_11_fu_530_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_36 [6]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_37 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_11_fu_530_p2_carry_i_6
       (.I0(icmp_ln56_11_fu_530_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_36 [4]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_37 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_11_fu_530_p2_carry_i_7
       (.I0(icmp_ln56_11_fu_530_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_36 [2]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_37 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_11_fu_530_p2_carry_i_8
       (.I0(icmp_ln56_11_fu_530_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_36 [0]),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I3(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_37 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_11_fu_530_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_36 [7]),
        .I1(icmp_ln56_11_fu_530_p2_carry_i_4_0),
        .I2(icmp_ln56_11_fu_530_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_37 [7]),
        .O(icmp_ln56_11_fu_530_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_10_fu_508_p2_carry,
    icmp_ln56_10_fu_508_p2_carry_i_4_0,
    icmp_ln56_10_fu_508_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_10_fu_508_p2_carry;
  input icmp_ln56_10_fu_508_p2_carry_i_4_0;
  input icmp_ln56_10_fu_508_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_34 ;
  wire [7:0]\SRL_SIG_reg[1]_35 ;
  wire ap_clk;
  wire icmp_ln56_10_fu_508_p2_carry;
  wire icmp_ln56_10_fu_508_p2_carry_i_11_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_12_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_13_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_14_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_15_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_16_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_17_n_3;
  wire icmp_ln56_10_fu_508_p2_carry_i_4_0;
  wire icmp_ln56_10_fu_508_p2_carry_i_4_1;
  wire icmp_ln56_10_fu_508_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_34 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_34 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_34 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_34 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_34 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_34 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_34 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_34 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [0]),
        .Q(\SRL_SIG_reg[1]_35 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [1]),
        .Q(\SRL_SIG_reg[1]_35 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [2]),
        .Q(\SRL_SIG_reg[1]_35 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [3]),
        .Q(\SRL_SIG_reg[1]_35 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [4]),
        .Q(\SRL_SIG_reg[1]_35 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [5]),
        .Q(\SRL_SIG_reg[1]_35 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [6]),
        .Q(\SRL_SIG_reg[1]_35 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [7]),
        .Q(\SRL_SIG_reg[1]_35 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_10_fu_508_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_35 [6]),
        .I4(icmp_ln56_10_fu_508_p2_carry),
        .I5(\SRL_SIG_reg[0]_34 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_10_fu_508_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_34 [5]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_35 [5]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_10_fu_508_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_34 [3]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_35 [3]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_10_fu_508_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_34 [1]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_35 [1]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_10_fu_508_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_35 [7]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_34 [7]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_10_fu_508_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_35 [5]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_34 [5]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_10_fu_508_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_35 [3]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_34 [3]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_10_fu_508_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_35 [1]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_34 [1]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_10_fu_508_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_35 [4]),
        .I4(icmp_ln56_10_fu_508_p2_carry),
        .I5(\SRL_SIG_reg[0]_34 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_10_fu_508_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_35 [2]),
        .I4(icmp_ln56_10_fu_508_p2_carry),
        .I5(\SRL_SIG_reg[0]_34 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_10_fu_508_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_35 [0]),
        .I4(icmp_ln56_10_fu_508_p2_carry),
        .I5(\SRL_SIG_reg[0]_34 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_10_fu_508_p2_carry_i_5
       (.I0(icmp_ln56_10_fu_508_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_34 [6]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_35 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_10_fu_508_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_34 [4]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_35 [4]),
        .I4(rgb2hsv_data_dout[4]),
        .I5(icmp_ln56_10_fu_508_p2_carry_i_15_n_3),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_10_fu_508_p2_carry_i_7
       (.I0(icmp_ln56_10_fu_508_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_34 [2]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_35 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_10_fu_508_p2_carry_i_8
       (.I0(icmp_ln56_10_fu_508_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_34 [0]),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I3(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_35 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_10_fu_508_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_34 [7]),
        .I1(icmp_ln56_10_fu_508_p2_carry_i_4_0),
        .I2(icmp_ln56_10_fu_508_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_35 [7]),
        .O(icmp_ln56_10_fu_508_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_8_fu_475_p2_carry,
    icmp_ln56_8_fu_475_p2_carry_i_4_0,
    icmp_ln56_8_fu_475_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_8_fu_475_p2_carry;
  input icmp_ln56_8_fu_475_p2_carry_i_4_0;
  input icmp_ln56_8_fu_475_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_32 ;
  wire [7:0]\SRL_SIG_reg[1]_33 ;
  wire ap_clk;
  wire icmp_ln56_8_fu_475_p2_carry;
  wire icmp_ln56_8_fu_475_p2_carry_i_11_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_12_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_13_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_14_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_15_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_16_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_17_n_3;
  wire icmp_ln56_8_fu_475_p2_carry_i_4_0;
  wire icmp_ln56_8_fu_475_p2_carry_i_4_1;
  wire icmp_ln56_8_fu_475_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_32 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_32 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_32 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_32 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_32 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_32 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_32 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_32 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [0]),
        .Q(\SRL_SIG_reg[1]_33 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [1]),
        .Q(\SRL_SIG_reg[1]_33 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [2]),
        .Q(\SRL_SIG_reg[1]_33 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [3]),
        .Q(\SRL_SIG_reg[1]_33 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [4]),
        .Q(\SRL_SIG_reg[1]_33 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [5]),
        .Q(\SRL_SIG_reg[1]_33 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [6]),
        .Q(\SRL_SIG_reg[1]_33 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [7]),
        .Q(\SRL_SIG_reg[1]_33 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_8_fu_475_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_33 [6]),
        .I4(icmp_ln56_8_fu_475_p2_carry),
        .I5(\SRL_SIG_reg[0]_32 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_8_fu_475_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_32 [5]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_33 [5]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_8_fu_475_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_32 [3]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_33 [3]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_8_fu_475_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_32 [1]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_33 [1]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_8_fu_475_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_33 [7]),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_32 [7]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_8_fu_475_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_33 [5]),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_32 [5]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_8_fu_475_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_33 [3]),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_32 [3]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_8_fu_475_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_33 [1]),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_32 [1]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_8_fu_475_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_33 [4]),
        .I4(icmp_ln56_8_fu_475_p2_carry),
        .I5(\SRL_SIG_reg[0]_32 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_8_fu_475_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_33 [2]),
        .I4(icmp_ln56_8_fu_475_p2_carry),
        .I5(\SRL_SIG_reg[0]_32 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_8_fu_475_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_33 [0]),
        .I4(icmp_ln56_8_fu_475_p2_carry),
        .I5(\SRL_SIG_reg[0]_32 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_8_fu_475_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_32 [6]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_33 [6]),
        .I4(rgb2hsv_data_dout[6]),
        .I5(icmp_ln56_8_fu_475_p2_carry_i_14_n_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_8_fu_475_p2_carry_i_6
       (.I0(icmp_ln56_8_fu_475_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_32 [4]),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I3(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_33 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_8_fu_475_p2_carry_i_7
       (.I0(icmp_ln56_8_fu_475_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_32 [2]),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I3(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_33 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_8_fu_475_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_32 [0]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_33 [0]),
        .I4(rgb2hsv_data_dout[0]),
        .I5(icmp_ln56_8_fu_475_p2_carry_i_17_n_3),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_8_fu_475_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_32 [7]),
        .I1(icmp_ln56_8_fu_475_p2_carry_i_4_0),
        .I2(icmp_ln56_8_fu_475_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_33 [7]),
        .O(icmp_ln56_8_fu_475_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_7_fu_434_p2_carry,
    icmp_ln56_7_fu_434_p2_carry_i_4_0,
    icmp_ln56_7_fu_434_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_7_fu_434_p2_carry;
  input icmp_ln56_7_fu_434_p2_carry_i_4_0;
  input icmp_ln56_7_fu_434_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_24 ;
  wire [7:0]\SRL_SIG_reg[1]_25 ;
  wire ap_clk;
  wire icmp_ln56_7_fu_434_p2_carry;
  wire icmp_ln56_7_fu_434_p2_carry_i_11_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_12_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_13_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_14_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_15_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_16_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_17_n_3;
  wire icmp_ln56_7_fu_434_p2_carry_i_4_0;
  wire icmp_ln56_7_fu_434_p2_carry_i_4_1;
  wire icmp_ln56_7_fu_434_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_24 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_24 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_24 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_24 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_24 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_24 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_24 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_24 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [0]),
        .Q(\SRL_SIG_reg[1]_25 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [1]),
        .Q(\SRL_SIG_reg[1]_25 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [2]),
        .Q(\SRL_SIG_reg[1]_25 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [3]),
        .Q(\SRL_SIG_reg[1]_25 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [4]),
        .Q(\SRL_SIG_reg[1]_25 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [5]),
        .Q(\SRL_SIG_reg[1]_25 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [6]),
        .Q(\SRL_SIG_reg[1]_25 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_24 [7]),
        .Q(\SRL_SIG_reg[1]_25 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_7_fu_434_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_25 [6]),
        .I4(icmp_ln56_7_fu_434_p2_carry),
        .I5(\SRL_SIG_reg[0]_24 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_7_fu_434_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_24 [5]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_25 [5]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_7_fu_434_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_24 [3]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_25 [3]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_7_fu_434_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_24 [1]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_25 [1]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_7_fu_434_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_25 [7]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_24 [7]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_7_fu_434_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_25 [5]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_24 [5]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_7_fu_434_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_25 [3]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_24 [3]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_7_fu_434_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_25 [1]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_24 [1]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_7_fu_434_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_25 [4]),
        .I4(icmp_ln56_7_fu_434_p2_carry),
        .I5(\SRL_SIG_reg[0]_24 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_7_fu_434_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_25 [2]),
        .I4(icmp_ln56_7_fu_434_p2_carry),
        .I5(\SRL_SIG_reg[0]_24 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_7_fu_434_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_25 [0]),
        .I4(icmp_ln56_7_fu_434_p2_carry),
        .I5(\SRL_SIG_reg[0]_24 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_7_fu_434_p2_carry_i_5
       (.I0(icmp_ln56_7_fu_434_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_24 [6]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_25 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_7_fu_434_p2_carry_i_6
       (.I0(icmp_ln56_7_fu_434_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_24 [4]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_25 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_7_fu_434_p2_carry_i_7
       (.I0(icmp_ln56_7_fu_434_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_24 [2]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_25 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_7_fu_434_p2_carry_i_8
       (.I0(icmp_ln56_7_fu_434_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_24 [0]),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I3(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_25 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_7_fu_434_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_24 [7]),
        .I1(icmp_ln56_7_fu_434_p2_carry_i_4_0),
        .I2(icmp_ln56_7_fu_434_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_25 [7]),
        .O(icmp_ln56_7_fu_434_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_6_fu_412_p2_carry,
    icmp_ln56_6_fu_412_p2_carry_i_4_0,
    icmp_ln56_6_fu_412_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_6_fu_412_p2_carry;
  input icmp_ln56_6_fu_412_p2_carry_i_4_0;
  input icmp_ln56_6_fu_412_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_22 ;
  wire [7:0]\SRL_SIG_reg[1]_23 ;
  wire ap_clk;
  wire icmp_ln56_6_fu_412_p2_carry;
  wire icmp_ln56_6_fu_412_p2_carry_i_11_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_12_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_13_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_14_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_15_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_16_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_17_n_3;
  wire icmp_ln56_6_fu_412_p2_carry_i_4_0;
  wire icmp_ln56_6_fu_412_p2_carry_i_4_1;
  wire icmp_ln56_6_fu_412_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [0]),
        .Q(\SRL_SIG_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [1]),
        .Q(\SRL_SIG_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [2]),
        .Q(\SRL_SIG_reg[1]_23 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [3]),
        .Q(\SRL_SIG_reg[1]_23 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [4]),
        .Q(\SRL_SIG_reg[1]_23 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [5]),
        .Q(\SRL_SIG_reg[1]_23 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [6]),
        .Q(\SRL_SIG_reg[1]_23 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [7]),
        .Q(\SRL_SIG_reg[1]_23 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_6_fu_412_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_23 [6]),
        .I4(icmp_ln56_6_fu_412_p2_carry),
        .I5(\SRL_SIG_reg[0]_22 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_6_fu_412_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_22 [5]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_23 [5]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_6_fu_412_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_22 [3]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_23 [3]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_6_fu_412_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_22 [1]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_23 [1]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_6_fu_412_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_23 [7]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_22 [7]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_6_fu_412_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_23 [5]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_22 [5]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_6_fu_412_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_23 [3]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_22 [3]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_6_fu_412_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_23 [1]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_22 [1]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_6_fu_412_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_23 [4]),
        .I4(icmp_ln56_6_fu_412_p2_carry),
        .I5(\SRL_SIG_reg[0]_22 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_6_fu_412_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_23 [2]),
        .I4(icmp_ln56_6_fu_412_p2_carry),
        .I5(\SRL_SIG_reg[0]_22 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_6_fu_412_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_23 [0]),
        .I4(icmp_ln56_6_fu_412_p2_carry),
        .I5(\SRL_SIG_reg[0]_22 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_6_fu_412_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_22 [6]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_23 [6]),
        .I4(rgb2hsv_data_dout[6]),
        .I5(icmp_ln56_6_fu_412_p2_carry_i_14_n_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_6_fu_412_p2_carry_i_6
       (.I0(icmp_ln56_6_fu_412_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_22 [4]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_23 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_6_fu_412_p2_carry_i_7
       (.I0(icmp_ln56_6_fu_412_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_22 [2]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_23 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_6_fu_412_p2_carry_i_8
       (.I0(icmp_ln56_6_fu_412_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_22 [0]),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I3(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_23 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_6_fu_412_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_22 [7]),
        .I1(icmp_ln56_6_fu_412_p2_carry_i_4_0),
        .I2(icmp_ln56_6_fu_412_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_23 [7]),
        .O(icmp_ln56_6_fu_412_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_4_fu_379_p2_carry,
    icmp_ln56_4_fu_379_p2_carry_i_4_0,
    icmp_ln56_4_fu_379_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_4_fu_379_p2_carry;
  input icmp_ln56_4_fu_379_p2_carry_i_4_0;
  input icmp_ln56_4_fu_379_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_20 ;
  wire [7:0]\SRL_SIG_reg[1]_21 ;
  wire ap_clk;
  wire icmp_ln56_4_fu_379_p2_carry;
  wire icmp_ln56_4_fu_379_p2_carry_i_11_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_12_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_13_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_14_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_15_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_16_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_17_n_3;
  wire icmp_ln56_4_fu_379_p2_carry_i_4_0;
  wire icmp_ln56_4_fu_379_p2_carry_i_4_1;
  wire icmp_ln56_4_fu_379_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_20 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_20 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_20 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_20 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_20 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_20 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_20 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_20 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [0]),
        .Q(\SRL_SIG_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [1]),
        .Q(\SRL_SIG_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [2]),
        .Q(\SRL_SIG_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [3]),
        .Q(\SRL_SIG_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [4]),
        .Q(\SRL_SIG_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [5]),
        .Q(\SRL_SIG_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [6]),
        .Q(\SRL_SIG_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [7]),
        .Q(\SRL_SIG_reg[1]_21 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_4_fu_379_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_21 [6]),
        .I4(icmp_ln56_4_fu_379_p2_carry),
        .I5(\SRL_SIG_reg[0]_20 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_4_fu_379_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_20 [5]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_21 [5]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_4_fu_379_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_20 [3]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_21 [3]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_4_fu_379_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_20 [1]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_21 [1]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_4_fu_379_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_21 [7]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_20 [7]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_4_fu_379_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_21 [5]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_20 [5]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_4_fu_379_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_21 [3]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_20 [3]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_4_fu_379_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_21 [1]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_20 [1]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_4_fu_379_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_21 [4]),
        .I4(icmp_ln56_4_fu_379_p2_carry),
        .I5(\SRL_SIG_reg[0]_20 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_4_fu_379_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_21 [2]),
        .I4(icmp_ln56_4_fu_379_p2_carry),
        .I5(\SRL_SIG_reg[0]_20 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_4_fu_379_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_21 [0]),
        .I4(icmp_ln56_4_fu_379_p2_carry),
        .I5(\SRL_SIG_reg[0]_20 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_4_fu_379_p2_carry_i_5
       (.I0(icmp_ln56_4_fu_379_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_20 [6]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_21 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_4_fu_379_p2_carry_i_6
       (.I0(icmp_ln56_4_fu_379_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_20 [4]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_21 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_4_fu_379_p2_carry_i_7
       (.I0(icmp_ln56_4_fu_379_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_20 [2]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_21 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_4_fu_379_p2_carry_i_8
       (.I0(icmp_ln56_4_fu_379_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_20 [0]),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I3(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_21 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_4_fu_379_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_20 [7]),
        .I1(icmp_ln56_4_fu_379_p2_carry_i_4_0),
        .I2(icmp_ln56_4_fu_379_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_21 [7]),
        .O(icmp_ln56_4_fu_379_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_3_fu_338_p2_carry,
    icmp_ln56_3_fu_338_p2_carry_i_4_0,
    icmp_ln56_3_fu_338_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_3_fu_338_p2_carry;
  input icmp_ln56_3_fu_338_p2_carry_i_4_0;
  input icmp_ln56_3_fu_338_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_12 ;
  wire [7:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire icmp_ln56_3_fu_338_p2_carry;
  wire icmp_ln56_3_fu_338_p2_carry_i_10_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_14_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_17_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_20_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_22_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_23_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_24_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_25_n_3;
  wire icmp_ln56_3_fu_338_p2_carry_i_4_0;
  wire icmp_ln56_3_fu_338_p2_carry_i_4_1;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_3_fu_338_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_10_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .I4(icmp_ln56_3_fu_338_p2_carry),
        .I5(\SRL_SIG_reg[0]_12 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_3_fu_338_p2_carry_i_10
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_3_fu_338_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_338_p2_carry_i_17
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_3_fu_338_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_14_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .I4(icmp_ln56_3_fu_338_p2_carry),
        .I5(\SRL_SIG_reg[0]_12 [4]),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_338_p2_carry_i_20
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_3_fu_338_p2_carry_i_22
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_13 [7]),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_12 [7]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_22_n_3));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_3_fu_338_p2_carry_i_23
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_13 [5]),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_12 [5]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_3_fu_338_p2_carry_i_24
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_13 [3]),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_12 [3]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_3_fu_338_p2_carry_i_25
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_13 [1]),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_12 [1]),
        .O(icmp_ln56_3_fu_338_p2_carry_i_25_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_3_fu_338_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_17_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .I4(icmp_ln56_3_fu_338_p2_carry),
        .I5(\SRL_SIG_reg[0]_12 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_3_fu_338_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_20_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .I4(icmp_ln56_3_fu_338_p2_carry),
        .I5(\SRL_SIG_reg[0]_12 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_3_fu_338_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_12 [6]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .I4(rgb2hsv_data_dout[6]),
        .I5(icmp_ln56_3_fu_338_p2_carry_i_22_n_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_3_fu_338_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .I4(rgb2hsv_data_dout[4]),
        .I5(icmp_ln56_3_fu_338_p2_carry_i_23_n_3),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_3_fu_338_p2_carry_i_7
       (.I0(icmp_ln56_3_fu_338_p2_carry_i_24_n_3),
        .I1(\SRL_SIG_reg[0]_12 [2]),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_13 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_3_fu_338_p2_carry_i_8
       (.I0(icmp_ln56_3_fu_338_p2_carry_i_25_n_3),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(icmp_ln56_3_fu_338_p2_carry_i_4_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_13 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_2_fu_316_p2_carry,
    icmp_ln56_2_fu_316_p2_carry_i_4_0,
    icmp_ln56_2_fu_316_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_2_fu_316_p2_carry;
  input icmp_ln56_2_fu_316_p2_carry_i_4_0;
  input icmp_ln56_2_fu_316_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_10 ;
  wire [7:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire icmp_ln56_2_fu_316_p2_carry;
  wire icmp_ln56_2_fu_316_p2_carry_i_10_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_14_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_17_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_20_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_22_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_23_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_24_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_25_n_3;
  wire icmp_ln56_2_fu_316_p2_carry_i_4_0;
  wire icmp_ln56_2_fu_316_p2_carry_i_4_1;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_2_fu_316_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_10_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .I4(icmp_ln56_2_fu_316_p2_carry),
        .I5(\SRL_SIG_reg[0]_10 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_316_p2_carry_i_10
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_2_fu_316_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_316_p2_carry_i_17
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_2_fu_316_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_14_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .I4(icmp_ln56_2_fu_316_p2_carry),
        .I5(\SRL_SIG_reg[0]_10 [4]),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln56_2_fu_316_p2_carry_i_20
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_2_fu_316_p2_carry_i_22
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_11 [7]),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_10 [7]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_22_n_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_2_fu_316_p2_carry_i_23
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_11 [5]),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_10 [5]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_2_fu_316_p2_carry_i_24
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_11 [3]),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_10 [3]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    icmp_ln56_2_fu_316_p2_carry_i_25
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_11 [1]),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_10 [1]),
        .O(icmp_ln56_2_fu_316_p2_carry_i_25_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_2_fu_316_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_17_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .I4(icmp_ln56_2_fu_316_p2_carry),
        .I5(\SRL_SIG_reg[0]_10 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h1717171111111711)) 
    icmp_ln56_2_fu_316_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_20_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .I4(icmp_ln56_2_fu_316_p2_carry),
        .I5(\SRL_SIG_reg[0]_10 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_2_fu_316_p2_carry_i_5
       (.I0(icmp_ln56_2_fu_316_p2_carry_i_22_n_3),
        .I1(\SRL_SIG_reg[0]_10 [6]),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I3(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_11 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_2_fu_316_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .I4(rgb2hsv_data_dout[4]),
        .I5(icmp_ln56_2_fu_316_p2_carry_i_23_n_3),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_2_fu_316_p2_carry_i_7
       (.I0(icmp_ln56_2_fu_316_p2_carry_i_24_n_3),
        .I1(\SRL_SIG_reg[0]_10 [2]),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I3(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_11 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    icmp_ln56_2_fu_316_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(icmp_ln56_2_fu_316_p2_carry_i_4_0),
        .I2(icmp_ln56_2_fu_316_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .I4(rgb2hsv_data_dout[0]),
        .I5(icmp_ln56_2_fu_316_p2_carry_i_25_n_3),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43
   (DI,
    S,
    rgb2hsv_data_dout,
    icmp_ln56_fu_283_p2_carry,
    icmp_ln56_fu_283_p2_carry_i_4_0,
    icmp_ln56_fu_283_p2_carry_i_4_1,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]DI;
  output [3:0]S;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_fu_283_p2_carry;
  input icmp_ln56_fu_283_p2_carry_i_4_0;
  input icmp_ln56_fu_283_p2_carry_i_4_1;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_8 ;
  wire [7:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire icmp_ln56_fu_283_p2_carry;
  wire icmp_ln56_fu_283_p2_carry_i_10_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_14_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_17_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_20_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_22_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_23_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_24_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_25_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_4_0;
  wire icmp_ln56_fu_283_p2_carry_i_4_1;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_fu_283_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .I4(icmp_ln56_fu_283_p2_carry),
        .I5(\SRL_SIG_reg[0]_8 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_10
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(icmp_ln56_fu_283_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(icmp_ln56_fu_283_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_17
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(icmp_ln56_fu_283_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_fu_283_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .I4(icmp_ln56_fu_283_p2_carry),
        .I5(\SRL_SIG_reg[0]_8 [4]),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_20
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(icmp_ln56_fu_283_p2_carry_i_20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_fu_283_p2_carry_i_22
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_9 [7]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_8 [7]),
        .O(icmp_ln56_fu_283_p2_carry_i_22_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_fu_283_p2_carry_i_23
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_9 [5]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_8 [5]),
        .O(icmp_ln56_fu_283_p2_carry_i_23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_fu_283_p2_carry_i_24
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_9 [3]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_8 [3]),
        .O(icmp_ln56_fu_283_p2_carry_i_24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_fu_283_p2_carry_i_25
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_9 [1]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_8 [1]),
        .O(icmp_ln56_fu_283_p2_carry_i_25_n_3));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_fu_283_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_17_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .I4(icmp_ln56_fu_283_p2_carry),
        .I5(\SRL_SIG_reg[0]_8 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    icmp_ln56_fu_283_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_20_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .I4(icmp_ln56_fu_283_p2_carry),
        .I5(\SRL_SIG_reg[0]_8 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_fu_283_p2_carry_i_5
       (.I0(icmp_ln56_fu_283_p2_carry_i_22_n_3),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_9 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_fu_283_p2_carry_i_6
       (.I0(icmp_ln56_fu_283_p2_carry_i_23_n_3),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_9 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_fu_283_p2_carry_i_7
       (.I0(icmp_ln56_fu_283_p2_carry_i_24_n_3),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_9 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_fu_283_p2_carry_i_8
       (.I0(icmp_ln56_fu_283_p2_carry_i_25_n_3),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(icmp_ln56_fu_283_p2_carry_i_4_0),
        .I3(icmp_ln56_fu_283_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_9 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47
   (S,
    DI,
    icmp_ln890_5_fu_519_p2_carry_i_4_0,
    icmp_ln890_5_fu_519_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln890_5_fu_519_p2_carry,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  input icmp_ln890_5_fu_519_p2_carry_i_4_0;
  input icmp_ln890_5_fu_519_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln890_5_fu_519_p2_carry;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_42 ;
  wire [7:0]\SRL_SIG_reg[1]_43 ;
  wire ap_clk;
  wire icmp_ln890_5_fu_519_p2_carry;
  wire icmp_ln890_5_fu_519_p2_carry_i_11_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_12_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_13_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_14_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_15_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_16_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_17_n_3;
  wire icmp_ln890_5_fu_519_p2_carry_i_4_0;
  wire icmp_ln890_5_fu_519_p2_carry_i_4_1;
  wire icmp_ln890_5_fu_519_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_42 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_42 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_42 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_42 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_42 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_42 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_42 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_42 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [0]),
        .Q(\SRL_SIG_reg[1]_43 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [1]),
        .Q(\SRL_SIG_reg[1]_43 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [2]),
        .Q(\SRL_SIG_reg[1]_43 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [3]),
        .Q(\SRL_SIG_reg[1]_43 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [4]),
        .Q(\SRL_SIG_reg[1]_43 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [5]),
        .Q(\SRL_SIG_reg[1]_43 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [6]),
        .Q(\SRL_SIG_reg[1]_43 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_42 [7]),
        .Q(\SRL_SIG_reg[1]_43 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_5_fu_519_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_43 [6]),
        .I4(icmp_ln890_5_fu_519_p2_carry),
        .I5(\SRL_SIG_reg[0]_42 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_5_fu_519_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_42 [5]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_43 [5]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_5_fu_519_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_42 [3]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_43 [3]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_5_fu_519_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_42 [1]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_43 [1]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_5_fu_519_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_43 [7]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_42 [7]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_5_fu_519_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_43 [5]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_42 [5]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_5_fu_519_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_43 [3]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_42 [3]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_5_fu_519_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_43 [1]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_42 [1]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_5_fu_519_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_43 [4]),
        .I4(icmp_ln890_5_fu_519_p2_carry),
        .I5(\SRL_SIG_reg[0]_42 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_5_fu_519_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_43 [2]),
        .I4(icmp_ln890_5_fu_519_p2_carry),
        .I5(\SRL_SIG_reg[0]_42 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_5_fu_519_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_43 [0]),
        .I4(icmp_ln890_5_fu_519_p2_carry),
        .I5(\SRL_SIG_reg[0]_42 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_5_fu_519_p2_carry_i_5
       (.I0(icmp_ln890_5_fu_519_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_42 [6]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_43 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_5_fu_519_p2_carry_i_6
       (.I0(icmp_ln890_5_fu_519_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_42 [4]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_43 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_5_fu_519_p2_carry_i_7
       (.I0(icmp_ln890_5_fu_519_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_42 [2]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_43 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_5_fu_519_p2_carry_i_8
       (.I0(icmp_ln890_5_fu_519_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_42 [0]),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I3(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_43 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_5_fu_519_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_42 [7]),
        .I1(icmp_ln890_5_fu_519_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_519_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_43 [7]),
        .O(icmp_ln890_5_fu_519_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48
   (S,
    DI,
    and_ln1348_5_fu_565_p2,
    icmp_ln890_4_fu_497_p2_carry_i_4_0,
    icmp_ln890_4_fu_497_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln890_4_fu_497_p2_carry,
    CO,
    \and_ln1348_5_reg_719_reg[0] ,
    \and_ln1348_5_reg_719_reg[0]_0 ,
    \and_ln1348_5_reg_719_reg[0]_1 ,
    \and_ln1348_5_reg_719_reg[0]_2 ,
    \and_ln1348_5_reg_719_reg[0]_3 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  output and_ln1348_5_fu_565_p2;
  input icmp_ln890_4_fu_497_p2_carry_i_4_0;
  input icmp_ln890_4_fu_497_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln890_4_fu_497_p2_carry;
  input [0:0]CO;
  input [0:0]\and_ln1348_5_reg_719_reg[0] ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_40 ;
  wire [7:0]\SRL_SIG_reg[1]_41 ;
  wire and_ln1348_5_fu_565_p2;
  wire [0:0]\and_ln1348_5_reg_719_reg[0] ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  wire ap_clk;
  wire icmp_ln890_4_fu_497_p2_carry;
  wire icmp_ln890_4_fu_497_p2_carry_i_11_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_12_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_13_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_14_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_15_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_16_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_17_n_3;
  wire icmp_ln890_4_fu_497_p2_carry_i_4_0;
  wire icmp_ln890_4_fu_497_p2_carry_i_4_1;
  wire icmp_ln890_4_fu_497_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_40 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_40 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_40 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_40 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_40 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_40 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_40 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_40 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [0]),
        .Q(\SRL_SIG_reg[1]_41 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [1]),
        .Q(\SRL_SIG_reg[1]_41 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [2]),
        .Q(\SRL_SIG_reg[1]_41 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [3]),
        .Q(\SRL_SIG_reg[1]_41 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [4]),
        .Q(\SRL_SIG_reg[1]_41 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [5]),
        .Q(\SRL_SIG_reg[1]_41 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [6]),
        .Q(\SRL_SIG_reg[1]_41 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [7]),
        .Q(\SRL_SIG_reg[1]_41 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln1348_5_reg_719[0]_i_2 
       (.I0(CO),
        .I1(\and_ln1348_5_reg_719_reg[0] ),
        .I2(\and_ln1348_5_reg_719_reg[0]_0 ),
        .I3(\and_ln1348_5_reg_719_reg[0]_1 ),
        .I4(\and_ln1348_5_reg_719_reg[0]_2 ),
        .I5(\and_ln1348_5_reg_719_reg[0]_3 ),
        .O(and_ln1348_5_fu_565_p2));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_4_fu_497_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_41 [6]),
        .I4(icmp_ln890_4_fu_497_p2_carry),
        .I5(\SRL_SIG_reg[0]_40 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_4_fu_497_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_40 [5]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_41 [5]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_4_fu_497_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_40 [3]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_41 [3]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_4_fu_497_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_40 [1]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_41 [1]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_4_fu_497_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_41 [7]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_40 [7]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_4_fu_497_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_41 [5]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_40 [5]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_4_fu_497_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_41 [3]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_40 [3]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_4_fu_497_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_41 [1]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_40 [1]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_4_fu_497_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_41 [4]),
        .I4(icmp_ln890_4_fu_497_p2_carry),
        .I5(\SRL_SIG_reg[0]_40 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_4_fu_497_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_41 [2]),
        .I4(icmp_ln890_4_fu_497_p2_carry),
        .I5(\SRL_SIG_reg[0]_40 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_4_fu_497_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_41 [0]),
        .I4(icmp_ln890_4_fu_497_p2_carry),
        .I5(\SRL_SIG_reg[0]_40 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_4_fu_497_p2_carry_i_5
       (.I0(icmp_ln890_4_fu_497_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_40 [6]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_41 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_4_fu_497_p2_carry_i_6
       (.I0(icmp_ln890_4_fu_497_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_40 [4]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_41 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_4_fu_497_p2_carry_i_7
       (.I0(icmp_ln890_4_fu_497_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_40 [2]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_41 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_4_fu_497_p2_carry_i_8
       (.I0(icmp_ln890_4_fu_497_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_40 [0]),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I3(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_41 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_4_fu_497_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_40 [7]),
        .I1(icmp_ln890_4_fu_497_p2_carry_i_4_0),
        .I2(icmp_ln890_4_fu_497_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_41 [7]),
        .O(icmp_ln890_4_fu_497_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49
   (S,
    DI,
    icmp_ln56_9_fu_486_p2_carry_i_4_0,
    icmp_ln56_9_fu_486_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln56_9_fu_486_p2_carry,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  input icmp_ln56_9_fu_486_p2_carry_i_4_0;
  input icmp_ln56_9_fu_486_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_9_fu_486_p2_carry;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_38 ;
  wire [7:0]\SRL_SIG_reg[1]_39 ;
  wire ap_clk;
  wire icmp_ln56_9_fu_486_p2_carry;
  wire icmp_ln56_9_fu_486_p2_carry_i_11_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_12_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_13_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_14_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_15_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_16_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_17_n_3;
  wire icmp_ln56_9_fu_486_p2_carry_i_4_0;
  wire icmp_ln56_9_fu_486_p2_carry_i_4_1;
  wire icmp_ln56_9_fu_486_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_38 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_38 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_38 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_38 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_38 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_38 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_38 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_38 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [0]),
        .Q(\SRL_SIG_reg[1]_39 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [1]),
        .Q(\SRL_SIG_reg[1]_39 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [2]),
        .Q(\SRL_SIG_reg[1]_39 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [3]),
        .Q(\SRL_SIG_reg[1]_39 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [4]),
        .Q(\SRL_SIG_reg[1]_39 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [5]),
        .Q(\SRL_SIG_reg[1]_39 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [6]),
        .Q(\SRL_SIG_reg[1]_39 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [7]),
        .Q(\SRL_SIG_reg[1]_39 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_9_fu_486_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_39 [6]),
        .I4(icmp_ln56_9_fu_486_p2_carry),
        .I5(\SRL_SIG_reg[0]_38 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_9_fu_486_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_38 [5]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_39 [5]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_9_fu_486_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_38 [3]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_39 [3]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_9_fu_486_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_38 [1]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_39 [1]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_9_fu_486_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_39 [7]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_38 [7]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_9_fu_486_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_39 [5]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_38 [5]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_9_fu_486_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_39 [3]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_38 [3]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_9_fu_486_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_39 [1]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_38 [1]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_9_fu_486_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_39 [4]),
        .I4(icmp_ln56_9_fu_486_p2_carry),
        .I5(\SRL_SIG_reg[0]_38 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_9_fu_486_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_39 [2]),
        .I4(icmp_ln56_9_fu_486_p2_carry),
        .I5(\SRL_SIG_reg[0]_38 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_9_fu_486_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_39 [0]),
        .I4(icmp_ln56_9_fu_486_p2_carry),
        .I5(\SRL_SIG_reg[0]_38 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_9_fu_486_p2_carry_i_5
       (.I0(icmp_ln56_9_fu_486_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_38 [6]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_39 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_9_fu_486_p2_carry_i_6
       (.I0(icmp_ln56_9_fu_486_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_38 [4]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_39 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_9_fu_486_p2_carry_i_7
       (.I0(icmp_ln56_9_fu_486_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_38 [2]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_39 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_9_fu_486_p2_carry_i_8
       (.I0(icmp_ln56_9_fu_486_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_38 [0]),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I3(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_39 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_9_fu_486_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_38 [7]),
        .I1(icmp_ln56_9_fu_486_p2_carry_i_4_0),
        .I2(icmp_ln56_9_fu_486_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_39 [7]),
        .O(icmp_ln56_9_fu_486_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50
   (S,
    DI,
    icmp_ln890_3_fu_423_p2_carry_i_4_0,
    icmp_ln890_3_fu_423_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln890_3_fu_423_p2_carry,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  input icmp_ln890_3_fu_423_p2_carry_i_4_0;
  input icmp_ln890_3_fu_423_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln890_3_fu_423_p2_carry;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_30 ;
  wire [7:0]\SRL_SIG_reg[1]_31 ;
  wire ap_clk;
  wire icmp_ln890_3_fu_423_p2_carry;
  wire icmp_ln890_3_fu_423_p2_carry_i_11_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_12_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_13_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_14_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_15_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_16_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_17_n_3;
  wire icmp_ln890_3_fu_423_p2_carry_i_4_0;
  wire icmp_ln890_3_fu_423_p2_carry_i_4_1;
  wire icmp_ln890_3_fu_423_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_30 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_30 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_30 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_30 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_30 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_30 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_30 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_30 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [0]),
        .Q(\SRL_SIG_reg[1]_31 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [1]),
        .Q(\SRL_SIG_reg[1]_31 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [2]),
        .Q(\SRL_SIG_reg[1]_31 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [3]),
        .Q(\SRL_SIG_reg[1]_31 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [4]),
        .Q(\SRL_SIG_reg[1]_31 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [5]),
        .Q(\SRL_SIG_reg[1]_31 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [6]),
        .Q(\SRL_SIG_reg[1]_31 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [7]),
        .Q(\SRL_SIG_reg[1]_31 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_3_fu_423_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_31 [6]),
        .I4(icmp_ln890_3_fu_423_p2_carry),
        .I5(\SRL_SIG_reg[0]_30 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_3_fu_423_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_30 [5]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_31 [5]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_3_fu_423_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_30 [3]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_31 [3]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_3_fu_423_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_30 [1]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_31 [1]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_3_fu_423_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_31 [7]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_30 [7]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_3_fu_423_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_31 [5]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_30 [5]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_3_fu_423_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_31 [3]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_30 [3]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_3_fu_423_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_31 [1]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_30 [1]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_3_fu_423_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_31 [4]),
        .I4(icmp_ln890_3_fu_423_p2_carry),
        .I5(\SRL_SIG_reg[0]_30 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_3_fu_423_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_31 [2]),
        .I4(icmp_ln890_3_fu_423_p2_carry),
        .I5(\SRL_SIG_reg[0]_30 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_3_fu_423_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_31 [0]),
        .I4(icmp_ln890_3_fu_423_p2_carry),
        .I5(\SRL_SIG_reg[0]_30 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_3_fu_423_p2_carry_i_5
       (.I0(icmp_ln890_3_fu_423_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_30 [6]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_31 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_3_fu_423_p2_carry_i_6
       (.I0(icmp_ln890_3_fu_423_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_30 [4]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_31 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_3_fu_423_p2_carry_i_7
       (.I0(icmp_ln890_3_fu_423_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_30 [2]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_31 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_3_fu_423_p2_carry_i_8
       (.I0(icmp_ln890_3_fu_423_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_30 [0]),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I3(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_31 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_3_fu_423_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_30 [7]),
        .I1(icmp_ln890_3_fu_423_p2_carry_i_4_0),
        .I2(icmp_ln890_3_fu_423_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_31 [7]),
        .O(icmp_ln890_3_fu_423_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51
   (S,
    DI,
    icmp_ln890_2_fu_401_p2_carry_i_4_0,
    icmp_ln890_2_fu_401_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln890_2_fu_401_p2_carry,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  input icmp_ln890_2_fu_401_p2_carry_i_4_0;
  input icmp_ln890_2_fu_401_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln890_2_fu_401_p2_carry;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_28 ;
  wire [7:0]\SRL_SIG_reg[1]_29 ;
  wire ap_clk;
  wire icmp_ln890_2_fu_401_p2_carry;
  wire icmp_ln890_2_fu_401_p2_carry_i_11_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_12_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_13_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_14_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_15_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_16_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_17_n_3;
  wire icmp_ln890_2_fu_401_p2_carry_i_4_0;
  wire icmp_ln890_2_fu_401_p2_carry_i_4_1;
  wire icmp_ln890_2_fu_401_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_28 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_28 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_28 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_28 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_28 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_28 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_28 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_28 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [0]),
        .Q(\SRL_SIG_reg[1]_29 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [1]),
        .Q(\SRL_SIG_reg[1]_29 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [2]),
        .Q(\SRL_SIG_reg[1]_29 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [3]),
        .Q(\SRL_SIG_reg[1]_29 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [4]),
        .Q(\SRL_SIG_reg[1]_29 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [5]),
        .Q(\SRL_SIG_reg[1]_29 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [6]),
        .Q(\SRL_SIG_reg[1]_29 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [7]),
        .Q(\SRL_SIG_reg[1]_29 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_2_fu_401_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_29 [6]),
        .I4(icmp_ln890_2_fu_401_p2_carry),
        .I5(\SRL_SIG_reg[0]_28 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_2_fu_401_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_28 [5]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_29 [5]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_2_fu_401_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_28 [3]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_29 [3]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_2_fu_401_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_28 [1]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_29 [1]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_2_fu_401_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_29 [7]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_28 [7]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_2_fu_401_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_29 [5]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_28 [5]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_2_fu_401_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_29 [3]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_28 [3]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_2_fu_401_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_29 [1]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_28 [1]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_2_fu_401_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_29 [4]),
        .I4(icmp_ln890_2_fu_401_p2_carry),
        .I5(\SRL_SIG_reg[0]_28 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_2_fu_401_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_29 [2]),
        .I4(icmp_ln890_2_fu_401_p2_carry),
        .I5(\SRL_SIG_reg[0]_28 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_2_fu_401_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_29 [0]),
        .I4(icmp_ln890_2_fu_401_p2_carry),
        .I5(\SRL_SIG_reg[0]_28 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_2_fu_401_p2_carry_i_5
       (.I0(icmp_ln890_2_fu_401_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_28 [6]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_29 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_2_fu_401_p2_carry_i_6
       (.I0(icmp_ln890_2_fu_401_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_28 [4]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_29 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_2_fu_401_p2_carry_i_7
       (.I0(icmp_ln890_2_fu_401_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_28 [2]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_29 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_2_fu_401_p2_carry_i_8
       (.I0(icmp_ln890_2_fu_401_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_28 [0]),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I3(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_29 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_2_fu_401_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_28 [7]),
        .I1(icmp_ln890_2_fu_401_p2_carry_i_4_0),
        .I2(icmp_ln890_2_fu_401_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_29 [7]),
        .O(icmp_ln890_2_fu_401_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52
   (S,
    DI,
    and_ln1348_3_fu_469_p2,
    icmp_ln56_5_fu_390_p2_carry_i_4_0,
    icmp_ln56_5_fu_390_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln56_5_fu_390_p2_carry,
    CO,
    \and_ln1348_3_reg_714_reg[0] ,
    \and_ln1348_3_reg_714_reg[0]_0 ,
    \and_ln1348_3_reg_714_reg[0]_1 ,
    \and_ln1348_3_reg_714_reg[0]_2 ,
    \and_ln1348_3_reg_714_reg[0]_3 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  output and_ln1348_3_fu_469_p2;
  input icmp_ln56_5_fu_390_p2_carry_i_4_0;
  input icmp_ln56_5_fu_390_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_5_fu_390_p2_carry;
  input [0:0]CO;
  input [0:0]\and_ln1348_3_reg_714_reg[0] ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_26 ;
  wire [7:0]\SRL_SIG_reg[1]_27 ;
  wire and_ln1348_3_fu_469_p2;
  wire [0:0]\and_ln1348_3_reg_714_reg[0] ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  wire ap_clk;
  wire icmp_ln56_5_fu_390_p2_carry;
  wire icmp_ln56_5_fu_390_p2_carry_i_11_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_12_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_13_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_14_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_15_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_16_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_17_n_3;
  wire icmp_ln56_5_fu_390_p2_carry_i_4_0;
  wire icmp_ln56_5_fu_390_p2_carry_i_4_1;
  wire icmp_ln56_5_fu_390_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_26 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_26 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_26 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_26 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_26 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_26 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_26 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_26 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [0]),
        .Q(\SRL_SIG_reg[1]_27 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [1]),
        .Q(\SRL_SIG_reg[1]_27 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [2]),
        .Q(\SRL_SIG_reg[1]_27 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [3]),
        .Q(\SRL_SIG_reg[1]_27 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [4]),
        .Q(\SRL_SIG_reg[1]_27 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [5]),
        .Q(\SRL_SIG_reg[1]_27 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [6]),
        .Q(\SRL_SIG_reg[1]_27 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [7]),
        .Q(\SRL_SIG_reg[1]_27 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln1348_3_reg_714[0]_i_2 
       (.I0(CO),
        .I1(\and_ln1348_3_reg_714_reg[0] ),
        .I2(\and_ln1348_3_reg_714_reg[0]_0 ),
        .I3(\and_ln1348_3_reg_714_reg[0]_1 ),
        .I4(\and_ln1348_3_reg_714_reg[0]_2 ),
        .I5(\and_ln1348_3_reg_714_reg[0]_3 ),
        .O(and_ln1348_3_fu_469_p2));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_5_fu_390_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_27 [6]),
        .I4(icmp_ln56_5_fu_390_p2_carry),
        .I5(\SRL_SIG_reg[0]_26 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_5_fu_390_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_26 [5]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_27 [5]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_5_fu_390_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_26 [3]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_27 [3]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_5_fu_390_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_26 [1]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_27 [1]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_5_fu_390_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_27 [7]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_26 [7]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_5_fu_390_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_27 [5]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_26 [5]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_5_fu_390_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_27 [3]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_26 [3]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_5_fu_390_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_27 [1]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_26 [1]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_5_fu_390_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_27 [4]),
        .I4(icmp_ln56_5_fu_390_p2_carry),
        .I5(\SRL_SIG_reg[0]_26 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_5_fu_390_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_27 [2]),
        .I4(icmp_ln56_5_fu_390_p2_carry),
        .I5(\SRL_SIG_reg[0]_26 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_5_fu_390_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_27 [0]),
        .I4(icmp_ln56_5_fu_390_p2_carry),
        .I5(\SRL_SIG_reg[0]_26 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_5_fu_390_p2_carry_i_5
       (.I0(icmp_ln56_5_fu_390_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_26 [6]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_27 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_5_fu_390_p2_carry_i_6
       (.I0(icmp_ln56_5_fu_390_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_26 [4]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_27 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_5_fu_390_p2_carry_i_7
       (.I0(icmp_ln56_5_fu_390_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_26 [2]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_27 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_5_fu_390_p2_carry_i_8
       (.I0(icmp_ln56_5_fu_390_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_26 [0]),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I3(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_27 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_5_fu_390_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_26 [7]),
        .I1(icmp_ln56_5_fu_390_p2_carry_i_4_0),
        .I2(icmp_ln56_5_fu_390_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_27 [7]),
        .O(icmp_ln56_5_fu_390_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53
   (S,
    DI,
    icmp_ln890_1_fu_327_p2_carry_i_4_0,
    icmp_ln890_1_fu_327_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln890_1_fu_327_p2_carry,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  input icmp_ln890_1_fu_327_p2_carry_i_4_0;
  input icmp_ln890_1_fu_327_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln890_1_fu_327_p2_carry;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_18 ;
  wire [7:0]\SRL_SIG_reg[1]_19 ;
  wire ap_clk;
  wire icmp_ln890_1_fu_327_p2_carry;
  wire icmp_ln890_1_fu_327_p2_carry_i_11_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_12_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_13_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_14_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_15_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_16_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_17_n_3;
  wire icmp_ln890_1_fu_327_p2_carry_i_4_0;
  wire icmp_ln890_1_fu_327_p2_carry_i_4_1;
  wire icmp_ln890_1_fu_327_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_18 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_18 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_18 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_18 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_18 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_18 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [0]),
        .Q(\SRL_SIG_reg[1]_19 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [1]),
        .Q(\SRL_SIG_reg[1]_19 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [2]),
        .Q(\SRL_SIG_reg[1]_19 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [3]),
        .Q(\SRL_SIG_reg[1]_19 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [4]),
        .Q(\SRL_SIG_reg[1]_19 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [5]),
        .Q(\SRL_SIG_reg[1]_19 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [6]),
        .Q(\SRL_SIG_reg[1]_19 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [7]),
        .Q(\SRL_SIG_reg[1]_19 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_1_fu_327_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_19 [6]),
        .I4(icmp_ln890_1_fu_327_p2_carry),
        .I5(\SRL_SIG_reg[0]_18 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_1_fu_327_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_18 [5]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_19 [5]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_1_fu_327_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_18 [3]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_19 [3]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_1_fu_327_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_18 [1]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_19 [1]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_1_fu_327_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_19 [7]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_18 [7]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_1_fu_327_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_19 [5]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_18 [5]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_1_fu_327_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_19 [3]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_18 [3]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_1_fu_327_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_19 [1]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_18 [1]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_1_fu_327_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_19 [4]),
        .I4(icmp_ln890_1_fu_327_p2_carry),
        .I5(\SRL_SIG_reg[0]_18 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_1_fu_327_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_19 [2]),
        .I4(icmp_ln890_1_fu_327_p2_carry),
        .I5(\SRL_SIG_reg[0]_18 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_1_fu_327_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_19 [0]),
        .I4(icmp_ln890_1_fu_327_p2_carry),
        .I5(\SRL_SIG_reg[0]_18 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_1_fu_327_p2_carry_i_5
       (.I0(icmp_ln890_1_fu_327_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_18 [6]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_19 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_1_fu_327_p2_carry_i_6
       (.I0(icmp_ln890_1_fu_327_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_18 [4]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_19 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_1_fu_327_p2_carry_i_7
       (.I0(icmp_ln890_1_fu_327_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_18 [2]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_19 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_1_fu_327_p2_carry_i_8
       (.I0(icmp_ln890_1_fu_327_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_18 [0]),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I3(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_19 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_1_fu_327_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_18 [7]),
        .I1(icmp_ln890_1_fu_327_p2_carry_i_4_0),
        .I2(icmp_ln890_1_fu_327_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_19 [7]),
        .O(icmp_ln890_1_fu_327_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54
   (S,
    DI,
    and_ln1348_1_fu_373_p2,
    icmp_ln890_fu_305_p2_carry_i_4_0,
    icmp_ln890_fu_305_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln890_fu_305_p2_carry,
    CO,
    \and_ln1348_1_reg_709_reg[0] ,
    \and_ln1348_1_reg_709_reg[0]_0 ,
    \and_ln1348_1_reg_709_reg[0]_1 ,
    \and_ln1348_1_reg_709_reg[0]_2 ,
    \and_ln1348_1_reg_709_reg[0]_3 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  output and_ln1348_1_fu_373_p2;
  input icmp_ln890_fu_305_p2_carry_i_4_0;
  input icmp_ln890_fu_305_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln890_fu_305_p2_carry;
  input [0:0]CO;
  input [0:0]\and_ln1348_1_reg_709_reg[0] ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_16 ;
  wire [7:0]\SRL_SIG_reg[1]_17 ;
  wire and_ln1348_1_fu_373_p2;
  wire [0:0]\and_ln1348_1_reg_709_reg[0] ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  wire ap_clk;
  wire icmp_ln890_fu_305_p2_carry;
  wire icmp_ln890_fu_305_p2_carry_i_11_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_12_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_13_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_14_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_15_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_16_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_17_n_3;
  wire icmp_ln890_fu_305_p2_carry_i_4_0;
  wire icmp_ln890_fu_305_p2_carry_i_4_1;
  wire icmp_ln890_fu_305_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_16 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_16 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_16 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_16 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_16 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_16 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_16 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_16 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [0]),
        .Q(\SRL_SIG_reg[1]_17 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [1]),
        .Q(\SRL_SIG_reg[1]_17 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [2]),
        .Q(\SRL_SIG_reg[1]_17 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [3]),
        .Q(\SRL_SIG_reg[1]_17 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [4]),
        .Q(\SRL_SIG_reg[1]_17 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [5]),
        .Q(\SRL_SIG_reg[1]_17 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [6]),
        .Q(\SRL_SIG_reg[1]_17 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [7]),
        .Q(\SRL_SIG_reg[1]_17 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln1348_1_reg_709[0]_i_2 
       (.I0(CO),
        .I1(\and_ln1348_1_reg_709_reg[0] ),
        .I2(\and_ln1348_1_reg_709_reg[0]_0 ),
        .I3(\and_ln1348_1_reg_709_reg[0]_1 ),
        .I4(\and_ln1348_1_reg_709_reg[0]_2 ),
        .I5(\and_ln1348_1_reg_709_reg[0]_3 ),
        .O(and_ln1348_1_fu_373_p2));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_fu_305_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln890_fu_305_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_17 [6]),
        .I4(icmp_ln890_fu_305_p2_carry),
        .I5(\SRL_SIG_reg[0]_16 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_fu_305_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_16 [5]),
        .I1(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_17 [5]),
        .O(icmp_ln890_fu_305_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_fu_305_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_16 [3]),
        .I1(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_17 [3]),
        .O(icmp_ln890_fu_305_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_fu_305_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_16 [1]),
        .I1(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_17 [1]),
        .O(icmp_ln890_fu_305_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_fu_305_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_17 [7]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_16 [7]),
        .O(icmp_ln890_fu_305_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_fu_305_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_17 [5]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_16 [5]),
        .O(icmp_ln890_fu_305_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_fu_305_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_17 [3]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_16 [3]),
        .O(icmp_ln890_fu_305_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln890_fu_305_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_17 [1]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_16 [1]),
        .O(icmp_ln890_fu_305_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_fu_305_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln890_fu_305_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_17 [4]),
        .I4(icmp_ln890_fu_305_p2_carry),
        .I5(\SRL_SIG_reg[0]_16 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_fu_305_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln890_fu_305_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_17 [2]),
        .I4(icmp_ln890_fu_305_p2_carry),
        .I5(\SRL_SIG_reg[0]_16 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln890_fu_305_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln890_fu_305_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_17 [0]),
        .I4(icmp_ln890_fu_305_p2_carry),
        .I5(\SRL_SIG_reg[0]_16 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_fu_305_p2_carry_i_5
       (.I0(icmp_ln890_fu_305_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_16 [6]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_17 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_fu_305_p2_carry_i_6
       (.I0(icmp_ln890_fu_305_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_16 [4]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_17 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_fu_305_p2_carry_i_7
       (.I0(icmp_ln890_fu_305_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_16 [2]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_17 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln890_fu_305_p2_carry_i_8
       (.I0(icmp_ln890_fu_305_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_16 [0]),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I3(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_17 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln890_fu_305_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_16 [7]),
        .I1(icmp_ln890_fu_305_p2_carry_i_4_0),
        .I2(icmp_ln890_fu_305_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_17 [7]),
        .O(icmp_ln890_fu_305_p2_carry_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55
   (S,
    DI,
    icmp_ln56_1_fu_294_p2_carry_i_4_0,
    icmp_ln56_1_fu_294_p2_carry_i_4_1,
    rgb2hsv_data_dout,
    icmp_ln56_1_fu_294_p2_carry,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  input icmp_ln56_1_fu_294_p2_carry_i_4_0;
  input icmp_ln56_1_fu_294_p2_carry_i_4_1;
  input [7:0]rgb2hsv_data_dout;
  input icmp_ln56_1_fu_294_p2_carry;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0]_14 ;
  wire [7:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire icmp_ln56_1_fu_294_p2_carry;
  wire icmp_ln56_1_fu_294_p2_carry_i_11_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_12_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_13_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_14_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_15_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_16_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_17_n_3;
  wire icmp_ln56_1_fu_294_p2_carry_i_4_0;
  wire icmp_ln56_1_fu_294_p2_carry_i_4_1;
  wire icmp_ln56_1_fu_294_p2_carry_i_9_n_3;
  wire [7:0]rgb2hsv_data_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_1_fu_294_p2_carry_i_1
       (.I0(rgb2hsv_data_dout[7]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_9_n_3),
        .I2(rgb2hsv_data_dout[6]),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .I4(icmp_ln56_1_fu_294_p2_carry),
        .I5(\SRL_SIG_reg[0]_14 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_1_fu_294_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_1_fu_294_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_14 [3]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_15 [3]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_1_fu_294_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_1_fu_294_p2_carry_i_14
       (.I0(rgb2hsv_data_dout[7]),
        .I1(\SRL_SIG_reg[1]_15 [7]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_14 [7]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_1_fu_294_p2_carry_i_15
       (.I0(rgb2hsv_data_dout[5]),
        .I1(\SRL_SIG_reg[1]_15 [5]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_14 [5]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_1_fu_294_p2_carry_i_16
       (.I0(rgb2hsv_data_dout[3]),
        .I1(\SRL_SIG_reg[1]_15 [3]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_14 [3]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    icmp_ln56_1_fu_294_p2_carry_i_17
       (.I0(rgb2hsv_data_dout[1]),
        .I1(\SRL_SIG_reg[1]_15 [1]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I4(\SRL_SIG_reg[0]_14 [1]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_1_fu_294_p2_carry_i_2
       (.I0(rgb2hsv_data_dout[5]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_11_n_3),
        .I2(rgb2hsv_data_dout[4]),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .I4(icmp_ln56_1_fu_294_p2_carry),
        .I5(\SRL_SIG_reg[0]_14 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_1_fu_294_p2_carry_i_3
       (.I0(rgb2hsv_data_dout[3]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_12_n_3),
        .I2(rgb2hsv_data_dout[2]),
        .I3(\SRL_SIG_reg[1]_15 [2]),
        .I4(icmp_ln56_1_fu_294_p2_carry),
        .I5(\SRL_SIG_reg[0]_14 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_1_fu_294_p2_carry_i_4
       (.I0(rgb2hsv_data_dout[1]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_13_n_3),
        .I2(rgb2hsv_data_dout[0]),
        .I3(\SRL_SIG_reg[1]_15 [0]),
        .I4(icmp_ln56_1_fu_294_p2_carry),
        .I5(\SRL_SIG_reg[0]_14 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_1_fu_294_p2_carry_i_5
       (.I0(icmp_ln56_1_fu_294_p2_carry_i_14_n_3),
        .I1(\SRL_SIG_reg[0]_14 [6]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_15 [6]),
        .I5(rgb2hsv_data_dout[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_1_fu_294_p2_carry_i_6
       (.I0(icmp_ln56_1_fu_294_p2_carry_i_15_n_3),
        .I1(\SRL_SIG_reg[0]_14 [4]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_15 [4]),
        .I5(rgb2hsv_data_dout[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_1_fu_294_p2_carry_i_7
       (.I0(icmp_ln56_1_fu_294_p2_carry_i_16_n_3),
        .I1(\SRL_SIG_reg[0]_14 [2]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_15 [2]),
        .I5(rgb2hsv_data_dout[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    icmp_ln56_1_fu_294_p2_carry_i_8
       (.I0(icmp_ln56_1_fu_294_p2_carry_i_17_n_3),
        .I1(\SRL_SIG_reg[0]_14 [0]),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I3(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I4(\SRL_SIG_reg[1]_15 [0]),
        .I5(rgb2hsv_data_dout[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_1_fu_294_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(icmp_ln56_1_fu_294_p2_carry_i_4_0),
        .I2(icmp_ln56_1_fu_294_p2_carry_i_4_1),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(icmp_ln56_1_fu_294_p2_carry_i_9_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x
   (imgHelper1_data_full_n,
    imgHelper1_data_empty_n,
    \SRL_SIG_reg[0]_0 ,
    imgHelper1_data_dout,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read,
    \SRL_SIG_reg[1][0] ,
    icmp_ln92_reg_705_pp0_iter1_reg,
    \SRL_SIG_reg[1][0]_0 ,
    ap_rst_n_inv);
  output imgHelper1_data_full_n;
  output imgHelper1_data_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]imgHelper1_data_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][7] ;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln92_reg_705_pp0_iter1_reg;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_rst_n_inv;

  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln92_reg_705_pp0_iter1_reg;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_data_full_n;
  wire internal_empty_n_i_1__32_n_3;
  wire internal_full_n_i_1__32_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__33_n_3 ;
  wire \mOutPtr[1]_i_1__29_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x_shiftReg U_colordetect_accel_fifo_w8_d2_S_x_ram
       (.\B_V_data_1_payload_B_reg[7] (\mOutPtr_reg_n_3_[0] ),
        .\B_V_data_1_payload_B_reg[7]_0 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .ap_clk(ap_clk),
        .icmp_ln92_reg_705_pp0_iter1_reg(icmp_ln92_reg_705_pp0_iter1_reg),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_full_n(imgHelper1_data_full_n));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgHelper1_data_empty_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__32_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_3),
        .Q(imgHelper1_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgHelper1_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_3),
        .Q(imgHelper1_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__33 
       (.I0(imgHelper1_data_empty_n),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__29 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .I3(imgHelper1_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__29_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__33_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__29_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x_shiftReg
   (\SRL_SIG_reg[0]_0 ,
    imgHelper1_data_dout,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    imgHelper1_data_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    icmp_ln92_reg_705_pp0_iter1_reg,
    \SRL_SIG_reg[1][0]_1 );
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]imgHelper1_data_dout;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \B_V_data_1_payload_B_reg[7] ;
  input \B_V_data_1_payload_B_reg[7]_0 ;
  input imgHelper1_data_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input icmp_ln92_reg_705_pp0_iter1_reg;
  input \SRL_SIG_reg[1][0]_1 ;

  wire \B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \SRL_SIG[1][0]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire icmp_ln92_reg_705_pp0_iter1_reg;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_full_n;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(imgHelper1_data_dout));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(imgHelper1_data_full_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(icmp_ln92_reg_705_pp0_iter1_reg),
        .I4(\SRL_SIG_reg[1][0]_1 ),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_3 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_3 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi
   (full_n_reg,
    gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    m_axi_gmem0_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[63] ,
    E);
  output full_n_reg;
  output gmem0_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [7:0]\data_p1_reg[7] ;
  wire [63:0]\data_p2_reg[63] ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_read bus_read
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .full_n_reg(full_n_reg),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .s_ready_t_reg(gmem0_ARREADY));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    DI,
    Q,
    \dout_buf_reg[16]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[17]_0 ,
    \dout_buf_reg[18]_0 ,
    \dout_buf_reg[19]_0 ,
    \dout_buf_reg[20]_0 ,
    \dout_buf_reg[21]_0 ,
    \dout_buf_reg[22]_0 ,
    \dout_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf01_in ,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [3:0]DI;
  output [2:0]Q;
  output \dout_buf_reg[16]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  output \dout_buf_reg[17]_0 ;
  output \dout_buf_reg[18]_0 ;
  output \dout_buf_reg[19]_0 ;
  output \dout_buf_reg[20]_0 ;
  output \dout_buf_reg[21]_0 ;
  output \dout_buf_reg[22]_0 ;
  output \dout_buf_reg[23]_0 ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[34]_i_2_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire \dout_buf_reg[16]_0 ;
  wire \dout_buf_reg[17]_0 ;
  wire \dout_buf_reg[18]_0 ;
  wire \dout_buf_reg[19]_0 ;
  wire \dout_buf_reg[20]_0 ;
  wire \dout_buf_reg[21]_0 ;
  wire \dout_buf_reg[22]_0 ;
  wire \dout_buf_reg[23]_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_3_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[7]_i_1_n_3 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_3;
  wire mem_reg_i_11_n_3;
  wire mem_reg_i_12_n_3;
  wire mem_reg_i_13_n_3;
  wire mem_reg_i_14_n_3;
  wire mem_reg_i_9_n_3;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[7]_i_3_n_3 ;
  wire \waddr[7]_i_4_n_3 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\dout_buf_reg[34]_0 [16]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg[34]_0 [18]),
        .I1(\dout_buf_reg[34]_0 [26]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg[34]_0 [19]),
        .I1(\dout_buf_reg[34]_0 [27]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg[34]_0 [20]),
        .I1(\dout_buf_reg[34]_0 [28]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg[34]_0 [21]),
        .I1(\dout_buf_reg[34]_0 [29]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg[34]_0 [22]),
        .I1(\dout_buf_reg[34]_0 [30]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\dout_buf_reg[34]_0 [23]),
        .I1(\dout_buf_reg[34]_0 [31]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\dout_buf_reg[34]_0 [17]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\dout_buf_reg[34]_0 [18]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\dout_buf_reg[34]_0 [19]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\dout_buf_reg[34]_0 [20]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\dout_buf_reg[34]_0 [21]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\dout_buf_reg[34]_0 [22]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\dout_buf_reg[34]_0 [23]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg[34]_0 [16]),
        .I1(\dout_buf_reg[34]_0 [24]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg[34]_0 [17]),
        .I1(\dout_buf_reg[34]_0 [25]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_3),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_3 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_3),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(Q[1]),
        .I2(empty_n_i_3__0_n_3),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem0_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3_n_3),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .O(\mOutPtr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(DI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(DI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(DI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_35,mem_reg_n_36}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10_n_3),
        .I4(pop),
        .I5(mem_reg_i_11_n_3),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_3),
        .O(mem_reg_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_3));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10_n_3),
        .I4(pop),
        .I5(mem_reg_i_11_n_3),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_3),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_3),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_3),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_3),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_3),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10_n_3),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem0_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(DI[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem0_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2_n_3),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem0_RVALID),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.last_split ,
    pout17_out,
    sel,
    D,
    \q_reg[11]_0 ,
    \bus_wide_gen.data_buf1__0 ,
    \q_reg[11]_1 ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    \q_reg[11]_2 ,
    SR,
    in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \pout_reg[3] ,
    beat_valid,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem0_ARREADY,
    data_vld_reg_0,
    data_vld_reg_1,
    fifo_rctl_ready,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[11]_3 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf01_in ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.last_split ;
  output pout17_out;
  output sel;
  output [23:0]D;
  output [1:0]\q_reg[11]_0 ;
  output \bus_wide_gen.data_buf1__0 ;
  output \q_reg[11]_1 ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  output \q_reg[11]_2 ;
  output [0:0]SR;
  output [3:0]in;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [32:0]\pout_reg[3] ;
  input beat_valid;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.len_cnt_reg[0] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem0_ARREADY;
  input data_vld_reg_0;
  input data_vld_reg_1;
  input fifo_rctl_ready;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [1:0]\q_reg[11]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;

  wire [23:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_3 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1_n_3;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_i_4_n_3;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2_n_3;
  wire [3:0]in;
  wire m_axi_gmem0_ARREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire [32:0]\pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire [1:0]\q_reg[11]_0 ;
  wire \q_reg[11]_1 ;
  wire \q_reg[11]_2 ;
  wire [1:0]\q_reg[11]_3 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_3_[0] ;
  wire \q_reg_n_3_[1] ;
  wire \q_reg_n_3_[2] ;
  wire \q_reg_n_3_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_3 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_3 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [16]),
        .I4(\pout_reg[3] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [17]),
        .I4(\pout_reg[3] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [18]),
        .I4(\pout_reg[3] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [19]),
        .I4(\pout_reg[3] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [20]),
        .I4(\pout_reg[3] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [21]),
        .I4(\pout_reg[3] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [22]),
        .I4(\pout_reg[3] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\q_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\pout_reg[3] [23]),
        .I4(\pout_reg[3] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\q_reg[11]_0 [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .O(\q_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\pout_reg[3] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\pout_reg[3] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.first_split ),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .I2(\bus_wide_gen.split_cnt__5 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(sel),
        .O(data_vld_i_1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_3_n_3),
        .I5(empty_n_i_4_n_3),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(Q[2]),
        .I1(\q_reg_n_3_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_3_[1] ),
        .O(empty_n_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_3_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_3_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_n_i_4_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_3),
        .I2(pop0),
        .I3(data_vld_reg_n_3),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_3),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem0_ARREADY),
        .I1(data_vld_reg_0),
        .I2(fifo_burst_ready),
        .I3(data_vld_reg_1),
        .I4(fifo_rctl_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\q_reg[11]_3 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\q_reg[11]_3 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(sel),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[2] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(sel),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(sel),
        .O(\pout[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(sel),
        .I1(\bus_wide_gen.last_split ),
        .I2(\pout_reg[3] [32]),
        .I3(beat_valid),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\q_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\q_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    E,
    D,
    S,
    align_len0,
    invalid_len_event0,
    \q_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    p_20_in,
    Q,
    sect_cnt0,
    last_sect_carry__3,
    fifo_rreq_valid_buf_reg,
    CO,
    fifo_rreq_valid_buf_reg_0,
    full_n_reg_0,
    last_sect_carry__3_0,
    \q_reg[63]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [0:0]E;
  output [51:0]D;
  output [1:0]S;
  output [0:0]align_len0;
  output invalid_len_event0;
  output [63:0]\q_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input p_20_in;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_carry__3;
  input fifo_rreq_valid_buf_reg;
  input [0:0]CO;
  input fifo_rreq_valid_buf_reg_0;
  input [0:0]full_n_reg_0;
  input [3:0]last_sect_carry__3_0;
  input [63:0]\q_reg[63]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [1:0]S;
  wire [0:0]align_len0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__0_n_3;
  wire data_vld_reg_n_3;
  wire [64:64]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__0_n_3;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire [4:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][30]_srl5_n_3 ;
  wire \mem_reg[4][31]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][33]_srl5_n_3 ;
  wire \mem_reg[4][34]_srl5_n_3 ;
  wire \mem_reg[4][35]_srl5_n_3 ;
  wire \mem_reg[4][36]_srl5_n_3 ;
  wire \mem_reg[4][37]_srl5_n_3 ;
  wire \mem_reg[4][38]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][43]_srl5_n_3 ;
  wire \mem_reg[4][44]_srl5_n_3 ;
  wire \mem_reg[4][45]_srl5_n_3 ;
  wire \mem_reg[4][46]_srl5_n_3 ;
  wire \mem_reg[4][47]_srl5_n_3 ;
  wire \mem_reg[4][48]_srl5_n_3 ;
  wire \mem_reg[4][49]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][50]_srl5_n_3 ;
  wire \mem_reg[4][51]_srl5_n_3 ;
  wire \mem_reg[4][52]_srl5_n_3 ;
  wire \mem_reg[4][53]_srl5_n_3 ;
  wire \mem_reg[4][54]_srl5_n_3 ;
  wire \mem_reg[4][55]_srl5_n_3 ;
  wire \mem_reg[4][56]_srl5_n_3 ;
  wire \mem_reg[4][57]_srl5_n_3 ;
  wire \mem_reg[4][58]_srl5_n_3 ;
  wire \mem_reg[4][59]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][60]_srl5_n_3 ;
  wire \mem_reg[4][61]_srl5_n_3 ;
  wire \mem_reg[4][62]_srl5_n_3 ;
  wire \mem_reg[4][63]_srl5_n_3 ;
  wire \mem_reg[4][64]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [63:0]\q_reg[63]_0 ;
  wire [63:0]\q_reg[63]_1 ;
  wire rs2f_rreq_ack;
  wire [50:0]sect_cnt0;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[31]_i_2 
       (.I0(fifo_rreq_data),
        .O(align_len0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__0
       (.I0(next_rreq),
        .I1(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(CO),
        .I3(p_20_in),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_3),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_3),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_3),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__0_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_carry__3_0[3]),
        .I1(last_sect_carry__3[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[1]),
        .I2(last_sect_carry__3[1]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3_0[2]),
        .I5(last_sect_carry__3[3]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [62]),
        .Q(\mem_reg[4][62]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [63]),
        .Q(\mem_reg[4][63]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[2] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_3 ),
        .Q(fifo_rreq_data),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    \bus_wide_gen.len_cnt_reg[1] ,
    E,
    p_20_in,
    rreq_handling_reg,
    SR,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    sel,
    pout17_out,
    beat_valid,
    empty_n_reg_1,
    \bus_wide_gen.last_split ,
    Q,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_burst_ready,
    invalid_len_event,
    rreq_handling_reg_1,
    \sect_addr_buf_reg[0] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0] );
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output \bus_wide_gen.len_cnt_reg[1] ;
  output [0:0]E;
  output p_20_in;
  output rreq_handling_reg;
  output [0:0]SR;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input sel;
  input pout17_out;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input \bus_wide_gen.last_split ;
  input [3:0]Q;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_burst_ready;
  input invalid_len_event;
  input rreq_handling_reg_1;
  input [0:0]\sect_addr_buf_reg[0] ;
  input [1:0]\sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1;
  wire data_vld_i_1__1_n_3;
  wire data_vld_reg_0;
  wire empty_n_i_1__1_n_3;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__1_n_3;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pout17_out;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[3]_i_1_n_3 ;
  wire \pout[3]_i_2_n_3 ;
  wire [3:0]pout_reg;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire [1:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\bus_wide_gen.len_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[3]_1 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_3),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_3),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__1_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(sel),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(empty_n_reg_1),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[0]_i_1_n_3 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[1]_i_1_n_3 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[2]_i_1_n_3 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[3]_i_2_n_3 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[0] ),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(\sect_end_buf_reg[1] [0]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\sect_end_buf_reg[1] [1]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[3]_1 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    m_axi_gmem0_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[63] ,
    E);
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire align_len;
  wire [31:31]align_len0;
  wire \align_len_reg_n_3_[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_3 ;
  wire \beat_len_buf[1]_i_3_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_4 ;
  wire \beat_len_buf_reg[1]_i_1_n_5 ;
  wire \beat_len_buf_reg[1]_i_1_n_6 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_4 ;
  wire \beat_len_buf_reg[5]_i_1_n_5 ;
  wire \beat_len_buf_reg[5]_i_1_n_6 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_5 ;
  wire \beat_len_buf_reg[9]_i_1_n_6 ;
  wire beat_valid;
  wire buff_rdata_n_12;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_3 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_3 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[1] ;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [7:0]\data_p1_reg[7] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [34:34]data_pack;
  wire [63:0]end_addr;
  wire \end_addr_buf[11]_i_2_n_3 ;
  wire \end_addr_buf[11]_i_3_n_3 ;
  wire \end_addr_buf[11]_i_4_n_3 ;
  wire \end_addr_buf[11]_i_5_n_3 ;
  wire \end_addr_buf[15]_i_2_n_3 ;
  wire \end_addr_buf[15]_i_3_n_3 ;
  wire \end_addr_buf[15]_i_4_n_3 ;
  wire \end_addr_buf[15]_i_5_n_3 ;
  wire \end_addr_buf[19]_i_2_n_3 ;
  wire \end_addr_buf[19]_i_3_n_3 ;
  wire \end_addr_buf[19]_i_4_n_3 ;
  wire \end_addr_buf[19]_i_5_n_3 ;
  wire \end_addr_buf[23]_i_2_n_3 ;
  wire \end_addr_buf[23]_i_3_n_3 ;
  wire \end_addr_buf[23]_i_4_n_3 ;
  wire \end_addr_buf[23]_i_5_n_3 ;
  wire \end_addr_buf[27]_i_2_n_3 ;
  wire \end_addr_buf[27]_i_3_n_3 ;
  wire \end_addr_buf[27]_i_4_n_3 ;
  wire \end_addr_buf[27]_i_5_n_3 ;
  wire \end_addr_buf[31]_i_2_n_3 ;
  wire \end_addr_buf[31]_i_3_n_3 ;
  wire \end_addr_buf[31]_i_4_n_3 ;
  wire \end_addr_buf[31]_i_5_n_3 ;
  wire \end_addr_buf[3]_i_2_n_3 ;
  wire \end_addr_buf[3]_i_3_n_3 ;
  wire \end_addr_buf[3]_i_4_n_3 ;
  wire \end_addr_buf[3]_i_5_n_3 ;
  wire \end_addr_buf[7]_i_2_n_3 ;
  wire \end_addr_buf[7]_i_3_n_3 ;
  wire \end_addr_buf[7]_i_4_n_3 ;
  wire \end_addr_buf[7]_i_5_n_3 ;
  wire \end_addr_buf_reg[11]_i_1_n_3 ;
  wire \end_addr_buf_reg[11]_i_1_n_4 ;
  wire \end_addr_buf_reg[11]_i_1_n_5 ;
  wire \end_addr_buf_reg[11]_i_1_n_6 ;
  wire \end_addr_buf_reg[15]_i_1_n_3 ;
  wire \end_addr_buf_reg[15]_i_1_n_4 ;
  wire \end_addr_buf_reg[15]_i_1_n_5 ;
  wire \end_addr_buf_reg[15]_i_1_n_6 ;
  wire \end_addr_buf_reg[19]_i_1_n_3 ;
  wire \end_addr_buf_reg[19]_i_1_n_4 ;
  wire \end_addr_buf_reg[19]_i_1_n_5 ;
  wire \end_addr_buf_reg[19]_i_1_n_6 ;
  wire \end_addr_buf_reg[23]_i_1_n_3 ;
  wire \end_addr_buf_reg[23]_i_1_n_4 ;
  wire \end_addr_buf_reg[23]_i_1_n_5 ;
  wire \end_addr_buf_reg[23]_i_1_n_6 ;
  wire \end_addr_buf_reg[27]_i_1_n_3 ;
  wire \end_addr_buf_reg[27]_i_1_n_4 ;
  wire \end_addr_buf_reg[27]_i_1_n_5 ;
  wire \end_addr_buf_reg[27]_i_1_n_6 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_4 ;
  wire \end_addr_buf_reg[31]_i_1_n_5 ;
  wire \end_addr_buf_reg[31]_i_1_n_6 ;
  wire \end_addr_buf_reg[35]_i_1_n_3 ;
  wire \end_addr_buf_reg[35]_i_1_n_4 ;
  wire \end_addr_buf_reg[35]_i_1_n_5 ;
  wire \end_addr_buf_reg[35]_i_1_n_6 ;
  wire \end_addr_buf_reg[39]_i_1_n_3 ;
  wire \end_addr_buf_reg[39]_i_1_n_4 ;
  wire \end_addr_buf_reg[39]_i_1_n_5 ;
  wire \end_addr_buf_reg[39]_i_1_n_6 ;
  wire \end_addr_buf_reg[3]_i_1_n_3 ;
  wire \end_addr_buf_reg[3]_i_1_n_4 ;
  wire \end_addr_buf_reg[3]_i_1_n_5 ;
  wire \end_addr_buf_reg[3]_i_1_n_6 ;
  wire \end_addr_buf_reg[43]_i_1_n_3 ;
  wire \end_addr_buf_reg[43]_i_1_n_4 ;
  wire \end_addr_buf_reg[43]_i_1_n_5 ;
  wire \end_addr_buf_reg[43]_i_1_n_6 ;
  wire \end_addr_buf_reg[47]_i_1_n_3 ;
  wire \end_addr_buf_reg[47]_i_1_n_4 ;
  wire \end_addr_buf_reg[47]_i_1_n_5 ;
  wire \end_addr_buf_reg[47]_i_1_n_6 ;
  wire \end_addr_buf_reg[51]_i_1_n_3 ;
  wire \end_addr_buf_reg[51]_i_1_n_4 ;
  wire \end_addr_buf_reg[51]_i_1_n_5 ;
  wire \end_addr_buf_reg[51]_i_1_n_6 ;
  wire \end_addr_buf_reg[55]_i_1_n_3 ;
  wire \end_addr_buf_reg[55]_i_1_n_4 ;
  wire \end_addr_buf_reg[55]_i_1_n_5 ;
  wire \end_addr_buf_reg[55]_i_1_n_6 ;
  wire \end_addr_buf_reg[59]_i_1_n_3 ;
  wire \end_addr_buf_reg[59]_i_1_n_4 ;
  wire \end_addr_buf_reg[59]_i_1_n_5 ;
  wire \end_addr_buf_reg[59]_i_1_n_6 ;
  wire \end_addr_buf_reg[63]_i_1_n_4 ;
  wire \end_addr_buf_reg[63]_i_1_n_5 ;
  wire \end_addr_buf_reg[63]_i_1_n_6 ;
  wire \end_addr_buf_reg[7]_i_1_n_3 ;
  wire \end_addr_buf_reg[7]_i_1_n_4 ;
  wire \end_addr_buf_reg[7]_i_1_n_5 ;
  wire \end_addr_buf_reg[7]_i_1_n_6 ;
  wire \end_addr_buf_reg_n_3_[0] ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[1] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_ready;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_i_4_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1_n_3;
  wire first_sect_carry__1_i_2_n_3;
  wire first_sect_carry__1_i_3_n_3;
  wire first_sect_carry__1_i_4_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1_n_3;
  wire first_sect_carry__2_i_2_n_3;
  wire first_sect_carry__2_i_3_n_3;
  wire first_sect_carry__2_i_4_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1_n_3;
  wire first_sect_carry__3_i_2_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_3;
  wire last_sect_carry__0_i_2_n_3;
  wire last_sect_carry__0_i_3_n_3;
  wire last_sect_carry__0_i_4_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1_n_3;
  wire last_sect_carry__1_i_2_n_3;
  wire last_sect_carry__1_i_3_n_3;
  wire last_sect_carry__1_i_4_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1_n_3;
  wire last_sect_carry__2_i_2_n_3;
  wire last_sect_carry__2_i_3_n_3;
  wire last_sect_carry__2_i_4_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1_n_3;
  wire last_sect_carry_i_2_n_3;
  wire last_sect_carry_i_3_n_3;
  wire last_sect_carry_i_4_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire mOutPtr19_out;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_3;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:0]sect_addr;
  wire \sect_addr_buf_reg_n_3_[0] ;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[1] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_end_buf_reg_n_3_[0] ;
  wire \sect_end_buf_reg_n_3_[1] ;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_1_n_3 ;
  wire \sect_len_buf[9]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[0] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[1] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[0] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[1] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[32] ;
  wire \start_addr_reg_n_3_[33] ;
  wire \start_addr_reg_n_3_[34] ;
  wire \start_addr_reg_n_3_[35] ;
  wire \start_addr_reg_n_3_[36] ;
  wire \start_addr_reg_n_3_[37] ;
  wire \start_addr_reg_n_3_[38] ;
  wire \start_addr_reg_n_3_[39] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[40] ;
  wire \start_addr_reg_n_3_[41] ;
  wire \start_addr_reg_n_3_[42] ;
  wire \start_addr_reg_n_3_[43] ;
  wire \start_addr_reg_n_3_[44] ;
  wire \start_addr_reg_n_3_[45] ;
  wire \start_addr_reg_n_3_[46] ;
  wire \start_addr_reg_n_3_[47] ;
  wire \start_addr_reg_n_3_[48] ;
  wire \start_addr_reg_n_3_[49] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[50] ;
  wire \start_addr_reg_n_3_[51] ;
  wire \start_addr_reg_n_3_[52] ;
  wire \start_addr_reg_n_3_[53] ;
  wire \start_addr_reg_n_3_[54] ;
  wire \start_addr_reg_n_3_[55] ;
  wire \start_addr_reg_n_3_[56] ;
  wire \start_addr_reg_n_3_[57] ;
  wire \start_addr_reg_n_3_[58] ;
  wire \start_addr_reg_n_3_[59] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[60] ;
  wire \start_addr_reg_n_3_[61] ;
  wire \start_addr_reg_n_3_[62] ;
  wire \start_addr_reg_n_3_[63] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0),
        .Q(\align_len_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_3_[31] ),
        .I1(\start_addr_reg_n_3_[1] ),
        .O(\beat_len_buf[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_3_[31] ),
        .I1(\start_addr_reg_n_3_[0] ),
        .O(\beat_len_buf[1]_i_3_n_3 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_3 ,\beat_len_buf_reg[1]_i_1_n_4 ,\beat_len_buf_reg[1]_i_1_n_5 ,\beat_len_buf_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\beat_len_buf[1]_i_2_n_3 ,\beat_len_buf[1]_i_3_n_3 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_3 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_3 ,\beat_len_buf_reg[5]_i_1_n_4 ,\beat_len_buf_reg[5]_i_1_n_5 ,\beat_len_buf_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_3 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_4 ,\beat_len_buf_reg[9]_i_1_n_5 ,\beat_len_buf_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[16]_0 (buff_rdata_n_12),
        .\dout_buf_reg[17]_0 (buff_rdata_n_46),
        .\dout_buf_reg[18]_0 (buff_rdata_n_47),
        .\dout_buf_reg[19]_0 (buff_rdata_n_48),
        .\dout_buf_reg[20]_0 (buff_rdata_n_49),
        .\dout_buf_reg[21]_0 (buff_rdata_n_50),
        .\dout_buf_reg[22]_0 (buff_rdata_n_51),
        .\dout_buf_reg[23]_0 (buff_rdata_n_52),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45}),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 }),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(\bus_wide_gen.fifo_burst_n_40 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_47),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_48),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_49),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_50),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_51),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_52),
        .\bus_wide_gen.data_buf_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_3_[23] ,\bus_wide_gen.data_buf_reg_n_3_[22] ,\bus_wide_gen.data_buf_reg_n_3_[21] ,\bus_wide_gen.data_buf_reg_n_3_[20] ,\bus_wide_gen.data_buf_reg_n_3_[19] ,\bus_wide_gen.data_buf_reg_n_3_[18] ,\bus_wide_gen.data_buf_reg_n_3_[17] ,\bus_wide_gen.data_buf_reg_n_3_[16] ,\bus_wide_gen.data_buf_reg_n_3_[15] ,\bus_wide_gen.data_buf_reg_n_3_[14] ,\bus_wide_gen.data_buf_reg_n_3_[13] ,\bus_wide_gen.data_buf_reg_n_3_[12] ,\bus_wide_gen.data_buf_reg_n_3_[11] ,\bus_wide_gen.data_buf_reg_n_3_[10] ,\bus_wide_gen.data_buf_reg_n_3_[9] ,\bus_wide_gen.data_buf_reg_n_3_[8] }),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_12),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_46),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_8),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_46 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_45 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .data_vld_reg_1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .pout17_out(pout17_out),
        .\pout_reg[3] ({data_pack,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45}),
        .\pout_reg[3]_0 (fifo_rctl_n_5),
        .\pout_reg[3]_1 (fifo_rctl_n_4),
        .\q_reg[11]_0 (\bus_wide_gen.data_buf1 ),
        .\q_reg[11]_1 (\bus_wide_gen.fifo_burst_n_34 ),
        .\q_reg[11]_2 (\bus_wide_gen.fifo_burst_n_39 ),
        .\q_reg[11]_3 ({\sect_addr_buf_reg_n_3_[1] ,\sect_addr_buf_reg_n_3_[0] }),
        .\q_reg[8]_0 (\sect_end_buf_reg_n_3_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_3_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_38 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_36 ),
        .sel(push));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem0_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem0_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem0_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem0_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem0_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem0_ARADDR[34]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem0_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem0_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem0_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem0_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem0_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem0_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem0_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem0_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem0_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem0_ARADDR[42]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem0_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem0_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem0_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem0_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem0_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem0_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem0_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem0_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem0_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem0_ARADDR[50]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem0_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem0_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem0_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem0_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem0_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem0_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem0_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem0_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem0_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem0_ARADDR[58]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem0_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem0_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem0_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem0_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem0_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_2 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_3 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_4 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_5 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_2 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_3 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_4 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_5 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_2 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_3 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_4 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_5 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_2 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_3 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_4 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_5 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_3 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_4 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_5 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_2 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_3 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_4 
       (.I0(\start_addr_reg_n_3_[1] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_5 
       (.I0(\start_addr_reg_n_3_[0] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_4 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_5 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_5_n_3 ));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1 
       (.CI(\end_addr_buf_reg[7]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[11]_i_1_n_3 ,\end_addr_buf_reg[11]_i_1_n_4 ,\end_addr_buf_reg[11]_i_1_n_5 ,\end_addr_buf_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] }),
        .O(end_addr[11:8]),
        .S({\end_addr_buf[11]_i_2_n_3 ,\end_addr_buf[11]_i_3_n_3 ,\end_addr_buf[11]_i_4_n_3 ,\end_addr_buf[11]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1 
       (.CI(\end_addr_buf_reg[11]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[15]_i_1_n_3 ,\end_addr_buf_reg[15]_i_1_n_4 ,\end_addr_buf_reg[15]_i_1_n_5 ,\end_addr_buf_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2_n_3 ,\end_addr_buf[15]_i_3_n_3 ,\end_addr_buf[15]_i_4_n_3 ,\end_addr_buf[15]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1 
       (.CI(\end_addr_buf_reg[15]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[19]_i_1_n_3 ,\end_addr_buf_reg[19]_i_1_n_4 ,\end_addr_buf_reg[19]_i_1_n_5 ,\end_addr_buf_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] }),
        .O(end_addr[19:16]),
        .S({\end_addr_buf[19]_i_2_n_3 ,\end_addr_buf[19]_i_3_n_3 ,\end_addr_buf[19]_i_4_n_3 ,\end_addr_buf[19]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1 
       (.CI(\end_addr_buf_reg[19]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[23]_i_1_n_3 ,\end_addr_buf_reg[23]_i_1_n_4 ,\end_addr_buf_reg[23]_i_1_n_5 ,\end_addr_buf_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] }),
        .O(end_addr[23:20]),
        .S({\end_addr_buf[23]_i_2_n_3 ,\end_addr_buf[23]_i_3_n_3 ,\end_addr_buf[23]_i_4_n_3 ,\end_addr_buf[23]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1 
       (.CI(\end_addr_buf_reg[23]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[27]_i_1_n_3 ,\end_addr_buf_reg[27]_i_1_n_4 ,\end_addr_buf_reg[27]_i_1_n_5 ,\end_addr_buf_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] }),
        .O(end_addr[27:24]),
        .S({\end_addr_buf[27]_i_2_n_3 ,\end_addr_buf[27]_i_3_n_3 ,\end_addr_buf[27]_i_4_n_3 ,\end_addr_buf[27]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[27]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[31]_i_1_n_3 ,\end_addr_buf_reg[31]_i_1_n_4 ,\end_addr_buf_reg[31]_i_1_n_5 ,\end_addr_buf_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] }),
        .O(end_addr[31:28]),
        .S({\end_addr_buf[31]_i_2_n_3 ,\end_addr_buf[31]_i_3_n_3 ,\end_addr_buf[31]_i_4_n_3 ,\end_addr_buf[31]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[35]_i_1 
       (.CI(\end_addr_buf_reg[31]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[35]_i_1_n_3 ,\end_addr_buf_reg[35]_i_1_n_4 ,\end_addr_buf_reg[35]_i_1_n_5 ,\end_addr_buf_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[35:32]),
        .S({\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] ,\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] }));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[39]_i_1 
       (.CI(\end_addr_buf_reg[35]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[39]_i_1_n_3 ,\end_addr_buf_reg[39]_i_1_n_4 ,\end_addr_buf_reg[39]_i_1_n_5 ,\end_addr_buf_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[39:36]),
        .S({\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] ,\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[3]_i_1_n_3 ,\end_addr_buf_reg[3]_i_1_n_4 ,\end_addr_buf_reg[3]_i_1_n_5 ,\end_addr_buf_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] ,\start_addr_reg_n_3_[1] ,\start_addr_reg_n_3_[0] }),
        .O(end_addr[3:0]),
        .S({\end_addr_buf[3]_i_2_n_3 ,\end_addr_buf[3]_i_3_n_3 ,\end_addr_buf[3]_i_4_n_3 ,\end_addr_buf[3]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[43]_i_1 
       (.CI(\end_addr_buf_reg[39]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[43]_i_1_n_3 ,\end_addr_buf_reg[43]_i_1_n_4 ,\end_addr_buf_reg[43]_i_1_n_5 ,\end_addr_buf_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[43:40]),
        .S({\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] ,\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] }));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[47]_i_1 
       (.CI(\end_addr_buf_reg[43]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[47]_i_1_n_3 ,\end_addr_buf_reg[47]_i_1_n_4 ,\end_addr_buf_reg[47]_i_1_n_5 ,\end_addr_buf_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[47:44]),
        .S({\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] ,\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] }));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[51]_i_1 
       (.CI(\end_addr_buf_reg[47]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[51]_i_1_n_3 ,\end_addr_buf_reg[51]_i_1_n_4 ,\end_addr_buf_reg[51]_i_1_n_5 ,\end_addr_buf_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[51:48]),
        .S({\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] ,\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] }));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[55]_i_1 
       (.CI(\end_addr_buf_reg[51]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[55]_i_1_n_3 ,\end_addr_buf_reg[55]_i_1_n_4 ,\end_addr_buf_reg[55]_i_1_n_5 ,\end_addr_buf_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[55:52]),
        .S({\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] ,\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] }));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[59]_i_1 
       (.CI(\end_addr_buf_reg[55]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[59]_i_1_n_3 ,\end_addr_buf_reg[59]_i_1_n_4 ,\end_addr_buf_reg[59]_i_1_n_5 ,\end_addr_buf_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[59:56]),
        .S({\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] ,\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[59]_i_1_n_3 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3],\end_addr_buf_reg[63]_i_1_n_4 ,\end_addr_buf_reg[63]_i_1_n_5 ,\end_addr_buf_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[63:60]),
        .S({\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] ,\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1 
       (.CI(\end_addr_buf_reg[3]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[7]_i_1_n_3 ,\end_addr_buf_reg[7]_i_1_n_4 ,\end_addr_buf_reg[7]_i_1_n_5 ,\end_addr_buf_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] }),
        .O(end_addr[7:4]),
        .S({\end_addr_buf[7]_i_2_n_3 ,\end_addr_buf[7]_i_3_n_3 ,\end_addr_buf[7]_i_4_n_3 ,\end_addr_buf[7]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q(\bus_wide_gen.len_cnt_reg [3:0]),
        .SR(fifo_rctl_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_13),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_8),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_6),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_14),
        .data_vld_reg_0(fifo_rctl_n_4),
        .empty_n_reg_0(fifo_rctl_n_5),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[0] (fifo_rctl_n_16),
        .\end_addr_buf_reg[1] (fifo_rctl_n_15),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .p_20_in(p_20_in),
        .pout17_out(pout17_out),
        .rreq_handling_reg(fifo_rctl_n_11),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_3),
        .\sect_addr_buf_reg[0] (first_sect),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_3_[0] ),
        .\sect_end_buf_reg[1] ({\end_addr_buf_reg_n_3_[1] ,\end_addr_buf_reg_n_3_[0] }),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_3_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_36 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .sel(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58}),
        .E(fifo_rreq_n_6),
        .Q({\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] ,\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] ,\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] ,\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] ,\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] ,\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] ,\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] ,\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] ,\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] ,\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] ,\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] ,\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] ,\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] ,\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] ,\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] ,\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] ,\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .S({fifo_rreq_n_59,fifo_rreq_n_60}),
        .align_len0(align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_3),
        .fifo_rreq_valid_buf_reg_0(rreq_handling_reg_n_3),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[0] }),
        .last_sect_carry__3_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .\q_reg[63]_0 ({fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126}),
        .\q_reg[63]_1 (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_3),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3,first_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_3_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_3_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_3_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_3_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_3,first_sect_carry__1_i_2_n_3,first_sect_carry__1_i_3_n_3,first_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_3_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_3_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_3_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_3_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_3,first_sect_carry__2_i_2_n_3,first_sect_carry__2_i_3_n_3,first_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_3_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_3_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_3_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_3_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_3,first_sect_carry__3_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_3_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_3_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__3_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_3_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_3_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_3_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_3_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_3,last_sect_carry_i_2_n_3,last_sect_carry_i_3_n_3,last_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_3,last_sect_carry__0_i_2_n_3,last_sect_carry__0_i_3_n_3,last_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_3_[23] ),
        .O(last_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_3_[20] ),
        .O(last_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(last_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_3_[14] ),
        .O(last_sect_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_3,last_sect_carry__1_i_2_n_3,last_sect_carry__1_i_3_n_3,last_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_3_[35] ),
        .O(last_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_3_[32] ),
        .O(last_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_3_[29] ),
        .O(last_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_3_[26] ),
        .O(last_sect_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_3,last_sect_carry__2_i_2_n_3,last_sect_carry__2_i_3_n_3,last_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_3_[47] ),
        .O(last_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(last_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(last_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(last_sect_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_59,fifo_rreq_n_60}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(last_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(last_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_3_[5] ),
        .O(last_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_3_[2] ),
        .O(last_sect_carry_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(rreq_handling_reg_n_3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .\data_p1_reg[7]_0 (\data_p1_reg[7] ),
        .\data_p2_reg[7]_0 ({\bus_wide_gen.data_buf_reg_n_3_[7] ,\bus_wide_gen.data_buf_reg_n_3_[6] ,\bus_wide_gen.data_buf_reg_n_3_[5] ,\bus_wide_gen.data_buf_reg_n_3_[4] ,\bus_wide_gen.data_buf_reg_n_3_[3] ,\bus_wide_gen.data_buf_reg_n_3_[2] ,\bus_wide_gen.data_buf_reg_n_3_[1] ,\bus_wide_gen.data_buf_reg_n_3_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice rs_rreq
       (.E(E),
        .Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .\data_p1_reg[63]_0 (rs2f_rreq_data),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_3_[0] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_3_[1] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_58),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_57),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_36),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_35),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_56),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(\sect_end_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_15),
        .Q(\sect_end_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .I2(\end_addr_buf_reg_n_3_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .I2(\end_addr_buf_reg_n_3_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .I2(\end_addr_buf_reg_n_3_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .I2(\end_addr_buf_reg_n_3_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .I2(\end_addr_buf_reg_n_3_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .I2(\end_addr_buf_reg_n_3_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .I2(\end_addr_buf_reg_n_3_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .I2(\end_addr_buf_reg_n_3_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .I2(\end_addr_buf_reg_n_3_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .I2(\end_addr_buf_reg_n_3_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[0] ),
        .Q(\start_addr_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[1] ),
        .Q(\start_addr_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_126),
        .Q(\start_addr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_116),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_115),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_114),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_113),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_112),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_111),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_110),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_109),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_108),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_107),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_125),
        .Q(\start_addr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_106),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_105),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_104),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_103),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_102),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_101),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_100),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_122),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_3_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_3_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_3_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_3_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_3_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_3_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_121),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_3_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_120),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_119),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_118),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_117),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \data_p1_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    rs2f_rreq_ack,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    \data_p2_reg[63]_0 ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [63:0]\data_p1_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_rreq_ack;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  input [63:0]\data_p2_reg[63]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[36]_i_1_n_3 ;
  wire \data_p1[37]_i_1_n_3 ;
  wire \data_p1[38]_i_1_n_3 ;
  wire \data_p1[39]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[40]_i_1_n_3 ;
  wire \data_p1[41]_i_1_n_3 ;
  wire \data_p1[42]_i_1_n_3 ;
  wire \data_p1[43]_i_1_n_3 ;
  wire \data_p1[44]_i_1_n_3 ;
  wire \data_p1[45]_i_1_n_3 ;
  wire \data_p1[46]_i_1_n_3 ;
  wire \data_p1[47]_i_1_n_3 ;
  wire \data_p1[48]_i_1_n_3 ;
  wire \data_p1[49]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[50]_i_1_n_3 ;
  wire \data_p1[51]_i_1_n_3 ;
  wire \data_p1[52]_i_1_n_3 ;
  wire \data_p1[53]_i_1_n_3 ;
  wire \data_p1[54]_i_1_n_3 ;
  wire \data_p1[55]_i_1_n_3 ;
  wire \data_p1[56]_i_1_n_3 ;
  wire \data_p1[57]_i_1_n_3 ;
  wire \data_p1[58]_i_1_n_3 ;
  wire \data_p1[59]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[60]_i_1_n_3 ;
  wire \data_p1[61]_i_1_n_3 ;
  wire \data_p1[62]_i_1_n_3 ;
  wire \data_p1[63]_i_2_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [63:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [63:0]\data_p2_reg[63]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[62]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[63]_i_1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [63]),
        .O(\data_p1[63]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_3 ),
        .Q(\data_p1_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \data_p1_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[7]_0 );
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [7:0]\data_p1_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  input [7:0]\data_p2_reg[7]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire \data_p1[0]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_2_n_3 ;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]\data_p2_reg[7]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [7]),
        .O(\data_p1[7]_i_2_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_3 ),
        .Q(\data_p1_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi
   (full_n_reg,
    ap_rst_n_inv,
    gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    m_axi_gmem1_ARADDR,
    \state_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[63] ,
    \j_reg_238_reg[0] ,
    \j_reg_238_reg[0]_0 ,
    gmem0_ARREADY,
    ap_enable_reg_pp0_iter1,
    E);
  output full_n_reg;
  output ap_rst_n_inv;
  output gmem1_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [61:0]m_axi_gmem1_ARADDR;
  output \state_reg[0] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]\j_reg_238_reg[0] ;
  input \j_reg_238_reg[0]_0 ;
  input gmem0_ARREADY;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [7:0]\data_p1_reg[7] ;
  wire [63:0]\data_p2_reg[63] ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire gmem1_ARREADY;
  wire [0:0]\j_reg_238_reg[0] ;
  wire \j_reg_238_reg[0]_0 ;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire \state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_read bus_read
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .full_n_reg(full_n_reg),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\j_reg_238_reg[0] (\j_reg_238_reg[0] ),
        .\j_reg_238_reg[0]_0 (\j_reg_238_reg[0]_0 ),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg(gmem1_ARREADY),
        .\state_reg[0] (\state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    DI,
    Q,
    \dout_buf_reg[16]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[17]_0 ,
    \dout_buf_reg[18]_0 ,
    \dout_buf_reg[19]_0 ,
    \dout_buf_reg[20]_0 ,
    \dout_buf_reg[21]_0 ,
    \dout_buf_reg[22]_0 ,
    \dout_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf01_in ,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]DI;
  output [2:0]Q;
  output \dout_buf_reg[16]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  output \dout_buf_reg[17]_0 ;
  output \dout_buf_reg[18]_0 ;
  output \dout_buf_reg[19]_0 ;
  output \dout_buf_reg[20]_0 ;
  output \dout_buf_reg[21]_0 ;
  output \dout_buf_reg[22]_0 ;
  output \dout_buf_reg[23]_0 ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[34]_i_2_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire \dout_buf_reg[16]_0 ;
  wire \dout_buf_reg[17]_0 ;
  wire \dout_buf_reg[18]_0 ;
  wire \dout_buf_reg[19]_0 ;
  wire \dout_buf_reg[20]_0 ;
  wire \dout_buf_reg[21]_0 ;
  wire \dout_buf_reg[22]_0 ;
  wire \dout_buf_reg[23]_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_3;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_i_3__2_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[7]_i_1__0_n_3 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__0_n_3;
  wire mem_reg_i_11__0_n_3;
  wire mem_reg_i_12__0_n_3;
  wire mem_reg_i_13__0_n_3;
  wire mem_reg_i_14__0_n_3;
  wire mem_reg_i_9__0_n_3;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1__1_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[7]_i_3__0_n_3 ;
  wire \waddr[7]_i_4__0_n_3 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\dout_buf_reg[34]_0 [16]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [18]),
        .I1(\dout_buf_reg[34]_0 [26]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [19]),
        .I1(\dout_buf_reg[34]_0 [27]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [20]),
        .I1(\dout_buf_reg[34]_0 [28]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [21]),
        .I1(\dout_buf_reg[34]_0 [29]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [22]),
        .I1(\dout_buf_reg[34]_0 [30]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(\dout_buf_reg[34]_0 [23]),
        .I1(\dout_buf_reg[34]_0 [31]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\dout_buf_reg[34]_0 [17]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\dout_buf_reg[34]_0 [18]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\dout_buf_reg[34]_0 [19]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\dout_buf_reg[34]_0 [20]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\dout_buf_reg[34]_0 [21]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\dout_buf_reg[34]_0 [22]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\dout_buf_reg[34]_0 [23]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [16]),
        .I1(\dout_buf_reg[34]_0 [24]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [17]),
        .I1(\dout_buf_reg[34]_0 [25]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_3),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_3 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_3),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__2_n_3),
        .I1(Q[1]),
        .I2(empty_n_i_3__2_n_3),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__3_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__0_n_3),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_35,mem_reg_n_36}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10__0
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10__0_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14__0_n_3),
        .O(mem_reg_i_12__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13__0_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14__0_n_3));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_3),
        .I3(mem_reg_i_10__0_n_3),
        .I4(pop),
        .I5(mem_reg_i_11__0_n_3),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_3),
        .I3(mem_reg_i_10__0_n_3),
        .I4(pop),
        .I5(mem_reg_i_11__0_n_3),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_12__0_n_3),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13__0_n_3),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4__0
       (.I0(mem_reg_i_12__0_n_3),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9__0_n_3),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5__0
       (.I0(mem_reg_i_12__0_n_3),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_3),
        .I3(mem_reg_i_10__0_n_3),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1__0
       (.I0(m_axi_gmem1_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem1_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2__0_n_3),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem1_RVALID),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_3 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_3 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.last_split ,
    pout17_out,
    sel,
    D,
    \q_reg[11]_0 ,
    \bus_wide_gen.data_buf1__0 ,
    \q_reg[11]_1 ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    \q_reg[11]_2 ,
    ap_rst_n_0,
    in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    ap_rst_n,
    \pout_reg[3] ,
    beat_valid,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem1_ARREADY,
    data_vld_reg_0,
    data_vld_reg_1,
    fifo_rctl_ready,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[11]_3 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf01_in ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.last_split ;
  output pout17_out;
  output sel;
  output [23:0]D;
  output [1:0]\q_reg[11]_0 ;
  output \bus_wide_gen.data_buf1__0 ;
  output \q_reg[11]_1 ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  output \q_reg[11]_2 ;
  output [0:0]ap_rst_n_0;
  output [3:0]in;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [32:0]\pout_reg[3] ;
  input beat_valid;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.len_cnt_reg[0] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem1_ARREADY;
  input data_vld_reg_0;
  input data_vld_reg_1;
  input fifo_rctl_ready;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [1:0]\q_reg[11]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;

  wire [23:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5__0_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_3__0_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_5__0_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_6__0_n_3 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__2_n_3;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_3;
  wire empty_n_i_3__1_n_3;
  wire empty_n_i_4__0_n_3;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__4_n_3;
  wire full_n_i_2__3_n_3;
  wire [3:0]in;
  wire m_axi_gmem1_ARREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire [32:0]\pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire [1:0]\q_reg[11]_0 ;
  wire \q_reg[11]_1 ;
  wire \q_reg[11]_2 ;
  wire [1:0]\q_reg[11]_3 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_3_[0] ;
  wire \q_reg_n_3_[1] ;
  wire \q_reg_n_3_[2] ;
  wire \q_reg_n_3_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_5__0_n_3 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_3 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3 ),
        .O(\bus_wide_gen.data_buf[15]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [16]),
        .I4(\pout_reg[3] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [17]),
        .I4(\pout_reg[3] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [18]),
        .I4(\pout_reg[3] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [19]),
        .I4(\pout_reg[3] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [20]),
        .I4(\pout_reg[3] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [21]),
        .I4(\pout_reg[3] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [22]),
        .I4(\pout_reg[3] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\q_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .I3(\pout_reg[3] [23]),
        .I4(\pout_reg[3] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3__0 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4__0 
       (.I0(p_27_in),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\q_reg[11]_0 [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5__0 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6__0 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6__0_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7__0 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_3 ),
        .O(\q_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I4(\pout_reg[3] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_3 ),
        .I5(\pout_reg[3] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.first_split ),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3 ),
        .I2(\bus_wide_gen.split_cnt__5 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3 ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3__0 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3 ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4__0 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3 ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(sel),
        .O(data_vld_i_1__2_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1__2
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2__1
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_3__1_n_3),
        .I5(empty_n_i_4__0_n_3),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3__1
       (.I0(Q[2]),
        .I1(\q_reg_n_3_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_3_[1] ),
        .O(empty_n_i_3__1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4__0
       (.I0(\q_reg_n_3_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_3_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_n_i_4__0_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_3),
        .I2(pop0),
        .I3(data_vld_reg_n_3),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_3),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2__3_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(data_vld_reg_0),
        .I2(fifo_burst_ready),
        .I3(data_vld_reg_1),
        .I4(fifo_rctl_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\q_reg[11]_3 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\q_reg[11]_3 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(sel),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[2] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(sel),
        .O(\pout[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(sel),
        .O(\pout[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5__0 
       (.I0(sel),
        .I1(\bus_wide_gen.last_split ),
        .I2(\pout_reg[3] [32]),
        .I3(beat_valid),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg_n_3_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\q_reg[11]_0 [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\q_reg[11]_0 [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg_n_3_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg_n_3_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    E,
    D,
    S,
    align_len0,
    invalid_len_event0,
    \q_reg[63]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    p_20_in,
    Q,
    sect_cnt0,
    last_sect_carry__3,
    fifo_rreq_valid_buf_reg,
    CO,
    fifo_rreq_valid_buf_reg_0,
    full_n_reg_0,
    last_sect_carry__3_0,
    \q_reg[63]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [0:0]E;
  output [51:0]D;
  output [1:0]S;
  output [0:0]align_len0;
  output invalid_len_event0;
  output [63:0]\q_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input p_20_in;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_carry__3;
  input fifo_rreq_valid_buf_reg;
  input [0:0]CO;
  input fifo_rreq_valid_buf_reg_0;
  input [0:0]full_n_reg_0;
  input [3:0]last_sect_carry__3_0;
  input [63:0]\q_reg[63]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]align_len0;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__3_n_3;
  wire data_vld_reg_n_3;
  wire [64:64]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__4_n_3;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire [4:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][30]_srl5_n_3 ;
  wire \mem_reg[4][31]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][33]_srl5_n_3 ;
  wire \mem_reg[4][34]_srl5_n_3 ;
  wire \mem_reg[4][35]_srl5_n_3 ;
  wire \mem_reg[4][36]_srl5_n_3 ;
  wire \mem_reg[4][37]_srl5_n_3 ;
  wire \mem_reg[4][38]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][43]_srl5_n_3 ;
  wire \mem_reg[4][44]_srl5_n_3 ;
  wire \mem_reg[4][45]_srl5_n_3 ;
  wire \mem_reg[4][46]_srl5_n_3 ;
  wire \mem_reg[4][47]_srl5_n_3 ;
  wire \mem_reg[4][48]_srl5_n_3 ;
  wire \mem_reg[4][49]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][50]_srl5_n_3 ;
  wire \mem_reg[4][51]_srl5_n_3 ;
  wire \mem_reg[4][52]_srl5_n_3 ;
  wire \mem_reg[4][53]_srl5_n_3 ;
  wire \mem_reg[4][54]_srl5_n_3 ;
  wire \mem_reg[4][55]_srl5_n_3 ;
  wire \mem_reg[4][56]_srl5_n_3 ;
  wire \mem_reg[4][57]_srl5_n_3 ;
  wire \mem_reg[4][58]_srl5_n_3 ;
  wire \mem_reg[4][59]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][60]_srl5_n_3 ;
  wire \mem_reg[4][61]_srl5_n_3 ;
  wire \mem_reg[4][62]_srl5_n_3 ;
  wire \mem_reg[4][63]_srl5_n_3 ;
  wire \mem_reg[4][64]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [63:0]\q_reg[63]_0 ;
  wire [63:0]\q_reg[63]_1 ;
  wire rs2f_rreq_ack;
  wire [50:0]sect_cnt0;

  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[31]_i_2__0 
       (.I0(fifo_rreq_data),
        .O(align_len0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__3
       (.I0(next_rreq),
        .I1(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(CO),
        .I3(p_20_in),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_3),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_3),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__6_n_3));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__4
       (.I0(data_vld_reg_n_3),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__4_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_carry__3_0[3]),
        .I1(last_sect_carry__3[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[1]),
        .I2(last_sect_carry__3[1]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3_0[2]),
        .I5(last_sect_carry__3[3]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [62]),
        .Q(\mem_reg[4][62]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [63]),
        .Q(\mem_reg[4][63]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[2] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1__0_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [63]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_3 ),
        .Q(fifo_rreq_data),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\q_reg[63]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    \bus_wide_gen.len_cnt_reg[1] ,
    E,
    p_20_in,
    rreq_handling_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_clk,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem1_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    sel,
    pout17_out,
    beat_valid,
    empty_n_reg_1,
    \bus_wide_gen.last_split ,
    Q,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_burst_ready,
    invalid_len_event,
    rreq_handling_reg_1,
    \sect_addr_buf_reg[0] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0] );
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output \bus_wide_gen.len_cnt_reg[1] ;
  output [0:0]E;
  output p_20_in;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg ;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem1_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input sel;
  input pout17_out;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input \bus_wide_gen.last_split ;
  input [3:0]Q;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_burst_ready;
  input invalid_len_event;
  input rreq_handling_reg_1;
  input [0:0]\sect_addr_buf_reg[0] ;
  input [1:0]\sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1;
  wire data_vld_i_1__4_n_3;
  wire data_vld_reg_0;
  wire empty_n_i_1__4_n_3;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_3;
  wire full_n_i_2__5_n_3;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire \pout[3]_i_1__0_n_3 ;
  wire \pout[3]_i_2__0_n_3 ;
  wire [3:0]pout_reg;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire [1:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\bus_wide_gen.len_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[63]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[3]_1 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__4
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__4_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_3),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__4_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__5_n_3),
        .I4(p_10_in),
        .O(full_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__5
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__5_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(data_vld_reg_0),
        .I1(sel),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(empty_n_reg_1),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[3]_i_2__0_n_3 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1__0
       (.I0(p_20_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[0] ),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1__0 
       (.I0(\sect_end_buf_reg[1] [0]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\sect_end_buf_reg[1] [1]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[3]_1 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_read
   (full_n_reg,
    SR,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    m_axi_gmem1_ARADDR,
    \state_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[63] ,
    \j_reg_238_reg[0] ,
    \j_reg_238_reg[0]_0 ,
    gmem0_ARREADY,
    ap_enable_reg_pp0_iter1,
    E);
  output full_n_reg;
  output [0:0]SR;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output [61:0]m_axi_gmem1_ARADDR;
  output \state_reg[0] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]\j_reg_238_reg[0] ;
  input \j_reg_238_reg[0]_0 ;
  input gmem0_ARREADY;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:31]align_len0;
  wire \align_len_reg_n_3_[31] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2__0_n_3 ;
  wire \beat_len_buf[1]_i_3__0_n_3 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_5 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_6 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_5 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_6 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_5 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_6 ;
  wire beat_valid;
  wire buff_rdata_n_13;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5__0_n_3 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_3 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[1] ;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [7:0]\data_p1_reg[7] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [34:34]data_pack;
  wire [63:0]end_addr;
  wire \end_addr_buf[11]_i_2__0_n_3 ;
  wire \end_addr_buf[11]_i_3__0_n_3 ;
  wire \end_addr_buf[11]_i_4__0_n_3 ;
  wire \end_addr_buf[11]_i_5__0_n_3 ;
  wire \end_addr_buf[15]_i_2__0_n_3 ;
  wire \end_addr_buf[15]_i_3__0_n_3 ;
  wire \end_addr_buf[15]_i_4__0_n_3 ;
  wire \end_addr_buf[15]_i_5__0_n_3 ;
  wire \end_addr_buf[19]_i_2__0_n_3 ;
  wire \end_addr_buf[19]_i_3__0_n_3 ;
  wire \end_addr_buf[19]_i_4__0_n_3 ;
  wire \end_addr_buf[19]_i_5__0_n_3 ;
  wire \end_addr_buf[23]_i_2__0_n_3 ;
  wire \end_addr_buf[23]_i_3__0_n_3 ;
  wire \end_addr_buf[23]_i_4__0_n_3 ;
  wire \end_addr_buf[23]_i_5__0_n_3 ;
  wire \end_addr_buf[27]_i_2__0_n_3 ;
  wire \end_addr_buf[27]_i_3__0_n_3 ;
  wire \end_addr_buf[27]_i_4__0_n_3 ;
  wire \end_addr_buf[27]_i_5__0_n_3 ;
  wire \end_addr_buf[31]_i_2__0_n_3 ;
  wire \end_addr_buf[31]_i_3__0_n_3 ;
  wire \end_addr_buf[31]_i_4__0_n_3 ;
  wire \end_addr_buf[31]_i_5__0_n_3 ;
  wire \end_addr_buf[3]_i_2__0_n_3 ;
  wire \end_addr_buf[3]_i_3__0_n_3 ;
  wire \end_addr_buf[3]_i_4__0_n_3 ;
  wire \end_addr_buf[3]_i_5__0_n_3 ;
  wire \end_addr_buf[7]_i_2__0_n_3 ;
  wire \end_addr_buf[7]_i_3__0_n_3 ;
  wire \end_addr_buf[7]_i_4__0_n_3 ;
  wire \end_addr_buf[7]_i_5__0_n_3 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_6 ;
  wire \end_addr_buf_reg_n_3_[0] ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[1] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_ready;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_3;
  wire first_sect_carry__0_i_2__0_n_3;
  wire first_sect_carry__0_i_3__0_n_3;
  wire first_sect_carry__0_i_4__0_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1__0_n_3;
  wire first_sect_carry__1_i_2__0_n_3;
  wire first_sect_carry__1_i_3__0_n_3;
  wire first_sect_carry__1_i_4__0_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1__0_n_3;
  wire first_sect_carry__2_i_2__0_n_3;
  wire first_sect_carry__2_i_3__0_n_3;
  wire first_sect_carry__2_i_4__0_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1__0_n_3;
  wire first_sect_carry__3_i_2__0_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1__0_n_3;
  wire first_sect_carry_i_2__0_n_3;
  wire first_sect_carry_i_3__0_n_3;
  wire first_sect_carry_i_4__0_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire [0:0]\j_reg_238_reg[0] ;
  wire \j_reg_238_reg[0]_0 ;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_3;
  wire last_sect_carry__0_i_2__0_n_3;
  wire last_sect_carry__0_i_3__0_n_3;
  wire last_sect_carry__0_i_4__0_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1__0_n_3;
  wire last_sect_carry__1_i_2__0_n_3;
  wire last_sect_carry__1_i_3__0_n_3;
  wire last_sect_carry__1_i_4__0_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1__0_n_3;
  wire last_sect_carry__2_i_2__0_n_3;
  wire last_sect_carry__2_i_3__0_n_3;
  wire last_sect_carry__2_i_4__0_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1__0_n_3;
  wire last_sect_carry_i_2__0_n_3;
  wire last_sect_carry_i_3__0_n_3;
  wire last_sect_carry_i_4__0_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire mOutPtr19_out;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_3;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:0]sect_addr;
  wire \sect_addr_buf_reg_n_3_[0] ;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[1] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_end_buf_reg_n_3_[0] ;
  wire \sect_end_buf_reg_n_3_[1] ;
  wire \sect_len_buf[0]_i_1__0_n_3 ;
  wire \sect_len_buf[1]_i_1__0_n_3 ;
  wire \sect_len_buf[2]_i_1__0_n_3 ;
  wire \sect_len_buf[3]_i_1__0_n_3 ;
  wire \sect_len_buf[4]_i_1__0_n_3 ;
  wire \sect_len_buf[5]_i_1__0_n_3 ;
  wire \sect_len_buf[6]_i_1__0_n_3 ;
  wire \sect_len_buf[7]_i_1__0_n_3 ;
  wire \sect_len_buf[8]_i_1__0_n_3 ;
  wire \sect_len_buf[9]_i_2__0_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[0] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[1] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[0] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[1] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[32] ;
  wire \start_addr_reg_n_3_[33] ;
  wire \start_addr_reg_n_3_[34] ;
  wire \start_addr_reg_n_3_[35] ;
  wire \start_addr_reg_n_3_[36] ;
  wire \start_addr_reg_n_3_[37] ;
  wire \start_addr_reg_n_3_[38] ;
  wire \start_addr_reg_n_3_[39] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[40] ;
  wire \start_addr_reg_n_3_[41] ;
  wire \start_addr_reg_n_3_[42] ;
  wire \start_addr_reg_n_3_[43] ;
  wire \start_addr_reg_n_3_[44] ;
  wire \start_addr_reg_n_3_[45] ;
  wire \start_addr_reg_n_3_[46] ;
  wire \start_addr_reg_n_3_[47] ;
  wire \start_addr_reg_n_3_[48] ;
  wire \start_addr_reg_n_3_[49] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[50] ;
  wire \start_addr_reg_n_3_[51] ;
  wire \start_addr_reg_n_3_[52] ;
  wire \start_addr_reg_n_3_[53] ;
  wire \start_addr_reg_n_3_[54] ;
  wire \start_addr_reg_n_3_[55] ;
  wire \start_addr_reg_n_3_[56] ;
  wire \start_addr_reg_n_3_[57] ;
  wire \start_addr_reg_n_3_[58] ;
  wire \start_addr_reg_n_3_[59] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[60] ;
  wire \start_addr_reg_n_3_[61] ;
  wire \start_addr_reg_n_3_[62] ;
  wire \start_addr_reg_n_3_[63] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire \state_reg[0] ;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0),
        .Q(\align_len_reg_n_3_[31] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2__0 
       (.I0(\align_len_reg_n_3_[31] ),
        .I1(\start_addr_reg_n_3_[1] ),
        .O(\beat_len_buf[1]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3__0 
       (.I0(\align_len_reg_n_3_[31] ),
        .I1(\start_addr_reg_n_3_[0] ),
        .O(\beat_len_buf[1]_i_3__0_n_3 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1__0_n_3 ,\beat_len_buf_reg[1]_i_1__0_n_4 ,\beat_len_buf_reg[1]_i_1__0_n_5 ,\beat_len_buf_reg[1]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\beat_len_buf[1]_i_2__0_n_3 ,\beat_len_buf[1]_i_3__0_n_3 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1__0 
       (.CI(\beat_len_buf_reg[1]_i_1__0_n_3 ),
        .CO({\beat_len_buf_reg[5]_i_1__0_n_3 ,\beat_len_buf_reg[5]_i_1__0_n_4 ,\beat_len_buf_reg[5]_i_1__0_n_5 ,\beat_len_buf_reg[5]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[5]_i_1__0_n_3 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1__0_n_4 ,\beat_len_buf_reg[9]_i_1__0_n_5 ,\beat_len_buf_reg[9]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[16]_0 (buff_rdata_n_13),
        .\dout_buf_reg[17]_0 (buff_rdata_n_47),
        .\dout_buf_reg[18]_0 (buff_rdata_n_48),
        .\dout_buf_reg[19]_0 (buff_rdata_n_49),
        .\dout_buf_reg[20]_0 (buff_rdata_n_50),
        .\dout_buf_reg[21]_0 (buff_rdata_n_51),
        .\dout_buf_reg[22]_0 (buff_rdata_n_52),
        .\dout_buf_reg[23]_0 (buff_rdata_n_53),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46}),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 }),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_40 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_48),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_49),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_50),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_51),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_52),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_53),
        .\bus_wide_gen.data_buf_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_3_[23] ,\bus_wide_gen.data_buf_reg_n_3_[22] ,\bus_wide_gen.data_buf_reg_n_3_[21] ,\bus_wide_gen.data_buf_reg_n_3_[20] ,\bus_wide_gen.data_buf_reg_n_3_[19] ,\bus_wide_gen.data_buf_reg_n_3_[18] ,\bus_wide_gen.data_buf_reg_n_3_[17] ,\bus_wide_gen.data_buf_reg_n_3_[16] ,\bus_wide_gen.data_buf_reg_n_3_[15] ,\bus_wide_gen.data_buf_reg_n_3_[14] ,\bus_wide_gen.data_buf_reg_n_3_[13] ,\bus_wide_gen.data_buf_reg_n_3_[12] ,\bus_wide_gen.data_buf_reg_n_3_[11] ,\bus_wide_gen.data_buf_reg_n_3_[10] ,\bus_wide_gen.data_buf_reg_n_3_[9] ,\bus_wide_gen.data_buf_reg_n_3_[8] }),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_13),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_47),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_8),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_46 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_45 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .data_vld_reg_1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .pout17_out(pout17_out),
        .\pout_reg[3] ({data_pack,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46}),
        .\pout_reg[3]_0 (fifo_rctl_n_5),
        .\pout_reg[3]_1 (fifo_rctl_n_4),
        .\q_reg[11]_0 (\bus_wide_gen.data_buf1 ),
        .\q_reg[11]_1 (\bus_wide_gen.fifo_burst_n_34 ),
        .\q_reg[11]_2 (\bus_wide_gen.fifo_burst_n_39 ),
        .\q_reg[11]_3 ({\sect_addr_buf_reg_n_3_[1] ,\sect_addr_buf_reg_n_3_[0] }),
        .\q_reg[8]_0 (\sect_end_buf_reg_n_3_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_3_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_38 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_36 ),
        .sel(push));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5__0_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem1_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem1_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem1_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem1_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem1_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem1_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem1_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem1_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_2__0 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_3__0 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_4__0 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_5__0 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[11]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2__0 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3__0 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4__0 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5__0 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[15]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_2__0 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_3__0 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_4__0 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_5__0 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[19]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_2__0 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_3__0 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_4__0 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_5__0 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[23]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_2__0 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_3__0 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_4__0 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_5__0 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[27]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_3__0 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_4__0 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_5__0 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[31]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_2__0 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_3__0 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_4__0 
       (.I0(\start_addr_reg_n_3_[1] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_5__0 
       (.I0(\start_addr_reg_n_3_[0] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[3]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2__0 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3__0 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_4__0 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_5__0 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[7]_i_5__0_n_3 ));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1__0 
       (.CI(\end_addr_buf_reg[7]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[11]_i_1__0_n_3 ,\end_addr_buf_reg[11]_i_1__0_n_4 ,\end_addr_buf_reg[11]_i_1__0_n_5 ,\end_addr_buf_reg[11]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] }),
        .O(end_addr[11:8]),
        .S({\end_addr_buf[11]_i_2__0_n_3 ,\end_addr_buf[11]_i_3__0_n_3 ,\end_addr_buf[11]_i_4__0_n_3 ,\end_addr_buf[11]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1__0 
       (.CI(\end_addr_buf_reg[11]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[15]_i_1__0_n_3 ,\end_addr_buf_reg[15]_i_1__0_n_4 ,\end_addr_buf_reg[15]_i_1__0_n_5 ,\end_addr_buf_reg[15]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2__0_n_3 ,\end_addr_buf[15]_i_3__0_n_3 ,\end_addr_buf[15]_i_4__0_n_3 ,\end_addr_buf[15]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1__0 
       (.CI(\end_addr_buf_reg[15]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[19]_i_1__0_n_3 ,\end_addr_buf_reg[19]_i_1__0_n_4 ,\end_addr_buf_reg[19]_i_1__0_n_5 ,\end_addr_buf_reg[19]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] }),
        .O(end_addr[19:16]),
        .S({\end_addr_buf[19]_i_2__0_n_3 ,\end_addr_buf[19]_i_3__0_n_3 ,\end_addr_buf[19]_i_4__0_n_3 ,\end_addr_buf[19]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1__0 
       (.CI(\end_addr_buf_reg[19]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[23]_i_1__0_n_3 ,\end_addr_buf_reg[23]_i_1__0_n_4 ,\end_addr_buf_reg[23]_i_1__0_n_5 ,\end_addr_buf_reg[23]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] }),
        .O(end_addr[23:20]),
        .S({\end_addr_buf[23]_i_2__0_n_3 ,\end_addr_buf[23]_i_3__0_n_3 ,\end_addr_buf[23]_i_4__0_n_3 ,\end_addr_buf[23]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1__0 
       (.CI(\end_addr_buf_reg[23]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[27]_i_1__0_n_3 ,\end_addr_buf_reg[27]_i_1__0_n_4 ,\end_addr_buf_reg[27]_i_1__0_n_5 ,\end_addr_buf_reg[27]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] }),
        .O(end_addr[27:24]),
        .S({\end_addr_buf[27]_i_2__0_n_3 ,\end_addr_buf[27]_i_3__0_n_3 ,\end_addr_buf[27]_i_4__0_n_3 ,\end_addr_buf[27]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1__0 
       (.CI(\end_addr_buf_reg[27]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[31]_i_1__0_n_3 ,\end_addr_buf_reg[31]_i_1__0_n_4 ,\end_addr_buf_reg[31]_i_1__0_n_5 ,\end_addr_buf_reg[31]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] }),
        .O(end_addr[31:28]),
        .S({\end_addr_buf[31]_i_2__0_n_3 ,\end_addr_buf[31]_i_3__0_n_3 ,\end_addr_buf[31]_i_4__0_n_3 ,\end_addr_buf[31]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[35]_i_1__0 
       (.CI(\end_addr_buf_reg[31]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[35]_i_1__0_n_3 ,\end_addr_buf_reg[35]_i_1__0_n_4 ,\end_addr_buf_reg[35]_i_1__0_n_5 ,\end_addr_buf_reg[35]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[35:32]),
        .S({\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] ,\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] }));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[39]_i_1__0 
       (.CI(\end_addr_buf_reg[35]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[39]_i_1__0_n_3 ,\end_addr_buf_reg[39]_i_1__0_n_4 ,\end_addr_buf_reg[39]_i_1__0_n_5 ,\end_addr_buf_reg[39]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[39:36]),
        .S({\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] ,\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[3]_i_1__0_n_3 ,\end_addr_buf_reg[3]_i_1__0_n_4 ,\end_addr_buf_reg[3]_i_1__0_n_5 ,\end_addr_buf_reg[3]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] ,\start_addr_reg_n_3_[1] ,\start_addr_reg_n_3_[0] }),
        .O(end_addr[3:0]),
        .S({\end_addr_buf[3]_i_2__0_n_3 ,\end_addr_buf[3]_i_3__0_n_3 ,\end_addr_buf[3]_i_4__0_n_3 ,\end_addr_buf[3]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[43]_i_1__0 
       (.CI(\end_addr_buf_reg[39]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[43]_i_1__0_n_3 ,\end_addr_buf_reg[43]_i_1__0_n_4 ,\end_addr_buf_reg[43]_i_1__0_n_5 ,\end_addr_buf_reg[43]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[43:40]),
        .S({\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] ,\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] }));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[47]_i_1__0 
       (.CI(\end_addr_buf_reg[43]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[47]_i_1__0_n_3 ,\end_addr_buf_reg[47]_i_1__0_n_4 ,\end_addr_buf_reg[47]_i_1__0_n_5 ,\end_addr_buf_reg[47]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[47:44]),
        .S({\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] ,\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] }));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[51]_i_1__0 
       (.CI(\end_addr_buf_reg[47]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[51]_i_1__0_n_3 ,\end_addr_buf_reg[51]_i_1__0_n_4 ,\end_addr_buf_reg[51]_i_1__0_n_5 ,\end_addr_buf_reg[51]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[51:48]),
        .S({\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] ,\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] }));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[55]_i_1__0 
       (.CI(\end_addr_buf_reg[51]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[55]_i_1__0_n_3 ,\end_addr_buf_reg[55]_i_1__0_n_4 ,\end_addr_buf_reg[55]_i_1__0_n_5 ,\end_addr_buf_reg[55]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[55:52]),
        .S({\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] ,\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] }));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[59]_i_1__0 
       (.CI(\end_addr_buf_reg[55]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[59]_i_1__0_n_3 ,\end_addr_buf_reg[59]_i_1__0_n_4 ,\end_addr_buf_reg[59]_i_1__0_n_5 ,\end_addr_buf_reg[59]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[59:56]),
        .S({\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] ,\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[59]_i_1__0_n_3 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [3],\end_addr_buf_reg[63]_i_1__0_n_4 ,\end_addr_buf_reg[63]_i_1__0_n_5 ,\end_addr_buf_reg[63]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[63:60]),
        .S({\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] ,\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1__0 
       (.CI(\end_addr_buf_reg[3]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[7]_i_1__0_n_3 ,\end_addr_buf_reg[7]_i_1__0_n_4 ,\end_addr_buf_reg[7]_i_1__0_n_5 ,\end_addr_buf_reg[7]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] }),
        .O(end_addr[7:4]),
        .S({\end_addr_buf[7]_i_2__0_n_3 ,\end_addr_buf[7]_i_3__0_n_3 ,\end_addr_buf[7]_i_4__0_n_3 ,\end_addr_buf[7]_i_5__0_n_3 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q(\bus_wide_gen.len_cnt_reg [3:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_12),
        .ap_rst_n_1(fifo_rctl_n_13),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_8),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_6),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_14),
        .data_vld_reg_0(fifo_rctl_n_4),
        .empty_n_reg_0(fifo_rctl_n_5),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[0] (fifo_rctl_n_16),
        .\end_addr_buf_reg[1] (fifo_rctl_n_15),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .p_20_in(p_20_in),
        .pout17_out(pout17_out),
        .rreq_handling_reg(fifo_rctl_n_11),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_3),
        .\sect_addr_buf_reg[0] (first_sect),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_3_[0] ),
        .\sect_end_buf_reg[1] ({\end_addr_buf_reg_n_3_[1] ,\end_addr_buf_reg_n_3_[0] }),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_3_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_36 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .sel(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58}),
        .E(fifo_rreq_n_6),
        .Q({\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] ,\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] ,\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] ,\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] ,\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] ,\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] ,\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] ,\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] ,\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] ,\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] ,\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] ,\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] ,\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] ,\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] ,\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] ,\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] ,\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .S({fifo_rreq_n_59,fifo_rreq_n_60}),
        .SR(SR),
        .align_len0(align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_3),
        .fifo_rreq_valid_buf_reg_0(rreq_handling_reg_n_3),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[0] }),
        .last_sect_carry__3_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .\q_reg[63]_0 ({fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126}),
        .\q_reg[63]_1 (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_3),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_3,first_sect_carry_i_2__0_n_3,first_sect_carry_i_3__0_n_3,first_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_3,first_sect_carry__0_i_2__0_n_3,first_sect_carry__0_i_3__0_n_3,first_sect_carry__0_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_3_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_3_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_3_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_3_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_3,first_sect_carry__1_i_2__0_n_3,first_sect_carry__1_i_3__0_n_3,first_sect_carry__1_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_3_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_3_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_3_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_3_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_3,first_sect_carry__2_i_2__0_n_3,first_sect_carry__2_i_3__0_n_3,first_sect_carry__2_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_3_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_3_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_3_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_3_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_3,first_sect_carry__3_i_2__0_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_3_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_3_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__3_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_3_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_3_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_3_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_3_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4__0_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_3,last_sect_carry_i_2__0_n_3,last_sect_carry_i_3__0_n_3,last_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_3,last_sect_carry__0_i_2__0_n_3,last_sect_carry__0_i_3__0_n_3,last_sect_carry__0_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_3_[23] ),
        .O(last_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_3_[20] ),
        .O(last_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(last_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_3_[14] ),
        .O(last_sect_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_3,last_sect_carry__1_i_2__0_n_3,last_sect_carry__1_i_3__0_n_3,last_sect_carry__1_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_3_[35] ),
        .O(last_sect_carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_3_[32] ),
        .O(last_sect_carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_3_[29] ),
        .O(last_sect_carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_3_[26] ),
        .O(last_sect_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_3,last_sect_carry__2_i_2__0_n_3,last_sect_carry__2_i_3__0_n_3,last_sect_carry__2_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_3_[47] ),
        .O(last_sect_carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(last_sect_carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(last_sect_carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(last_sect_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_59,fifo_rreq_n_60}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(last_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(last_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_3_[5] ),
        .O(last_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_3_[2] ),
        .O(last_sect_carry_i_4__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(rreq_handling_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .\data_p1_reg[7]_0 (\data_p1_reg[7] ),
        .\data_p2_reg[7]_0 ({\bus_wide_gen.data_buf_reg_n_3_[7] ,\bus_wide_gen.data_buf_reg_n_3_[6] ,\bus_wide_gen.data_buf_reg_n_3_[5] ,\bus_wide_gen.data_buf_reg_n_3_[4] ,\bus_wide_gen.data_buf_reg_n_3_[3] ,\bus_wide_gen.data_buf_reg_n_3_[2] ,\bus_wide_gen.data_buf_reg_n_3_[1] ,\bus_wide_gen.data_buf_reg_n_3_[0] }),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\j_reg_238_reg[0] (\j_reg_238_reg[0] ),
        .\j_reg_238_reg[0]_0 (\j_reg_238_reg[0]_0 ),
        .\j_reg_238_reg[0]_1 (s_ready_t_reg),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice rs_rreq
       (.E(E),
        .Q(rs2f_rreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .\data_p1_reg[63]_0 (rs2f_rreq_data),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_3_[0] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_3_[1] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_58),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_57),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_36),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_35),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_56),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(\sect_end_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_15),
        .Q(\sect_end_buf_reg_n_3_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .I2(\end_addr_buf_reg_n_3_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .I2(\end_addr_buf_reg_n_3_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .I2(\end_addr_buf_reg_n_3_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .I2(\end_addr_buf_reg_n_3_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .I2(\end_addr_buf_reg_n_3_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .I2(\end_addr_buf_reg_n_3_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .I2(\end_addr_buf_reg_n_3_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .I2(\end_addr_buf_reg_n_3_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .I2(\end_addr_buf_reg_n_3_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .I2(\end_addr_buf_reg_n_3_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2__0_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[0] ),
        .Q(\start_addr_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[1] ),
        .Q(\start_addr_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_126),
        .Q(\start_addr_reg_n_3_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_116),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_115),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_114),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_113),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_112),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_111),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_110),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_109),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_108),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_107),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_125),
        .Q(\start_addr_reg_n_3_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_106),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_105),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_104),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_103),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_102),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_101),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_100),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_3_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_3_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_3_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_3_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_3_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_3_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_3_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_3_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_3_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_3_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_3_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_3_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_3_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_3_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_3_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_3_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_3_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_3_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_122),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_3_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_3_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_3_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_3_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_3_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_3_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_3_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_3_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_3_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_3_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_121),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_3_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_3_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_3_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_3_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_120),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_119),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_118),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_117),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
    \data_p2_reg[63]_0 ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [63:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  input [63:0]\data_p2_reg[63]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID;
  wire \data_p1[0]_i_1__1_n_3 ;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__1_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__1_n_3 ;
  wire \data_p1[30]_i_1__0_n_3 ;
  wire \data_p1[31]_i_1__0_n_3 ;
  wire \data_p1[32]_i_1__0_n_3 ;
  wire \data_p1[33]_i_1__0_n_3 ;
  wire \data_p1[34]_i_1__0_n_3 ;
  wire \data_p1[35]_i_1__0_n_3 ;
  wire \data_p1[36]_i_1__0_n_3 ;
  wire \data_p1[37]_i_1__0_n_3 ;
  wire \data_p1[38]_i_1__0_n_3 ;
  wire \data_p1[39]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__1_n_3 ;
  wire \data_p1[40]_i_1__0_n_3 ;
  wire \data_p1[41]_i_1__0_n_3 ;
  wire \data_p1[42]_i_1__0_n_3 ;
  wire \data_p1[43]_i_1__0_n_3 ;
  wire \data_p1[44]_i_1__0_n_3 ;
  wire \data_p1[45]_i_1__0_n_3 ;
  wire \data_p1[46]_i_1__0_n_3 ;
  wire \data_p1[47]_i_1__0_n_3 ;
  wire \data_p1[48]_i_1__0_n_3 ;
  wire \data_p1[49]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__1_n_3 ;
  wire \data_p1[50]_i_1__0_n_3 ;
  wire \data_p1[51]_i_1__0_n_3 ;
  wire \data_p1[52]_i_1__0_n_3 ;
  wire \data_p1[53]_i_1__0_n_3 ;
  wire \data_p1[54]_i_1__0_n_3 ;
  wire \data_p1[55]_i_1__0_n_3 ;
  wire \data_p1[56]_i_1__0_n_3 ;
  wire \data_p1[57]_i_1__0_n_3 ;
  wire \data_p1[58]_i_1__0_n_3 ;
  wire \data_p1[59]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__1_n_3 ;
  wire \data_p1[60]_i_1__0_n_3 ;
  wire \data_p1[61]_i_1__0_n_3 ;
  wire \data_p1[62]_i_1__0_n_3 ;
  wire \data_p1[63]_i_2__0_n_3 ;
  wire \data_p1[6]_i_1__1_n_3 ;
  wire \data_p1[7]_i_1__1_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [63:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [63:0]\data_p2_reg[63]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[32]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[33]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[34]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[35]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[36]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[37]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[38]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[39]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[40]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[41]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[42]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[43]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[44]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[45]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[46]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[47]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[48]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[49]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[50]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[51]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[52]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[53]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[54]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[55]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[56]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[57]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[58]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[59]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[60]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[61]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[62]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[63]_i_1__0 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [63]),
        .O(\data_p1[63]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_3 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \state_reg[0]_0 ,
    \data_p1_reg[7]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[7]_0 ,
    \j_reg_238_reg[0] ,
    \j_reg_238_reg[0]_0 ,
    \j_reg_238_reg[0]_1 ,
    gmem0_ARREADY,
    ap_enable_reg_pp0_iter1);
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output \state_reg[0]_0 ;
  output [7:0]\data_p1_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  input [7:0]\data_p2_reg[7]_0 ;
  input [0:0]\j_reg_238_reg[0] ;
  input \j_reg_238_reg[0]_0 ;
  input \j_reg_238_reg[0]_1 ;
  input gmem0_ARREADY;
  input ap_enable_reg_pp0_iter1;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY;
  wire \data_p1[0]_i_1__2_n_3 ;
  wire \data_p1[1]_i_1__2_n_3 ;
  wire \data_p1[2]_i_1__2_n_3 ;
  wire \data_p1[3]_i_1__2_n_3 ;
  wire \data_p1[4]_i_1__2_n_3 ;
  wire \data_p1[5]_i_1__2_n_3 ;
  wire \data_p1[6]_i_1__2_n_3 ;
  wire \data_p1[7]_i_2__0_n_3 ;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]\data_p2_reg[7]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire gmem0_ARREADY;
  wire [0:0]\j_reg_238_reg[0] ;
  wire \j_reg_238_reg[0]_0 ;
  wire \j_reg_238_reg[0]_1 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_3 ;
  wire \state[1]_i_1__2_n_3 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [0]),
        .O(\data_p1[0]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2__0 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [7]),
        .O(\data_p1[7]_i_2__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_3 ),
        .Q(\data_p1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2__0_n_3 ),
        .Q(\data_p1_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FFFFFF70707070)) 
    \i_reg_226[1]_i_3 
       (.I0(Q),
        .I1(\j_reg_238_reg[0] ),
        .I2(\j_reg_238_reg[0]_0 ),
        .I3(\j_reg_238_reg[0]_1 ),
        .I4(gmem0_ARREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__2_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_3 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1
   (D,
    grp_fu_632_ce,
    ap_clk,
    B,
    A,
    Q,
    ap_block_pp0_stage0_11001);
  output [7:0]D;
  output grp_fu_632_ce;
  input ap_clk;
  input [7:0]B;
  input [19:0]A;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001;

  wire [19:0]A;
  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grp_fu_632_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0 colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (grp_fu_632_ce),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0
   (D,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    B,
    A,
    Q,
    ap_block_pp0_stage0_11001);
  output [7:0]D;
  output \ap_CS_fsm_reg[2] ;
  input ap_clk;
  input [7:0]B;
  input [19:0]A;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001;

  wire [19:0]A;
  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],D,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2
       (.I0(Q),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1
   (D,
    PCOUT,
    ACOUT,
    p__0,
    p__0_0,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[2] ,
    indvar_flatten_reg_2180,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    indvar_flatten_reg_218,
    Q,
    ap_clk,
    imgInput_rows_c11_dout,
    imgInput_cols_c12_dout,
    P,
    \indvar_flatten_reg_218[0]_i_27 ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_block_pp0_stage0_11001,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter9,
    p_carry__10,
    indvar_flatten_reg_218_reg,
    CO,
    S,
    p_carry__3,
    \icmp_ln128_reg_673_reg[0] );
  output [16:0]D;
  output [47:0]PCOUT;
  output [29:0]ACOUT;
  output [16:0]p__0;
  output [47:0]p__0_0;
  output ap_enable_reg_pp0_iter0_reg;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output indvar_flatten_reg_2180;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output indvar_flatten_reg_218;
  input [2:0]Q;
  input ap_clk;
  input [31:0]imgInput_rows_c11_dout;
  input [16:0]imgInput_cols_c12_dout;
  input [46:0]P;
  input [1:0]\indvar_flatten_reg_218[0]_i_27 ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_block_pp0_stage0_11001;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter9;
  input [29:0]p_carry__10;
  input [48:0]indvar_flatten_reg_218_reg;
  input [0:0]CO;
  input [0:0]S;
  input [16:0]p_carry__3;
  input \icmp_ln128_reg_673_reg[0] ;

  wire [29:0]ACOUT;
  wire [0:0]CO;
  wire [16:0]D;
  wire [46:0]P;
  wire [47:0]PCOUT;
  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \icmp_ln128_reg_673_reg[0] ;
  wire [16:0]imgInput_cols_c12_dout;
  wire [31:0]imgInput_rows_c11_dout;
  wire indvar_flatten_reg_218;
  wire indvar_flatten_reg_2180;
  wire [1:0]\indvar_flatten_reg_218[0]_i_27 ;
  wire [48:0]indvar_flatten_reg_218_reg;
  wire [16:0]p__0;
  wire [47:0]p__0_0;
  wire [29:0]p_carry__10;
  wire [16:0]p_carry__3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0 colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U
       (.ACOUT(ACOUT),
        .CO(CO),
        .D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln128_reg_673_reg[0] (\icmp_ln128_reg_673_reg[0] ),
        .imgInput_cols_c12_dout(imgInput_cols_c12_dout),
        .imgInput_rows_c11_dout(imgInput_rows_c11_dout),
        .indvar_flatten_reg_218(indvar_flatten_reg_218),
        .indvar_flatten_reg_2180(indvar_flatten_reg_2180),
        .\indvar_flatten_reg_218[0]_i_27_0 (\indvar_flatten_reg_218[0]_i_27 ),
        .indvar_flatten_reg_218_reg(indvar_flatten_reg_218_reg),
        .p__0_0(p__0),
        .p__0_1(p__0_0),
        .p_carry__10_0(p_carry__10),
        .p_carry__3_0(p_carry__3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0
   (D,
    PCOUT,
    ACOUT,
    p__0_0,
    p__0_1,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[2] ,
    indvar_flatten_reg_2180,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    indvar_flatten_reg_218,
    Q,
    ap_clk,
    imgInput_rows_c11_dout,
    imgInput_cols_c12_dout,
    P,
    \indvar_flatten_reg_218[0]_i_27_0 ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_block_pp0_stage0_11001,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter9,
    p_carry__10_0,
    indvar_flatten_reg_218_reg,
    CO,
    S,
    p_carry__3_0,
    \icmp_ln128_reg_673_reg[0] );
  output [16:0]D;
  output [47:0]PCOUT;
  output [29:0]ACOUT;
  output [16:0]p__0_0;
  output [47:0]p__0_1;
  output ap_enable_reg_pp0_iter0_reg;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output indvar_flatten_reg_2180;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output indvar_flatten_reg_218;
  input [2:0]Q;
  input ap_clk;
  input [31:0]imgInput_rows_c11_dout;
  input [16:0]imgInput_cols_c12_dout;
  input [46:0]P;
  input [1:0]\indvar_flatten_reg_218[0]_i_27_0 ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_block_pp0_stage0_11001;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter9;
  input [29:0]p_carry__10_0;
  input [48:0]indvar_flatten_reg_218_reg;
  input [0:0]CO;
  input [0:0]S;
  input [16:0]p_carry__3_0;
  input \icmp_ln128_reg_673_reg[0] ;

  wire [29:0]ACOUT;
  wire [0:0]CO;
  wire [16:0]D;
  wire [46:0]P;
  wire [47:0]PCOUT;
  wire [2:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[3]_i_2__0_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \icmp_ln128_reg_673_reg[0] ;
  wire [16:0]imgInput_cols_c12_dout;
  wire [31:0]imgInput_rows_c11_dout;
  wire indvar_flatten_reg_218;
  wire indvar_flatten_reg_2180;
  wire \indvar_flatten_reg_218[0]_i_10_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_11_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_12_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_13_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_15_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_16_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_17_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_18_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_20_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_21_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_22_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_23_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_25_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_26_n_3 ;
  wire [1:0]\indvar_flatten_reg_218[0]_i_27_0 ;
  wire \indvar_flatten_reg_218[0]_i_27_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_7_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_8_n_3 ;
  wire [48:0]indvar_flatten_reg_218_reg;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_4_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_6 ;
  wire [63:16]mul_ln73_reg_663_reg__1;
  wire [16:0]p__0_0;
  wire [47:0]p__0_1;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p_carry__0_i_1_n_3;
  wire p_carry__0_i_2_n_3;
  wire p_carry__0_i_3_n_3;
  wire p_carry__0_i_4_n_3;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire [29:0]p_carry__10_0;
  wire p_carry__10_i_1_n_3;
  wire p_carry__10_i_2_n_3;
  wire p_carry__10_i_3_n_3;
  wire p_carry__10_i_4_n_3;
  wire p_carry__10_n_4;
  wire p_carry__10_n_5;
  wire p_carry__10_n_6;
  wire p_carry__1_i_1_n_3;
  wire p_carry__1_i_2_n_3;
  wire p_carry__1_i_3_n_3;
  wire p_carry__1_i_4_n_3;
  wire p_carry__1_n_3;
  wire p_carry__1_n_4;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__2_i_1_n_3;
  wire p_carry__2_i_2_n_3;
  wire p_carry__2_i_3_n_3;
  wire p_carry__2_i_4_n_3;
  wire p_carry__2_n_3;
  wire p_carry__2_n_4;
  wire p_carry__2_n_5;
  wire p_carry__2_n_6;
  wire [16:0]p_carry__3_0;
  wire p_carry__3_i_1_n_3;
  wire p_carry__3_i_2_n_3;
  wire p_carry__3_i_3_n_3;
  wire p_carry__3_i_4_n_3;
  wire p_carry__3_n_3;
  wire p_carry__3_n_4;
  wire p_carry__3_n_5;
  wire p_carry__3_n_6;
  wire p_carry__4_i_1_n_3;
  wire p_carry__4_i_2_n_3;
  wire p_carry__4_i_3_n_3;
  wire p_carry__4_i_4_n_3;
  wire p_carry__4_n_3;
  wire p_carry__4_n_4;
  wire p_carry__4_n_5;
  wire p_carry__4_n_6;
  wire p_carry__5_i_1_n_3;
  wire p_carry__5_i_2_n_3;
  wire p_carry__5_i_3_n_3;
  wire p_carry__5_i_4_n_3;
  wire p_carry__5_n_3;
  wire p_carry__5_n_4;
  wire p_carry__5_n_5;
  wire p_carry__5_n_6;
  wire p_carry__6_i_1_n_3;
  wire p_carry__6_i_2_n_3;
  wire p_carry__6_i_3_n_3;
  wire p_carry__6_i_4_n_3;
  wire p_carry__6_n_3;
  wire p_carry__6_n_4;
  wire p_carry__6_n_5;
  wire p_carry__6_n_6;
  wire p_carry__7_i_1_n_3;
  wire p_carry__7_i_2_n_3;
  wire p_carry__7_i_3_n_3;
  wire p_carry__7_i_4_n_3;
  wire p_carry__7_n_3;
  wire p_carry__7_n_4;
  wire p_carry__7_n_5;
  wire p_carry__7_n_6;
  wire p_carry__8_i_1_n_3;
  wire p_carry__8_i_2_n_3;
  wire p_carry__8_i_3_n_3;
  wire p_carry__8_i_4_n_3;
  wire p_carry__8_n_3;
  wire p_carry__8_n_4;
  wire p_carry__8_n_5;
  wire p_carry__8_n_6;
  wire p_carry__9_i_1_n_3;
  wire p_carry__9_i_2_n_3;
  wire p_carry__9_i_3_n_3;
  wire p_carry__9_i_4_n_3;
  wire p_carry__9_n_3;
  wire p_carry__9_n_4;
  wire p_carry__9_n_5;
  wire p_carry__9_n_6;
  wire p_carry_i_1_n_3;
  wire p_carry_i_2_n_3;
  wire p_carry_i_3_n_3;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_p_carry__10_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(ap_enable_reg_pp0_iter9),
        .O(\ap_CS_fsm[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q[2]),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln128_reg_673[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(Q[2]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln128_reg_673_reg[0] ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \indvar_flatten_reg_218[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(indvar_flatten_reg_218));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_10 
       (.I0(indvar_flatten_reg_218_reg[43]),
        .I1(mul_ln73_reg_663_reg__1[58]),
        .I2(indvar_flatten_reg_218_reg[42]),
        .I3(mul_ln73_reg_663_reg__1[57]),
        .I4(mul_ln73_reg_663_reg__1[59]),
        .I5(indvar_flatten_reg_218_reg[44]),
        .O(\indvar_flatten_reg_218[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_11 
       (.I0(indvar_flatten_reg_218_reg[40]),
        .I1(mul_ln73_reg_663_reg__1[55]),
        .I2(indvar_flatten_reg_218_reg[39]),
        .I3(mul_ln73_reg_663_reg__1[54]),
        .I4(mul_ln73_reg_663_reg__1[56]),
        .I5(indvar_flatten_reg_218_reg[41]),
        .O(\indvar_flatten_reg_218[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_12 
       (.I0(indvar_flatten_reg_218_reg[37]),
        .I1(mul_ln73_reg_663_reg__1[52]),
        .I2(indvar_flatten_reg_218_reg[36]),
        .I3(mul_ln73_reg_663_reg__1[51]),
        .I4(mul_ln73_reg_663_reg__1[53]),
        .I5(indvar_flatten_reg_218_reg[38]),
        .O(\indvar_flatten_reg_218[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_13 
       (.I0(indvar_flatten_reg_218_reg[34]),
        .I1(mul_ln73_reg_663_reg__1[49]),
        .I2(indvar_flatten_reg_218_reg[33]),
        .I3(mul_ln73_reg_663_reg__1[48]),
        .I4(mul_ln73_reg_663_reg__1[50]),
        .I5(indvar_flatten_reg_218_reg[35]),
        .O(\indvar_flatten_reg_218[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_15 
       (.I0(indvar_flatten_reg_218_reg[31]),
        .I1(mul_ln73_reg_663_reg__1[46]),
        .I2(indvar_flatten_reg_218_reg[30]),
        .I3(mul_ln73_reg_663_reg__1[45]),
        .I4(mul_ln73_reg_663_reg__1[47]),
        .I5(indvar_flatten_reg_218_reg[32]),
        .O(\indvar_flatten_reg_218[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_16 
       (.I0(indvar_flatten_reg_218_reg[28]),
        .I1(mul_ln73_reg_663_reg__1[43]),
        .I2(indvar_flatten_reg_218_reg[27]),
        .I3(mul_ln73_reg_663_reg__1[42]),
        .I4(mul_ln73_reg_663_reg__1[44]),
        .I5(indvar_flatten_reg_218_reg[29]),
        .O(\indvar_flatten_reg_218[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_17 
       (.I0(indvar_flatten_reg_218_reg[25]),
        .I1(mul_ln73_reg_663_reg__1[40]),
        .I2(indvar_flatten_reg_218_reg[24]),
        .I3(mul_ln73_reg_663_reg__1[39]),
        .I4(mul_ln73_reg_663_reg__1[41]),
        .I5(indvar_flatten_reg_218_reg[26]),
        .O(\indvar_flatten_reg_218[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_18 
       (.I0(indvar_flatten_reg_218_reg[22]),
        .I1(mul_ln73_reg_663_reg__1[37]),
        .I2(indvar_flatten_reg_218_reg[21]),
        .I3(mul_ln73_reg_663_reg__1[36]),
        .I4(mul_ln73_reg_663_reg__1[38]),
        .I5(indvar_flatten_reg_218_reg[23]),
        .O(\indvar_flatten_reg_218[0]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \indvar_flatten_reg_218[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[2]),
        .O(indvar_flatten_reg_2180));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_20 
       (.I0(indvar_flatten_reg_218_reg[19]),
        .I1(mul_ln73_reg_663_reg__1[34]),
        .I2(indvar_flatten_reg_218_reg[18]),
        .I3(mul_ln73_reg_663_reg__1[33]),
        .I4(mul_ln73_reg_663_reg__1[35]),
        .I5(indvar_flatten_reg_218_reg[20]),
        .O(\indvar_flatten_reg_218[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_21 
       (.I0(indvar_flatten_reg_218_reg[16]),
        .I1(mul_ln73_reg_663_reg__1[31]),
        .I2(indvar_flatten_reg_218_reg[15]),
        .I3(mul_ln73_reg_663_reg__1[30]),
        .I4(mul_ln73_reg_663_reg__1[32]),
        .I5(indvar_flatten_reg_218_reg[17]),
        .O(\indvar_flatten_reg_218[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_22 
       (.I0(indvar_flatten_reg_218_reg[13]),
        .I1(mul_ln73_reg_663_reg__1[28]),
        .I2(indvar_flatten_reg_218_reg[12]),
        .I3(mul_ln73_reg_663_reg__1[27]),
        .I4(mul_ln73_reg_663_reg__1[29]),
        .I5(indvar_flatten_reg_218_reg[14]),
        .O(\indvar_flatten_reg_218[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_23 
       (.I0(indvar_flatten_reg_218_reg[10]),
        .I1(mul_ln73_reg_663_reg__1[25]),
        .I2(indvar_flatten_reg_218_reg[9]),
        .I3(mul_ln73_reg_663_reg__1[24]),
        .I4(mul_ln73_reg_663_reg__1[26]),
        .I5(indvar_flatten_reg_218_reg[11]),
        .O(\indvar_flatten_reg_218[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_25 
       (.I0(indvar_flatten_reg_218_reg[7]),
        .I1(mul_ln73_reg_663_reg__1[22]),
        .I2(indvar_flatten_reg_218_reg[6]),
        .I3(mul_ln73_reg_663_reg__1[21]),
        .I4(mul_ln73_reg_663_reg__1[23]),
        .I5(indvar_flatten_reg_218_reg[8]),
        .O(\indvar_flatten_reg_218[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_26 
       (.I0(indvar_flatten_reg_218_reg[4]),
        .I1(mul_ln73_reg_663_reg__1[19]),
        .I2(indvar_flatten_reg_218_reg[3]),
        .I3(mul_ln73_reg_663_reg__1[18]),
        .I4(mul_ln73_reg_663_reg__1[20]),
        .I5(indvar_flatten_reg_218_reg[5]),
        .O(\indvar_flatten_reg_218[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_27 
       (.I0(indvar_flatten_reg_218_reg[1]),
        .I1(mul_ln73_reg_663_reg__1[16]),
        .I2(indvar_flatten_reg_218_reg[0]),
        .I3(\indvar_flatten_reg_218[0]_i_27_0 [0]),
        .I4(mul_ln73_reg_663_reg__1[17]),
        .I5(indvar_flatten_reg_218_reg[2]),
        .O(\indvar_flatten_reg_218[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_218[0]_i_7 
       (.I0(mul_ln73_reg_663_reg__1[63]),
        .I1(indvar_flatten_reg_218_reg[48]),
        .O(\indvar_flatten_reg_218[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_8 
       (.I0(indvar_flatten_reg_218_reg[46]),
        .I1(mul_ln73_reg_663_reg__1[61]),
        .I2(indvar_flatten_reg_218_reg[45]),
        .I3(mul_ln73_reg_663_reg__1[60]),
        .I4(mul_ln73_reg_663_reg__1[62]),
        .I5(indvar_flatten_reg_218_reg[47]),
        .O(\indvar_flatten_reg_218[0]_i_8_n_3 ));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_14 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_19_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[0]_i_14_n_3 ,\indvar_flatten_reg_218_reg[0]_i_14_n_4 ,\indvar_flatten_reg_218_reg[0]_i_14_n_5 ,\indvar_flatten_reg_218_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_20_n_3 ,\indvar_flatten_reg_218[0]_i_21_n_3 ,\indvar_flatten_reg_218[0]_i_22_n_3 ,\indvar_flatten_reg_218[0]_i_23_n_3 }));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_19 
       (.CI(CO),
        .CO({\indvar_flatten_reg_218_reg[0]_i_19_n_3 ,\indvar_flatten_reg_218_reg[0]_i_19_n_4 ,\indvar_flatten_reg_218_reg[0]_i_19_n_5 ,\indvar_flatten_reg_218_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_25_n_3 ,\indvar_flatten_reg_218[0]_i_26_n_3 ,\indvar_flatten_reg_218[0]_i_27_n_3 ,S}));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_4 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_6_n_3 ),
        .CO({\NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\indvar_flatten_reg_218_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\indvar_flatten_reg_218[0]_i_7_n_3 ,\indvar_flatten_reg_218[0]_i_8_n_3 }));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_6 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_9_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[0]_i_6_n_3 ,\indvar_flatten_reg_218_reg[0]_i_6_n_4 ,\indvar_flatten_reg_218_reg[0]_i_6_n_5 ,\indvar_flatten_reg_218_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_10_n_3 ,\indvar_flatten_reg_218[0]_i_11_n_3 ,\indvar_flatten_reg_218[0]_i_12_n_3 ,\indvar_flatten_reg_218[0]_i_13_n_3 }));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_9 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_14_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[0]_i_9_n_3 ,\indvar_flatten_reg_218_reg[0]_i_9_n_4 ,\indvar_flatten_reg_218_reg[0]_i_9_n_5 ,\indvar_flatten_reg_218_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_15_n_3 ,\indvar_flatten_reg_218[0]_i_16_n_3 ,\indvar_flatten_reg_218[0]_i_17_n_3 ,\indvar_flatten_reg_218[0]_i_18_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_cols_c12_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,imgInput_rows_c11_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,D}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_rows_c11_dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,imgInput_cols_c12_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_0}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(p__0_1),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_3,p_carry_n_4,p_carry_n_5,p_carry_n_6}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln73_reg_663_reg__1[19:16]),
        .S({p_carry_i_1_n_3,p_carry_i_2_n_3,p_carry_i_3_n_3,\indvar_flatten_reg_218[0]_i_27_0 [1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_3),
        .CO({p_carry__0_n_3,p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln73_reg_663_reg__1[23:20]),
        .S({p_carry__0_i_1_n_3,p_carry__0_i_2_n_3,p_carry__0_i_3_n_3,p_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1
       (.I0(P[6]),
        .I1(p_carry__3_0[6]),
        .O(p_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2
       (.I0(P[5]),
        .I1(p_carry__3_0[5]),
        .O(p_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(P[4]),
        .I1(p_carry__3_0[4]),
        .O(p_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4
       (.I0(P[3]),
        .I1(p_carry__3_0[3]),
        .O(p_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_3),
        .CO({p_carry__1_n_3,p_carry__1_n_4,p_carry__1_n_5,p_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln73_reg_663_reg__1[27:24]),
        .S({p_carry__1_i_1_n_3,p_carry__1_i_2_n_3,p_carry__1_i_3_n_3,p_carry__1_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__10
       (.CI(p_carry__9_n_3),
        .CO({NLW_p_carry__10_CO_UNCONNECTED[3],p_carry__10_n_4,p_carry__10_n_5,p_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,P[45:43]}),
        .O(mul_ln73_reg_663_reg__1[63:60]),
        .S({p_carry__10_i_1_n_3,p_carry__10_i_2_n_3,p_carry__10_i_3_n_3,p_carry__10_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_1
       (.I0(P[46]),
        .I1(p_carry__10_0[29]),
        .O(p_carry__10_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_2
       (.I0(P[45]),
        .I1(p_carry__10_0[28]),
        .O(p_carry__10_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_3
       (.I0(P[44]),
        .I1(p_carry__10_0[27]),
        .O(p_carry__10_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_4
       (.I0(P[43]),
        .I1(p_carry__10_0[26]),
        .O(p_carry__10_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1
       (.I0(P[10]),
        .I1(p_carry__3_0[10]),
        .O(p_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_2
       (.I0(P[9]),
        .I1(p_carry__3_0[9]),
        .O(p_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3
       (.I0(P[8]),
        .I1(p_carry__3_0[8]),
        .O(p_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_4
       (.I0(P[7]),
        .I1(p_carry__3_0[7]),
        .O(p_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__2
       (.CI(p_carry__1_n_3),
        .CO({p_carry__2_n_3,p_carry__2_n_4,p_carry__2_n_5,p_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(P[14:11]),
        .O(mul_ln73_reg_663_reg__1[31:28]),
        .S({p_carry__2_i_1_n_3,p_carry__2_i_2_n_3,p_carry__2_i_3_n_3,p_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_1
       (.I0(P[14]),
        .I1(p_carry__3_0[14]),
        .O(p_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_2
       (.I0(P[13]),
        .I1(p_carry__3_0[13]),
        .O(p_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_3
       (.I0(P[12]),
        .I1(p_carry__3_0[12]),
        .O(p_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_4
       (.I0(P[11]),
        .I1(p_carry__3_0[11]),
        .O(p_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__3
       (.CI(p_carry__2_n_3),
        .CO({p_carry__3_n_3,p_carry__3_n_4,p_carry__3_n_5,p_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(P[18:15]),
        .O(mul_ln73_reg_663_reg__1[35:32]),
        .S({p_carry__3_i_1_n_3,p_carry__3_i_2_n_3,p_carry__3_i_3_n_3,p_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_1
       (.I0(P[18]),
        .I1(p_carry__10_0[1]),
        .O(p_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_2
       (.I0(P[17]),
        .I1(p_carry__10_0[0]),
        .O(p_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_3
       (.I0(P[16]),
        .I1(p_carry__3_0[16]),
        .O(p_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_4
       (.I0(P[15]),
        .I1(p_carry__3_0[15]),
        .O(p_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__4
       (.CI(p_carry__3_n_3),
        .CO({p_carry__4_n_3,p_carry__4_n_4,p_carry__4_n_5,p_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(P[22:19]),
        .O(mul_ln73_reg_663_reg__1[39:36]),
        .S({p_carry__4_i_1_n_3,p_carry__4_i_2_n_3,p_carry__4_i_3_n_3,p_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_1
       (.I0(P[22]),
        .I1(p_carry__10_0[5]),
        .O(p_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_2
       (.I0(P[21]),
        .I1(p_carry__10_0[4]),
        .O(p_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_3
       (.I0(P[20]),
        .I1(p_carry__10_0[3]),
        .O(p_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_4
       (.I0(P[19]),
        .I1(p_carry__10_0[2]),
        .O(p_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__5
       (.CI(p_carry__4_n_3),
        .CO({p_carry__5_n_3,p_carry__5_n_4,p_carry__5_n_5,p_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(P[26:23]),
        .O(mul_ln73_reg_663_reg__1[43:40]),
        .S({p_carry__5_i_1_n_3,p_carry__5_i_2_n_3,p_carry__5_i_3_n_3,p_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_1
       (.I0(P[26]),
        .I1(p_carry__10_0[9]),
        .O(p_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_2
       (.I0(P[25]),
        .I1(p_carry__10_0[8]),
        .O(p_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_3
       (.I0(P[24]),
        .I1(p_carry__10_0[7]),
        .O(p_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_4
       (.I0(P[23]),
        .I1(p_carry__10_0[6]),
        .O(p_carry__5_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__6
       (.CI(p_carry__5_n_3),
        .CO({p_carry__6_n_3,p_carry__6_n_4,p_carry__6_n_5,p_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI(P[30:27]),
        .O(mul_ln73_reg_663_reg__1[47:44]),
        .S({p_carry__6_i_1_n_3,p_carry__6_i_2_n_3,p_carry__6_i_3_n_3,p_carry__6_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_1
       (.I0(P[30]),
        .I1(p_carry__10_0[13]),
        .O(p_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_2
       (.I0(P[29]),
        .I1(p_carry__10_0[12]),
        .O(p_carry__6_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_3
       (.I0(P[28]),
        .I1(p_carry__10_0[11]),
        .O(p_carry__6_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_4
       (.I0(P[27]),
        .I1(p_carry__10_0[10]),
        .O(p_carry__6_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__7
       (.CI(p_carry__6_n_3),
        .CO({p_carry__7_n_3,p_carry__7_n_4,p_carry__7_n_5,p_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI(P[34:31]),
        .O(mul_ln73_reg_663_reg__1[51:48]),
        .S({p_carry__7_i_1_n_3,p_carry__7_i_2_n_3,p_carry__7_i_3_n_3,p_carry__7_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_1
       (.I0(P[34]),
        .I1(p_carry__10_0[17]),
        .O(p_carry__7_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_2
       (.I0(P[33]),
        .I1(p_carry__10_0[16]),
        .O(p_carry__7_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_3
       (.I0(P[32]),
        .I1(p_carry__10_0[15]),
        .O(p_carry__7_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_4
       (.I0(P[31]),
        .I1(p_carry__10_0[14]),
        .O(p_carry__7_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__8
       (.CI(p_carry__7_n_3),
        .CO({p_carry__8_n_3,p_carry__8_n_4,p_carry__8_n_5,p_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI(P[38:35]),
        .O(mul_ln73_reg_663_reg__1[55:52]),
        .S({p_carry__8_i_1_n_3,p_carry__8_i_2_n_3,p_carry__8_i_3_n_3,p_carry__8_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_1
       (.I0(P[38]),
        .I1(p_carry__10_0[21]),
        .O(p_carry__8_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_2
       (.I0(P[37]),
        .I1(p_carry__10_0[20]),
        .O(p_carry__8_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_3
       (.I0(P[36]),
        .I1(p_carry__10_0[19]),
        .O(p_carry__8_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_4
       (.I0(P[35]),
        .I1(p_carry__10_0[18]),
        .O(p_carry__8_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__9
       (.CI(p_carry__8_n_3),
        .CO({p_carry__9_n_3,p_carry__9_n_4,p_carry__9_n_5,p_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI(P[42:39]),
        .O(mul_ln73_reg_663_reg__1[59:56]),
        .S({p_carry__9_i_1_n_3,p_carry__9_i_2_n_3,p_carry__9_i_3_n_3,p_carry__9_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_1
       (.I0(P[42]),
        .I1(p_carry__10_0[25]),
        .O(p_carry__9_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_2
       (.I0(P[41]),
        .I1(p_carry__10_0[24]),
        .O(p_carry__9_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_3
       (.I0(P[40]),
        .I1(p_carry__10_0[23]),
        .O(p_carry__9_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_4
       (.I0(P[39]),
        .I1(p_carry__10_0[22]),
        .O(p_carry__9_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1
       (.I0(P[2]),
        .I1(p_carry__3_0[2]),
        .O(p_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2
       (.I0(P[1]),
        .I1(p_carry__3_0[1]),
        .O(p_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3
       (.I0(P[0]),
        .I1(p_carry__3_0[0]),
        .O(p_carry_i_3_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1
   (D,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    B,
    A,
    Q,
    p_reg_reg);
  output [31:0]D;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_reg_reg;

  wire [15:0]A;
  wire [15:0]B;
  wire [31:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2 colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2
   (D,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    B,
    A,
    Q,
    p_reg_reg_0);
  output [31:0]D;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_reg_reg_0;

  wire [15:0]A;
  wire [15:0]B;
  wire [31:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_i_1__1_n_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_4
       (.I0(Q[0]),
        .I1(p_reg_reg_0),
        .O(\ap_CS_fsm_reg[0] ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1__1_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1__1_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_i_1__1_n_3),
        .CEP(p_reg_reg_i_1__1_n_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    p_reg_reg_i_1__1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(Q[2]),
        .O(p_reg_reg_i_1__1_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both
   (dst_TDATA,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read,
    D,
    \ap_CS_fsm_reg[2] ,
    j_reg_137,
    j_reg_1370,
    p_4_in,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    E,
    \icmp_ln112_reg_239_reg[0] ,
    \icmp_ln107_reg_249_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_1,
    dst_TREADY,
    Q,
    icmp_ln107_reg_249,
    \ap_CS_fsm_reg[2]_1 ,
    \j_reg_137_reg[0] ,
    icmp_ln107_reg_249_pp0_iter1_reg,
    imgHelper1_data_empty_n,
    SR,
    imgHelper1_cols_c_empty_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    imgHelper1_rows_c_empty_n,
    icmp_ln112_reg_239,
    \axi_last_V_reg_253_reg[0] ,
    axi_last_V_reg_253,
    imgHelper1_data_dout);
  output [0:0]dst_TDATA;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  output [3:0]D;
  output \ap_CS_fsm_reg[2] ;
  output j_reg_137;
  output j_reg_1370;
  output p_4_in;
  output xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  output [0:0]E;
  output \icmp_ln112_reg_239_reg[0] ;
  output \icmp_ln107_reg_249_reg[0] ;
  output \ap_CS_fsm_reg[2]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_1;
  input dst_TREADY;
  input [3:0]Q;
  input icmp_ln107_reg_249;
  input \ap_CS_fsm_reg[2]_1 ;
  input [0:0]\j_reg_137_reg[0] ;
  input icmp_ln107_reg_249_pp0_iter1_reg;
  input imgHelper1_data_empty_n;
  input [0:0]SR;
  input imgHelper1_cols_c_empty_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input imgHelper1_rows_c_empty_n;
  input icmp_ln112_reg_239;
  input [0:0]\axi_last_V_reg_253_reg[0] ;
  input axi_last_V_reg_253;
  input [0:0]imgHelper1_data_dout;

  wire \B_V_data_1_payload_A[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_253;
  wire [0:0]\axi_last_V_reg_253_reg[0] ;
  wire [0:0]dst_TDATA;
  wire dst_TREADY;
  wire icmp_ln107_reg_249;
  wire icmp_ln107_reg_249_pp0_iter1_reg;
  wire \icmp_ln107_reg_249_reg[0] ;
  wire icmp_ln112_reg_239;
  wire \icmp_ln112_reg_239_reg[0] ;
  wire imgHelper1_cols_c_empty_n;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_rows_c_empty_n;
  wire j_reg_137;
  wire j_reg_1370;
  wire [0:0]\j_reg_137_reg[0] ;
  wire p_4_in;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;

  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    B_V_data_1_data_out
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(imgHelper1_data_dout),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_A[7]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[7]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(imgHelper1_data_dout),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_B[7]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[7]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(icmp_ln107_reg_249),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCCCC0888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(dst_TREADY),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(Q[2]),
        .I2(icmp_ln107_reg_249),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .O(p_4_in));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I1(Q[0]),
        .I2(imgHelper1_cols_c_empty_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I4(imgHelper1_rows_c_empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(SR),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q[1]),
        .I4(\j_reg_137_reg[0] ),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0000000022220020)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0FFF080808080808)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter2_reg_1),
        .I1(icmp_ln107_reg_249_pp0_iter1_reg),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(imgHelper1_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(icmp_ln107_reg_249),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(Q[2]),
        .I2(CO),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axi_last_V_reg_253[0]_i_1 
       (.I0(icmp_ln112_reg_239),
        .I1(\axi_last_V_reg_253_reg[0] ),
        .I2(CO),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(axi_last_V_reg_253),
        .O(\icmp_ln112_reg_239_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \i_1_reg_230[11]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln107_reg_249[0]_i_1 
       (.I0(CO),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(icmp_ln107_reg_249),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln107_reg_249_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln107_reg_249),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(icmp_ln107_reg_249_pp0_iter1_reg),
        .O(\icmp_ln107_reg_249_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'h40550000)) 
    \int_isr[0]_i_3 
       (.I0(\j_reg_137_reg[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(dst_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[1]),
        .O(xfMat2axis_24_0_2160_3840_1_U0_ap_done));
  LUT6 #(
    .INIT(64'h0000000080008888)) 
    \j_reg_137[0]_i_1 
       (.I0(\j_reg_137_reg[0] ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(dst_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(j_reg_1370),
        .O(j_reg_137));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_reg_137[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Q[2]),
        .I3(CO),
        .O(j_reg_1370));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56
   (\B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    D,
    \ap_CS_fsm_reg[1] ,
    E,
    B_V_data_1_sel0,
    j_reg_140,
    \icmp_ln82_reg_209_reg[0] ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[2] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter00,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    Q,
    CO,
    src_TVALID,
    icmp_ln82_reg_209,
    imgInput_data_full_n,
    out,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    src_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output B_V_data_1_sel0;
  output j_reg_140;
  output \icmp_ln82_reg_209_reg[0] ;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter00;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [1:0]Q;
  input [0:0]CO;
  input src_TVALID;
  input icmp_ln82_reg_209;
  input imgInput_data_full_n;
  input [11:0]out;
  input [31:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input [23:0]src_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[3]_i_10_n_3 ;
  wire \ap_CS_fsm[3]_i_11_n_3 ;
  wire \ap_CS_fsm[3]_i_12_n_3 ;
  wire \ap_CS_fsm[3]_i_14_n_3 ;
  wire \ap_CS_fsm[3]_i_15_n_3 ;
  wire \ap_CS_fsm[3]_i_16_n_3 ;
  wire \ap_CS_fsm[3]_i_17_n_3 ;
  wire \ap_CS_fsm[3]_i_18_n_3 ;
  wire \ap_CS_fsm[3]_i_19_n_3 ;
  wire \ap_CS_fsm[3]_i_20_n_3 ;
  wire \ap_CS_fsm[3]_i_21_n_3 ;
  wire \ap_CS_fsm[3]_i_23_n_3 ;
  wire \ap_CS_fsm[3]_i_24_n_3 ;
  wire \ap_CS_fsm[3]_i_25_n_3 ;
  wire \ap_CS_fsm[3]_i_26_n_3 ;
  wire \ap_CS_fsm[3]_i_27_n_3 ;
  wire \ap_CS_fsm[3]_i_28_n_3 ;
  wire \ap_CS_fsm[3]_i_29_n_3 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_30_n_3 ;
  wire \ap_CS_fsm[3]_i_31_n_3 ;
  wire \ap_CS_fsm[3]_i_32_n_3 ;
  wire \ap_CS_fsm[3]_i_33_n_3 ;
  wire \ap_CS_fsm[3]_i_34_n_3 ;
  wire \ap_CS_fsm[3]_i_35_n_3 ;
  wire \ap_CS_fsm[3]_i_36_n_3 ;
  wire \ap_CS_fsm[3]_i_37_n_3 ;
  wire \ap_CS_fsm[3]_i_38_n_3 ;
  wire \ap_CS_fsm[3]_i_5_n_3 ;
  wire \ap_CS_fsm[3]_i_6_n_3 ;
  wire \ap_CS_fsm[3]_i_7_n_3 ;
  wire \ap_CS_fsm[3]_i_8_n_3 ;
  wire \ap_CS_fsm[3]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_6 ;
  wire [31:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_6 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_2_n_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln82_fu_176_p2;
  wire icmp_ln82_reg_209;
  wire \icmp_ln82_reg_209_reg[0] ;
  wire imgInput_data_full_n;
  wire [0:0]internal_full_n_reg;
  wire j_reg_140;
  wire [11:0]out;
  wire [23:0]src_TDATA;
  wire src_TVALID;
  wire src_TVALID_int_regslice;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(src_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(src_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(src_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(src_TVALID),
        .I2(src_TVALID_int_regslice),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(src_TVALID_int_regslice),
        .I1(B_V_data_1_sel0),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(src_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(imgInput_data_full_n),
        .I1(icmp_ln82_reg_209),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(icmp_ln82_fu_176_p2),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(Q[1]),
        .I3(icmp_ln82_fu_176_p2),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [28]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [29]),
        .O(\ap_CS_fsm[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [26]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [27]),
        .O(\ap_CS_fsm[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [24]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [25]),
        .O(\ap_CS_fsm[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [23]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [22]),
        .O(\ap_CS_fsm[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [21]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [20]),
        .O(\ap_CS_fsm[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [19]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [18]),
        .O(\ap_CS_fsm[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [17]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [16]),
        .O(\ap_CS_fsm[3]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [22]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [23]),
        .O(\ap_CS_fsm[3]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [20]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [21]),
        .O(\ap_CS_fsm[3]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(icmp_ln82_reg_209),
        .I2(imgInput_data_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln82_fu_176_p2),
        .I5(src_TVALID_int_regslice),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [18]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [19]),
        .O(\ap_CS_fsm[3]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [16]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [17]),
        .O(\ap_CS_fsm[3]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [15]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [14]),
        .O(\ap_CS_fsm[3]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [13]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [12]),
        .O(\ap_CS_fsm[3]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [11]),
        .I1(out[11]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [10]),
        .I3(out[10]),
        .O(\ap_CS_fsm[3]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [9]),
        .I1(out[9]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [8]),
        .I3(out[8]),
        .O(\ap_CS_fsm[3]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [14]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [15]),
        .O(\ap_CS_fsm[3]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [12]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [13]),
        .O(\ap_CS_fsm[3]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(out[11]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [11]),
        .I2(out[10]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [10]),
        .O(\ap_CS_fsm[3]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(out[9]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [9]),
        .I2(out[8]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [8]),
        .O(\ap_CS_fsm[3]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [7]),
        .I1(out[7]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [6]),
        .I3(out[6]),
        .O(\ap_CS_fsm[3]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [5]),
        .I1(out[5]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [4]),
        .I3(out[4]),
        .O(\ap_CS_fsm[3]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [3]),
        .I1(out[3]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [2]),
        .I3(out[2]),
        .O(\ap_CS_fsm[3]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [1]),
        .I1(out[1]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [0]),
        .I3(out[0]),
        .O(\ap_CS_fsm[3]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(out[7]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [7]),
        .I2(out[6]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [6]),
        .O(\ap_CS_fsm[3]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(out[5]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [5]),
        .I2(out[4]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [4]),
        .O(\ap_CS_fsm[3]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(out[3]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [3]),
        .I2(out[2]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [2]),
        .O(\ap_CS_fsm[3]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(out[1]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [1]),
        .I2(out[0]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [0]),
        .O(\ap_CS_fsm[3]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [30]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [31]),
        .O(\ap_CS_fsm[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [29]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [28]),
        .O(\ap_CS_fsm[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [27]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [26]),
        .O(\ap_CS_fsm[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [25]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [24]),
        .O(\ap_CS_fsm[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [30]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [31]),
        .O(\ap_CS_fsm[3]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_3 ,\ap_CS_fsm_reg[3]_i_13_n_4 ,\ap_CS_fsm_reg[3]_i_13_n_5 ,\ap_CS_fsm_reg[3]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_3 ,\ap_CS_fsm[3]_i_24_n_3 ,\ap_CS_fsm[3]_i_25_n_3 ,\ap_CS_fsm[3]_i_26_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_3 ,\ap_CS_fsm[3]_i_28_n_3 ,\ap_CS_fsm[3]_i_29_n_3 ,\ap_CS_fsm[3]_i_30_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_3 ,\ap_CS_fsm_reg[3]_i_22_n_4 ,\ap_CS_fsm_reg[3]_i_22_n_5 ,\ap_CS_fsm_reg[3]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_3 ,\ap_CS_fsm[3]_i_32_n_3 ,\ap_CS_fsm[3]_i_33_n_3 ,\ap_CS_fsm[3]_i_34_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_3 ,\ap_CS_fsm[3]_i_36_n_3 ,\ap_CS_fsm[3]_i_37_n_3 ,\ap_CS_fsm[3]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_3 ),
        .CO({icmp_ln82_fu_176_p2,\ap_CS_fsm_reg[3]_i_3_n_4 ,\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5_n_3 ,\ap_CS_fsm[3]_i_6_n_3 ,\ap_CS_fsm[3]_i_7_n_3 ,\ap_CS_fsm[3]_i_8_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_3 ,\ap_CS_fsm[3]_i_10_n_3 ,\ap_CS_fsm[3]_i_11_n_3 ,\ap_CS_fsm[3]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_3 ,\ap_CS_fsm_reg[3]_i_4_n_4 ,\ap_CS_fsm_reg[3]_i_4_n_5 ,\ap_CS_fsm_reg[3]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14_n_3 ,\ap_CS_fsm[3]_i_15_n_3 ,\ap_CS_fsm[3]_i_16_n_3 ,\ap_CS_fsm[3]_i_17_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_3 ,\ap_CS_fsm[3]_i_19_n_3 ,\ap_CS_fsm[3]_i_20_n_3 ,\ap_CS_fsm[3]_i_21_n_3 }));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0_i_2_n_3),
        .I1(icmp_ln82_fu_176_p2),
        .I2(Q[0]),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter0_i_2_n_3));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln82_fu_176_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_reg_213[23]_i_1 
       (.I0(icmp_ln82_fu_176_p2),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln82_reg_209[0]_i_1 
       (.I0(icmp_ln82_reg_209),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(Q[1]),
        .I3(icmp_ln82_fu_176_p2),
        .O(\icmp_ln82_reg_209_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_140[0]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(B_V_data_1_sel0),
        .O(j_reg_140));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_140[0]_i_2 
       (.I0(icmp_ln82_fu_176_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(B_V_data_1_sel0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln82_reg_209),
        .I4(imgInput_data_full_n),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1
   (dst_TLAST,
    ap_rst_n_inv,
    ap_clk,
    dst_TREADY,
    icmp_ln107_reg_249,
    \B_V_data_1_state_reg[1]_0 ,
    p_4_in,
    axi_last_V_reg_253,
    Q,
    B_V_data_1_sel_wr_reg_0);
  output [0:0]dst_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input dst_TREADY;
  input icmp_ln107_reg_249;
  input \B_V_data_1_state_reg[1]_0 ;
  input p_4_in;
  input axi_last_V_reg_253;
  input [0:0]Q;
  input B_V_data_1_sel_wr_reg_0;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_253;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire icmp_ln107_reg_249;
  wire p_4_in;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_253),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_253),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(icmp_ln107_reg_249),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q),
        .I3(B_V_data_1_sel_wr_reg_0),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8080FF80FF00FF00)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(icmp_ln107_reg_249),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(p_4_in),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(dst_TREADY),
        .I5(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFBBBBBBBB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(icmp_ln107_reg_249),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(p_4_in),
        .I5(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(dst_TLAST));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0
   (start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
    axis2xfMat_24_9_2160_3840_1_U0_ap_start,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    Q,
    CO,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  output axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire internal_empty_n_i_1__34_n_3;
  wire internal_full_n_i_1__34_n_3;
  wire internal_full_n_i_2__24_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__34
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I1(internal_full_n_i_2__24_n_3),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__34_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_3),
        .Q(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n_i_2__24_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_3));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__24
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__24_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_3),
        .Q(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
        .I2(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0
   (start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    imgInput_cols_c_empty_n,
    imgInput_cols_c12_full_n,
    imgInput_rows_c11_full_n,
    imgInput_rows_c_empty_n,
    start_once_reg,
    axis2xfMat_24_9_2160_3840_1_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  output bgr2hsv_9_2160_3840_1_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input imgInput_cols_c_empty_n;
  input imgInput_cols_c12_full_n;
  input imgInput_rows_c11_full_n;
  input imgInput_rows_c_empty_n;
  input start_once_reg;
  input axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire imgInput_cols_c12_full_n;
  wire imgInput_cols_c_empty_n;
  wire imgInput_rows_c11_full_n;
  wire imgInput_rows_c_empty_n;
  wire internal_empty_n_i_1__39_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__39_n_3;
  wire internal_full_n_i_2__31_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(internal_full_n_reg_0),
        .I1(imgInput_cols_c_empty_n),
        .I2(imgInput_cols_c12_full_n),
        .I3(imgInput_rows_c11_full_n),
        .I4(imgInput_rows_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h1F)) 
    \i_reg_129[11]_i_2 
       (.I0(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I1(start_once_reg),
        .I2(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__39_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_3),
        .Q(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n_i_2__31_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__39_n_3));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__31
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__6
       (.I0(Q),
        .I1(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_3),
        .Q(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe
   (start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    ap_idle,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    ap_start,
    start_once_reg,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    high_th_0_0_empty_n,
    high_th_2_0_empty_n,
    int_ap_idle_reg_1,
    int_ap_idle_i_3_0,
    img_height_loc_i_channel_empty_n,
    low_th_2_0_empty_n,
    low_th_2_1_empty_n,
    low_th_1_2_empty_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    int_ap_idle_reg_2,
    bgr2hsv_9_2160_3840_1_U0_ap_idle,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    ap_rst_n_inv);
  output start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  output colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  output ap_idle;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_start;
  input start_once_reg;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input high_th_0_0_empty_n;
  input high_th_2_0_empty_n;
  input int_ap_idle_reg_1;
  input int_ap_idle_i_3_0;
  input img_height_loc_i_channel_empty_n;
  input low_th_2_0_empty_n;
  input low_th_2_1_empty_n;
  input low_th_1_2_empty_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_2;
  input bgr2hsv_9_2160_3840_1_U0_ap_idle;
  input int_ap_idle_reg_3;
  input int_ap_idle_reg_4;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_ap_idle;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire high_th_0_0_empty_n;
  wire high_th_2_0_empty_n;
  wire img_height_loc_i_channel_empty_n;
  wire int_ap_idle_i_3_0;
  wire int_ap_idle_i_3_n_3;
  wire int_ap_idle_i_6_n_3;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_i_2_n_3;
  wire low_th_1_2_empty_n;
  wire low_th_2_0_empty_n;
  wire low_th_2_1_empty_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  wire start_once_reg;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000000000400000)) 
    int_ap_idle_i_1
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I1(int_ap_idle_reg_2),
        .I2(bgr2hsv_9_2160_3840_1_U0_ap_idle),
        .I3(int_ap_idle_i_3_n_3),
        .I4(int_ap_idle_reg_3),
        .I5(int_ap_idle_reg_4),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_i_6_n_3),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(high_th_0_0_empty_n),
        .I4(high_th_2_0_empty_n),
        .I5(int_ap_idle_reg_1),
        .O(int_ap_idle_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_6
       (.I0(\mOutPtr[1]_i_2__1_n_3 ),
        .I1(int_ap_idle_i_3_0),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(low_th_2_0_empty_n),
        .I4(low_th_2_1_empty_n),
        .I5(low_th_1_2_empty_n),
        .O(int_ap_idle_i_6_n_3));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(internal_full_n_i_2_n_3),
        .I4(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(internal_full_n_i_2_n_3),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    internal_full_n_i_2
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_start),
        .I3(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[1]_i_2__1_n_3 ),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_once_reg),
        .I3(\mOutPtr[1]_i_2__1_n_3 ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h000000E0)) 
    \mOutPtr[1]_i_2__1 
       (.I0(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(internal_empty_n_reg_0),
        .O(\mOutPtr[1]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0
   (start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    ap_rst_n,
    internal_full_n_reg_0,
    ap_rst_n_inv);
  output start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  output xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n;
  wire internal_empty_n_i_1__33_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__33_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__34_n_3 ;
  wire \mOutPtr[1]_i_1__30_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_2__1_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;

  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_3),
        .Q(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n),
        .I1(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I2(ap_rst_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__23
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_3),
        .Q(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__30_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[3]_i_1__1 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[3]_i_4 
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__34_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__30_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_2__1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s
   (\SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][6]_2 ,
    CO,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[1][6]_5 ,
    \SRL_SIG_reg[1][6]_6 ,
    \SRL_SIG_reg[1][6]_7 ,
    \SRL_SIG_reg[1][6]_8 ,
    \SRL_SIG_reg[1][6]_9 ,
    \SRL_SIG_reg[1][6]_10 ,
    \SRL_SIG_reg[1][6]_11 ,
    \SRL_SIG_reg[1][6]_12 ,
    \SRL_SIG_reg[1][6]_13 ,
    \SRL_SIG_reg[1][6]_14 ,
    \SRL_SIG_reg[1][6]_15 ,
    \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \icmp_ln92_reg_705_reg[0]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    Q,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[5]_11 ,
    \ap_CS_fsm_reg[5]_12 ,
    \ap_CS_fsm_reg[5]_13 ,
    \ap_CS_fsm_reg[5]_14 ,
    \ap_CS_fsm_reg[5]_15 ,
    \ap_CS_fsm_reg[5]_16 ,
    \ap_CS_fsm_reg[5]_17 ,
    \ap_CS_fsm_reg[5]_18 ,
    \ap_CS_fsm_reg[5]_19 ,
    \ap_CS_fsm_reg[0]_0 ,
    internal_empty_n_reg,
    mOutPtr110_out,
    mOutPtr110_out_0,
    \icmp_ln92_reg_705_reg[0]_1 ,
    \and_ln1348_5_reg_719_reg[0]_0 ,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    B,
    A,
    DI,
    S,
    \and_ln1348_1_reg_709[0]_i_2 ,
    \and_ln1348_1_reg_709[0]_i_2_0 ,
    \and_ln1348_1_reg_709[0]_i_2_1 ,
    \and_ln1348_1_reg_709[0]_i_2_2 ,
    \and_ln1348_1_reg_709[0]_i_2_3 ,
    \and_ln1348_1_reg_709[0]_i_2_4 ,
    \and_ln1348_1_reg_709[0]_i_2_5 ,
    \and_ln1348_1_reg_709[0]_i_2_6 ,
    \and_ln1348_1_reg_709[0]_i_2_7 ,
    \and_ln1348_1_reg_709[0]_i_2_8 ,
    \and_ln1348_3_reg_714[0]_i_2 ,
    \and_ln1348_3_reg_714[0]_i_2_0 ,
    \and_ln1348_3_reg_714[0]_i_2_1 ,
    \and_ln1348_3_reg_714[0]_i_2_2 ,
    \and_ln1348_3_reg_714[0]_i_2_3 ,
    \and_ln1348_3_reg_714[0]_i_2_4 ,
    \and_ln1348_3_reg_714[0]_i_2_5 ,
    \and_ln1348_3_reg_714[0]_i_2_6 ,
    \and_ln1348_3_reg_714[0]_i_2_7 ,
    \and_ln1348_3_reg_714[0]_i_2_8 ,
    \and_ln1348_3_reg_714[0]_i_2_9 ,
    \and_ln1348_3_reg_714[0]_i_2_10 ,
    \and_ln1348_5_reg_719[0]_i_2 ,
    \and_ln1348_5_reg_719[0]_i_2_0 ,
    \and_ln1348_5_reg_719[0]_i_2_1 ,
    \and_ln1348_5_reg_719[0]_i_2_2 ,
    \and_ln1348_5_reg_719[0]_i_2_3 ,
    \and_ln1348_5_reg_719[0]_i_2_4 ,
    \and_ln1348_5_reg_719[0]_i_2_5 ,
    \and_ln1348_5_reg_719[0]_i_2_6 ,
    \and_ln1348_5_reg_719[0]_i_2_7 ,
    \and_ln1348_5_reg_719[0]_i_2_8 ,
    \and_ln1348_5_reg_719[0]_i_2_9 ,
    \and_ln1348_5_reg_719[0]_i_2_10 ,
    ap_rst_n,
    rgb2hsv_data_empty_n,
    imgHelper1_data_full_n,
    low_th_0_0_empty_n,
    low_th_0_1_empty_n,
    low_th_0_2_empty_n,
    high_th_0_0_empty_n,
    high_th_0_1_empty_n,
    high_th_0_2_empty_n,
    low_th_1_0_empty_n,
    low_th_1_1_empty_n,
    low_th_1_2_empty_n,
    high_th_1_0_empty_n,
    high_th_1_1_empty_n,
    high_th_1_2_empty_n,
    low_th_2_0_empty_n,
    low_th_2_1_empty_n,
    low_th_2_2_empty_n,
    high_th_2_0_empty_n,
    high_th_2_1_empty_n,
    high_th_2_2_empty_n,
    img_height_loc_i_channel_empty_n,
    img_width_loc_i_channel_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    and_ln1348_5_fu_565_p2,
    and_ln1348_3_fu_469_p2,
    and_ln1348_1_fu_373_p2,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read,
    imgHelper1_data_empty_n,
    \SRL_SIG_reg[0]_1 ,
    ap_rst_n_inv);
  output [0:0]\SRL_SIG_reg[1][6] ;
  output [0:0]\SRL_SIG_reg[1][6]_0 ;
  output [0:0]\SRL_SIG_reg[1][6]_1 ;
  output [0:0]\SRL_SIG_reg[1][6]_2 ;
  output [0:0]CO;
  output [0:0]\SRL_SIG_reg[1][6]_3 ;
  output [0:0]\SRL_SIG_reg[1][6]_4 ;
  output [0:0]\SRL_SIG_reg[1][6]_5 ;
  output [0:0]\SRL_SIG_reg[1][6]_6 ;
  output [0:0]\SRL_SIG_reg[1][6]_7 ;
  output [0:0]\SRL_SIG_reg[1][6]_8 ;
  output [0:0]\SRL_SIG_reg[1][6]_9 ;
  output [0:0]\SRL_SIG_reg[1][6]_10 ;
  output [0:0]\SRL_SIG_reg[1][6]_11 ;
  output [0:0]\SRL_SIG_reg[1][6]_12 ;
  output [0:0]\SRL_SIG_reg[1][6]_13 ;
  output [0:0]\SRL_SIG_reg[1][6]_14 ;
  output [0:0]\SRL_SIG_reg[1][6]_15 ;
  output \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \icmp_ln92_reg_705_reg[0]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[5]_11 ;
  output \ap_CS_fsm_reg[5]_12 ;
  output \ap_CS_fsm_reg[5]_13 ;
  output \ap_CS_fsm_reg[5]_14 ;
  output \ap_CS_fsm_reg[5]_15 ;
  output \ap_CS_fsm_reg[5]_16 ;
  output \ap_CS_fsm_reg[5]_17 ;
  output \ap_CS_fsm_reg[5]_18 ;
  output \ap_CS_fsm_reg[5]_19 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output \icmp_ln92_reg_705_reg[0]_1 ;
  output \and_ln1348_5_reg_719_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_0 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_1 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_2 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_3 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_4 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_5 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_6 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_7 ;
  input [3:0]\and_ln1348_1_reg_709[0]_i_2_8 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_0 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_1 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_2 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_3 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_4 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_5 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_6 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_7 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_8 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_9 ;
  input [3:0]\and_ln1348_3_reg_714[0]_i_2_10 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_0 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_1 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_2 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_3 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_4 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_5 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_6 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_7 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_8 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_9 ;
  input [3:0]\and_ln1348_5_reg_719[0]_i_2_10 ;
  input ap_rst_n;
  input rgb2hsv_data_empty_n;
  input imgHelper1_data_full_n;
  input low_th_0_0_empty_n;
  input low_th_0_1_empty_n;
  input low_th_0_2_empty_n;
  input high_th_0_0_empty_n;
  input high_th_0_1_empty_n;
  input high_th_0_2_empty_n;
  input low_th_1_0_empty_n;
  input low_th_1_1_empty_n;
  input low_th_1_2_empty_n;
  input high_th_1_0_empty_n;
  input high_th_1_1_empty_n;
  input high_th_1_2_empty_n;
  input low_th_2_0_empty_n;
  input low_th_2_1_empty_n;
  input low_th_2_2_empty_n;
  input high_th_2_0_empty_n;
  input high_th_2_1_empty_n;
  input high_th_2_2_empty_n;
  input img_height_loc_i_channel_empty_n;
  input img_width_loc_i_channel_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input and_ln1348_5_fu_565_p2;
  input and_ln1348_3_fu_469_p2;
  input and_ln1348_1_fu_373_p2;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  input imgHelper1_data_empty_n;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]\SRL_SIG_reg[1][6] ;
  wire [0:0]\SRL_SIG_reg[1][6]_0 ;
  wire [0:0]\SRL_SIG_reg[1][6]_1 ;
  wire [0:0]\SRL_SIG_reg[1][6]_10 ;
  wire [0:0]\SRL_SIG_reg[1][6]_11 ;
  wire [0:0]\SRL_SIG_reg[1][6]_12 ;
  wire [0:0]\SRL_SIG_reg[1][6]_13 ;
  wire [0:0]\SRL_SIG_reg[1][6]_14 ;
  wire [0:0]\SRL_SIG_reg[1][6]_15 ;
  wire [0:0]\SRL_SIG_reg[1][6]_2 ;
  wire [0:0]\SRL_SIG_reg[1][6]_3 ;
  wire [0:0]\SRL_SIG_reg[1][6]_4 ;
  wire [0:0]\SRL_SIG_reg[1][6]_5 ;
  wire [0:0]\SRL_SIG_reg[1][6]_6 ;
  wire [0:0]\SRL_SIG_reg[1][6]_7 ;
  wire [0:0]\SRL_SIG_reg[1][6]_8 ;
  wire [0:0]\SRL_SIG_reg[1][6]_9 ;
  wire and_ln1348_1_fu_373_p2;
  wire and_ln1348_1_reg_709;
  wire \and_ln1348_1_reg_709[0]_i_1_n_3 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_0 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_1 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_2 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_3 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_4 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_5 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_6 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_7 ;
  wire [3:0]\and_ln1348_1_reg_709[0]_i_2_8 ;
  wire and_ln1348_3_fu_469_p2;
  wire and_ln1348_3_reg_714;
  wire \and_ln1348_3_reg_714[0]_i_1_n_3 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_0 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_1 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_10 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_2 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_3 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_4 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_5 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_6 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_7 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_8 ;
  wire [3:0]\and_ln1348_3_reg_714[0]_i_2_9 ;
  wire and_ln1348_5_fu_565_p2;
  wire and_ln1348_5_reg_719;
  wire \and_ln1348_5_reg_719[0]_i_1_n_3 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_0 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_1 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_10 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_2 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_3 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_4 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_5 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_6 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_7 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_8 ;
  wire [3:0]\and_ln1348_5_reg_719[0]_i_2_9 ;
  wire \and_ln1348_5_reg_719_reg[0]_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_3 ;
  wire \ap_CS_fsm[4]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_11 ;
  wire \ap_CS_fsm_reg[5]_12 ;
  wire \ap_CS_fsm_reg[5]_13 ;
  wire \ap_CS_fsm_reg[5]_14 ;
  wire \ap_CS_fsm_reg[5]_15 ;
  wire \ap_CS_fsm_reg[5]_16 ;
  wire \ap_CS_fsm_reg[5]_17 ;
  wire \ap_CS_fsm_reg[5]_18 ;
  wire \ap_CS_fsm_reg[5]_19 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]bound_reg_695;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_2_empty_n;
  wire high_th_1_0_empty_n;
  wire high_th_1_1_empty_n;
  wire high_th_1_2_empty_n;
  wire high_th_2_0_empty_n;
  wire high_th_2_1_empty_n;
  wire high_th_2_2_empty_n;
  wire icmp_ln56_10_fu_508_p2_carry_n_4;
  wire icmp_ln56_10_fu_508_p2_carry_n_5;
  wire icmp_ln56_10_fu_508_p2_carry_n_6;
  wire icmp_ln56_11_fu_530_p2_carry_n_4;
  wire icmp_ln56_11_fu_530_p2_carry_n_5;
  wire icmp_ln56_11_fu_530_p2_carry_n_6;
  wire icmp_ln56_1_fu_294_p2_carry_n_4;
  wire icmp_ln56_1_fu_294_p2_carry_n_5;
  wire icmp_ln56_1_fu_294_p2_carry_n_6;
  wire icmp_ln56_2_fu_316_p2_carry_n_4;
  wire icmp_ln56_2_fu_316_p2_carry_n_5;
  wire icmp_ln56_2_fu_316_p2_carry_n_6;
  wire icmp_ln56_3_fu_338_p2_carry_n_4;
  wire icmp_ln56_3_fu_338_p2_carry_n_5;
  wire icmp_ln56_3_fu_338_p2_carry_n_6;
  wire icmp_ln56_4_fu_379_p2_carry_n_4;
  wire icmp_ln56_4_fu_379_p2_carry_n_5;
  wire icmp_ln56_4_fu_379_p2_carry_n_6;
  wire icmp_ln56_5_fu_390_p2_carry_n_4;
  wire icmp_ln56_5_fu_390_p2_carry_n_5;
  wire icmp_ln56_5_fu_390_p2_carry_n_6;
  wire icmp_ln56_6_fu_412_p2_carry_n_4;
  wire icmp_ln56_6_fu_412_p2_carry_n_5;
  wire icmp_ln56_6_fu_412_p2_carry_n_6;
  wire icmp_ln56_7_fu_434_p2_carry_n_4;
  wire icmp_ln56_7_fu_434_p2_carry_n_5;
  wire icmp_ln56_7_fu_434_p2_carry_n_6;
  wire icmp_ln56_8_fu_475_p2_carry_n_4;
  wire icmp_ln56_8_fu_475_p2_carry_n_5;
  wire icmp_ln56_8_fu_475_p2_carry_n_6;
  wire icmp_ln56_9_fu_486_p2_carry_n_4;
  wire icmp_ln56_9_fu_486_p2_carry_n_5;
  wire icmp_ln56_9_fu_486_p2_carry_n_6;
  wire icmp_ln56_fu_283_p2_carry_n_4;
  wire icmp_ln56_fu_283_p2_carry_n_5;
  wire icmp_ln56_fu_283_p2_carry_n_6;
  wire icmp_ln890_1_fu_327_p2_carry_n_4;
  wire icmp_ln890_1_fu_327_p2_carry_n_5;
  wire icmp_ln890_1_fu_327_p2_carry_n_6;
  wire icmp_ln890_2_fu_401_p2_carry_n_4;
  wire icmp_ln890_2_fu_401_p2_carry_n_5;
  wire icmp_ln890_2_fu_401_p2_carry_n_6;
  wire icmp_ln890_3_fu_423_p2_carry_n_4;
  wire icmp_ln890_3_fu_423_p2_carry_n_5;
  wire icmp_ln890_3_fu_423_p2_carry_n_6;
  wire icmp_ln890_4_fu_497_p2_carry_n_4;
  wire icmp_ln890_4_fu_497_p2_carry_n_5;
  wire icmp_ln890_4_fu_497_p2_carry_n_6;
  wire icmp_ln890_5_fu_519_p2_carry_n_4;
  wire icmp_ln890_5_fu_519_p2_carry_n_5;
  wire icmp_ln890_5_fu_519_p2_carry_n_6;
  wire icmp_ln890_fu_305_p2_carry_n_4;
  wire icmp_ln890_fu_305_p2_carry_n_5;
  wire icmp_ln890_fu_305_p2_carry_n_6;
  wire icmp_ln92_fu_254_p2_carry__0_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_4_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_n_4;
  wire icmp_ln92_fu_254_p2_carry__0_n_5;
  wire icmp_ln92_fu_254_p2_carry__0_n_6;
  wire icmp_ln92_fu_254_p2_carry__1_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_n_5;
  wire icmp_ln92_fu_254_p2_carry__1_n_6;
  wire icmp_ln92_fu_254_p2_carry_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_4_n_3;
  wire icmp_ln92_fu_254_p2_carry_n_3;
  wire icmp_ln92_fu_254_p2_carry_n_4;
  wire icmp_ln92_fu_254_p2_carry_n_5;
  wire icmp_ln92_fu_254_p2_carry_n_6;
  wire \icmp_ln92_reg_705[0]_i_1_n_3 ;
  wire \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln92_reg_705_reg[0]_0 ;
  wire \icmp_ln92_reg_705_reg[0]_1 ;
  wire \icmp_ln92_reg_705_reg_n_3_[0] ;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_data_full_n;
  wire img_height_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_empty_n;
  wire indvar_flatten_reg_229;
  wire indvar_flatten_reg_2290;
  wire \indvar_flatten_reg_229[0]_i_4_n_3 ;
  wire [31:0]indvar_flatten_reg_229_reg;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire low_th_0_0_empty_n;
  wire low_th_0_1_empty_n;
  wire low_th_0_2_empty_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_2_empty_n;
  wire low_th_2_0_empty_n;
  wire low_th_2_1_empty_n;
  wire low_th_2_2_empty_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_10;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_11;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_12;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_13;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_14;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_15;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_16;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_17;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_18;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_19;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_20;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_21;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_22;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_23;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_24;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_25;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_26;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_27;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_28;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_29;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_3;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_30;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_31;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_32;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_33;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_34;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_4;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_5;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_6;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_7;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_8;
  wire mul_mul_16ns_16ns_32_4_1_U59_n_9;
  wire p_3_in;
  wire rgb2hsv_data_empty_n;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  wire [3:0]NLW_icmp_ln56_10_fu_508_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_11_fu_530_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_1_fu_294_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_2_fu_316_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_3_fu_338_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_4_fu_379_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_5_fu_390_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_6_fu_412_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_7_fu_434_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_8_fu_475_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_9_fu_486_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_1_fu_327_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_2_fu_401_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_3_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_4_fu_497_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_5_fu_519_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_fu_305_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    \SRL_SIG[0][7]_i_1__19 
       (.I0(and_ln1348_5_reg_719),
        .I1(and_ln1348_1_reg_709),
        .I2(and_ln1348_3_reg_714),
        .I3(\icmp_ln92_reg_705_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_1 ),
        .O(\and_ln1348_5_reg_719_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \and_ln1348_1_reg_709[0]_i_1 
       (.I0(and_ln1348_1_fu_373_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(and_ln1348_1_reg_709),
        .O(\and_ln1348_1_reg_709[0]_i_1_n_3 ));
  FDRE \and_ln1348_1_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1348_1_reg_709[0]_i_1_n_3 ),
        .Q(and_ln1348_1_reg_709),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \and_ln1348_3_reg_714[0]_i_1 
       (.I0(and_ln1348_3_fu_469_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(and_ln1348_3_reg_714),
        .O(\and_ln1348_3_reg_714[0]_i_1_n_3 ));
  FDRE \and_ln1348_3_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1348_3_reg_714[0]_i_1_n_3 ),
        .Q(and_ln1348_3_reg_714),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \and_ln1348_5_reg_719[0]_i_1 
       (.I0(and_ln1348_5_fu_565_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(and_ln1348_5_reg_719),
        .O(\and_ln1348_5_reg_719[0]_i_1_n_3 ));
  FDRE \and_ln1348_5_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1348_5_reg_719[0]_i_1_n_3 ),
        .Q(and_ln1348_5_reg_719),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg_n_3_[1] ),
        .I2(\ap_CS_fsm_reg_n_3_[2] ),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(Q),
        .I5(\ap_CS_fsm[1]_i_3__0_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFAAFFBF)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(\icmp_ln92_reg_705_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h000000000A080808)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(rgb2hsv_data_empty_n),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(imgHelper1_data_full_n),
        .O(\icmp_ln92_reg_705_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln92_reg_705_reg[0]_0 ),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE \bound_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_34),
        .Q(bound_reg_695[0]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_24),
        .Q(bound_reg_695[10]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_23),
        .Q(bound_reg_695[11]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_22),
        .Q(bound_reg_695[12]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_21),
        .Q(bound_reg_695[13]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_20),
        .Q(bound_reg_695[14]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_19),
        .Q(bound_reg_695[15]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_18),
        .Q(bound_reg_695[16]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_17),
        .Q(bound_reg_695[17]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_16),
        .Q(bound_reg_695[18]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_15),
        .Q(bound_reg_695[19]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_33),
        .Q(bound_reg_695[1]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_14),
        .Q(bound_reg_695[20]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_13),
        .Q(bound_reg_695[21]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_12),
        .Q(bound_reg_695[22]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_11),
        .Q(bound_reg_695[23]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_10),
        .Q(bound_reg_695[24]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_9),
        .Q(bound_reg_695[25]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_8),
        .Q(bound_reg_695[26]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_7),
        .Q(bound_reg_695[27]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_6),
        .Q(bound_reg_695[28]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_5),
        .Q(bound_reg_695[29]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_32),
        .Q(bound_reg_695[2]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_4),
        .Q(bound_reg_695[30]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_3),
        .Q(bound_reg_695[31]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_31),
        .Q(bound_reg_695[3]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_30),
        .Q(bound_reg_695[4]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_29),
        .Q(bound_reg_695[5]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_28),
        .Q(bound_reg_695[6]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_27),
        .Q(bound_reg_695[7]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_26),
        .Q(bound_reg_695[8]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U59_n_25),
        .Q(bound_reg_695[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_10_fu_508_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_10 ,icmp_ln56_10_fu_508_p2_carry_n_4,icmp_ln56_10_fu_508_p2_carry_n_5,icmp_ln56_10_fu_508_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_5_reg_719[0]_i_2 ),
        .O(NLW_icmp_ln56_10_fu_508_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_5_reg_719[0]_i_2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_11_fu_530_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_12 ,icmp_ln56_11_fu_530_p2_carry_n_4,icmp_ln56_11_fu_530_p2_carry_n_5,icmp_ln56_11_fu_530_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_5_reg_719[0]_i_2_3 ),
        .O(NLW_icmp_ln56_11_fu_530_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_5_reg_719[0]_i_2_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_1_fu_294_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_3 ,icmp_ln56_1_fu_294_p2_carry_n_4,icmp_ln56_1_fu_294_p2_carry_n_5,icmp_ln56_1_fu_294_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_1_reg_709[0]_i_2_7 ),
        .O(NLW_icmp_ln56_1_fu_294_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_1_reg_709[0]_i_2_8 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_2_fu_316_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6] ,icmp_ln56_2_fu_316_p2_carry_n_4,icmp_ln56_2_fu_316_p2_carry_n_5,icmp_ln56_2_fu_316_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln56_2_fu_316_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_3_fu_338_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_1 ,icmp_ln56_3_fu_338_p2_carry_n_4,icmp_ln56_3_fu_338_p2_carry_n_5,icmp_ln56_3_fu_338_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_1_reg_709[0]_i_2_1 ),
        .O(NLW_icmp_ln56_3_fu_338_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_1_reg_709[0]_i_2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_4_fu_379_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_6 ,icmp_ln56_4_fu_379_p2_carry_n_4,icmp_ln56_4_fu_379_p2_carry_n_5,icmp_ln56_4_fu_379_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_3_reg_714[0]_i_2_3 ),
        .O(NLW_icmp_ln56_4_fu_379_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_3_reg_714[0]_i_2_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_5_fu_390_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_8 ,icmp_ln56_5_fu_390_p2_carry_n_4,icmp_ln56_5_fu_390_p2_carry_n_5,icmp_ln56_5_fu_390_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_3_reg_714[0]_i_2_7 ),
        .O(NLW_icmp_ln56_5_fu_390_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_3_reg_714[0]_i_2_8 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_6_fu_412_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_7 ,icmp_ln56_6_fu_412_p2_carry_n_4,icmp_ln56_6_fu_412_p2_carry_n_5,icmp_ln56_6_fu_412_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_3_reg_714[0]_i_2_5 ),
        .O(NLW_icmp_ln56_6_fu_412_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_3_reg_714[0]_i_2_6 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_7_fu_434_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_4 ,icmp_ln56_7_fu_434_p2_carry_n_4,icmp_ln56_7_fu_434_p2_carry_n_5,icmp_ln56_7_fu_434_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_3_reg_714[0]_i_2 ),
        .O(NLW_icmp_ln56_7_fu_434_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_3_reg_714[0]_i_2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_8_fu_475_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_11 ,icmp_ln56_8_fu_475_p2_carry_n_4,icmp_ln56_8_fu_475_p2_carry_n_5,icmp_ln56_8_fu_475_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_5_reg_719[0]_i_2_1 ),
        .O(NLW_icmp_ln56_8_fu_475_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_5_reg_719[0]_i_2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_9_fu_486_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_15 ,icmp_ln56_9_fu_486_p2_carry_n_4,icmp_ln56_9_fu_486_p2_carry_n_5,icmp_ln56_9_fu_486_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_5_reg_719[0]_i_2_9 ),
        .O(NLW_icmp_ln56_9_fu_486_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_5_reg_719[0]_i_2_10 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_283_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_0 ,icmp_ln56_fu_283_p2_carry_n_4,icmp_ln56_fu_283_p2_carry_n_5,icmp_ln56_fu_283_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_1_reg_709[0]_i_2 ),
        .O(NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_1_reg_709[0]_i_2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_1_fu_327_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_2 ,icmp_ln890_1_fu_327_p2_carry_n_4,icmp_ln890_1_fu_327_p2_carry_n_5,icmp_ln890_1_fu_327_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_1_reg_709[0]_i_2_3 ),
        .O(NLW_icmp_ln890_1_fu_327_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_1_reg_709[0]_i_2_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_2_fu_401_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_9 ,icmp_ln890_2_fu_401_p2_carry_n_4,icmp_ln890_2_fu_401_p2_carry_n_5,icmp_ln890_2_fu_401_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_3_reg_714[0]_i_2_9 ),
        .O(NLW_icmp_ln890_2_fu_401_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_3_reg_714[0]_i_2_10 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_3_fu_423_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_5 ,icmp_ln890_3_fu_423_p2_carry_n_4,icmp_ln890_3_fu_423_p2_carry_n_5,icmp_ln890_3_fu_423_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_3_reg_714[0]_i_2_1 ),
        .O(NLW_icmp_ln890_3_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_3_reg_714[0]_i_2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_4_fu_497_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_14 ,icmp_ln890_4_fu_497_p2_carry_n_4,icmp_ln890_4_fu_497_p2_carry_n_5,icmp_ln890_4_fu_497_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_5_reg_719[0]_i_2_7 ),
        .O(NLW_icmp_ln890_4_fu_497_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_5_reg_719[0]_i_2_8 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_5_fu_519_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[1][6]_13 ,icmp_ln890_5_fu_519_p2_carry_n_4,icmp_ln890_5_fu_519_p2_carry_n_5,icmp_ln890_5_fu_519_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_5_reg_719[0]_i_2_5 ),
        .O(NLW_icmp_ln890_5_fu_519_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_5_reg_719[0]_i_2_6 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_fu_305_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln890_fu_305_p2_carry_n_4,icmp_ln890_fu_305_p2_carry_n_5,icmp_ln890_fu_305_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\and_ln1348_1_reg_709[0]_i_2_5 ),
        .O(NLW_icmp_ln890_fu_305_p2_carry_O_UNCONNECTED[3:0]),
        .S(\and_ln1348_1_reg_709[0]_i_2_6 ));
  CARRY4 icmp_ln92_fu_254_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln92_fu_254_p2_carry_n_3,icmp_ln92_fu_254_p2_carry_n_4,icmp_ln92_fu_254_p2_carry_n_5,icmp_ln92_fu_254_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln92_fu_254_p2_carry_i_1_n_3,icmp_ln92_fu_254_p2_carry_i_2_n_3,icmp_ln92_fu_254_p2_carry_i_3_n_3,icmp_ln92_fu_254_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln92_fu_254_p2_carry__0
       (.CI(icmp_ln92_fu_254_p2_carry_n_3),
        .CO({icmp_ln92_fu_254_p2_carry__0_n_3,icmp_ln92_fu_254_p2_carry__0_n_4,icmp_ln92_fu_254_p2_carry__0_n_5,icmp_ln92_fu_254_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln92_fu_254_p2_carry__0_i_1_n_3,icmp_ln92_fu_254_p2_carry__0_i_2_n_3,icmp_ln92_fu_254_p2_carry__0_i_3_n_3,icmp_ln92_fu_254_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_1
       (.I0(indvar_flatten_reg_229_reg[21]),
        .I1(bound_reg_695[21]),
        .I2(indvar_flatten_reg_229_reg[22]),
        .I3(bound_reg_695[22]),
        .I4(bound_reg_695[23]),
        .I5(indvar_flatten_reg_229_reg[23]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_2
       (.I0(indvar_flatten_reg_229_reg[18]),
        .I1(bound_reg_695[18]),
        .I2(indvar_flatten_reg_229_reg[19]),
        .I3(bound_reg_695[19]),
        .I4(bound_reg_695[20]),
        .I5(indvar_flatten_reg_229_reg[20]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_3
       (.I0(indvar_flatten_reg_229_reg[16]),
        .I1(bound_reg_695[16]),
        .I2(indvar_flatten_reg_229_reg[15]),
        .I3(bound_reg_695[15]),
        .I4(bound_reg_695[17]),
        .I5(indvar_flatten_reg_229_reg[17]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_4
       (.I0(indvar_flatten_reg_229_reg[14]),
        .I1(bound_reg_695[14]),
        .I2(indvar_flatten_reg_229_reg[12]),
        .I3(bound_reg_695[12]),
        .I4(bound_reg_695[13]),
        .I5(indvar_flatten_reg_229_reg[13]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln92_fu_254_p2_carry__1
       (.CI(icmp_ln92_fu_254_p2_carry__0_n_3),
        .CO({NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state5,icmp_ln92_fu_254_p2_carry__1_n_5,icmp_ln92_fu_254_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln92_fu_254_p2_carry__1_i_1_n_3,icmp_ln92_fu_254_p2_carry__1_i_2_n_3,icmp_ln92_fu_254_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln92_fu_254_p2_carry__1_i_1
       (.I0(bound_reg_695[31]),
        .I1(indvar_flatten_reg_229_reg[31]),
        .I2(bound_reg_695[30]),
        .I3(indvar_flatten_reg_229_reg[30]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__1_i_2
       (.I0(indvar_flatten_reg_229_reg[27]),
        .I1(bound_reg_695[27]),
        .I2(indvar_flatten_reg_229_reg[28]),
        .I3(bound_reg_695[28]),
        .I4(bound_reg_695[29]),
        .I5(indvar_flatten_reg_229_reg[29]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__1_i_3
       (.I0(indvar_flatten_reg_229_reg[26]),
        .I1(bound_reg_695[26]),
        .I2(indvar_flatten_reg_229_reg[24]),
        .I3(bound_reg_695[24]),
        .I4(bound_reg_695[25]),
        .I5(indvar_flatten_reg_229_reg[25]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_1
       (.I0(indvar_flatten_reg_229_reg[10]),
        .I1(bound_reg_695[10]),
        .I2(indvar_flatten_reg_229_reg[9]),
        .I3(bound_reg_695[9]),
        .I4(bound_reg_695[11]),
        .I5(indvar_flatten_reg_229_reg[11]),
        .O(icmp_ln92_fu_254_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_2
       (.I0(indvar_flatten_reg_229_reg[7]),
        .I1(bound_reg_695[7]),
        .I2(indvar_flatten_reg_229_reg[6]),
        .I3(bound_reg_695[6]),
        .I4(bound_reg_695[8]),
        .I5(indvar_flatten_reg_229_reg[8]),
        .O(icmp_ln92_fu_254_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_3
       (.I0(indvar_flatten_reg_229_reg[4]),
        .I1(bound_reg_695[4]),
        .I2(indvar_flatten_reg_229_reg[3]),
        .I3(bound_reg_695[3]),
        .I4(bound_reg_695[5]),
        .I5(indvar_flatten_reg_229_reg[5]),
        .O(icmp_ln92_fu_254_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_4
       (.I0(indvar_flatten_reg_229_reg[0]),
        .I1(bound_reg_695[0]),
        .I2(indvar_flatten_reg_229_reg[1]),
        .I3(bound_reg_695[1]),
        .I4(bound_reg_695[2]),
        .I5(indvar_flatten_reg_229_reg[2]),
        .O(icmp_ln92_fu_254_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln92_reg_705[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .O(\icmp_ln92_reg_705[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .O(\icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln92_reg_705_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln92_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_705[0]_i_1_n_3 ),
        .Q(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \indvar_flatten_reg_229[0]_i_1 
       (.I0(\icmp_ln92_reg_705_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_CS_fsm_state4),
        .O(indvar_flatten_reg_229));
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten_reg_229[0]_i_2 
       (.I0(\icmp_ln92_reg_705_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .O(indvar_flatten_reg_2290));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_229[0]_i_4 
       (.I0(indvar_flatten_reg_229_reg[0]),
        .O(\indvar_flatten_reg_229[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_229_reg[0]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_229_reg[0]_i_3_n_3 ,\indvar_flatten_reg_229_reg[0]_i_3_n_4 ,\indvar_flatten_reg_229_reg[0]_i_3_n_5 ,\indvar_flatten_reg_229_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_229_reg[0]_i_3_n_7 ,\indvar_flatten_reg_229_reg[0]_i_3_n_8 ,\indvar_flatten_reg_229_reg[0]_i_3_n_9 ,\indvar_flatten_reg_229_reg[0]_i_3_n_10 }),
        .S({indvar_flatten_reg_229_reg[3:1],\indvar_flatten_reg_229[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[10]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[11]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[12]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[12]_i_1_n_3 ,\indvar_flatten_reg_229_reg[12]_i_1_n_4 ,\indvar_flatten_reg_229_reg[12]_i_1_n_5 ,\indvar_flatten_reg_229_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[12]_i_1_n_7 ,\indvar_flatten_reg_229_reg[12]_i_1_n_8 ,\indvar_flatten_reg_229_reg[12]_i_1_n_9 ,\indvar_flatten_reg_229_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[15:12]));
  FDRE \indvar_flatten_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[13]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[14]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[15]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[16]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[16]_i_1_n_3 ,\indvar_flatten_reg_229_reg[16]_i_1_n_4 ,\indvar_flatten_reg_229_reg[16]_i_1_n_5 ,\indvar_flatten_reg_229_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[16]_i_1_n_7 ,\indvar_flatten_reg_229_reg[16]_i_1_n_8 ,\indvar_flatten_reg_229_reg[16]_i_1_n_9 ,\indvar_flatten_reg_229_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[19:16]));
  FDRE \indvar_flatten_reg_229_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[17]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[18]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[19]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_229_reg[1]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[20]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[20]_i_1_n_3 ,\indvar_flatten_reg_229_reg[20]_i_1_n_4 ,\indvar_flatten_reg_229_reg[20]_i_1_n_5 ,\indvar_flatten_reg_229_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[20]_i_1_n_7 ,\indvar_flatten_reg_229_reg[20]_i_1_n_8 ,\indvar_flatten_reg_229_reg[20]_i_1_n_9 ,\indvar_flatten_reg_229_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[23:20]));
  FDRE \indvar_flatten_reg_229_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[21]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[22]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[23]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[24]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[24]_i_1_n_3 ,\indvar_flatten_reg_229_reg[24]_i_1_n_4 ,\indvar_flatten_reg_229_reg[24]_i_1_n_5 ,\indvar_flatten_reg_229_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[24]_i_1_n_7 ,\indvar_flatten_reg_229_reg[24]_i_1_n_8 ,\indvar_flatten_reg_229_reg[24]_i_1_n_9 ,\indvar_flatten_reg_229_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[27:24]));
  FDRE \indvar_flatten_reg_229_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[25]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[26]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[27]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[28]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[24]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_229_reg[28]_i_1_n_4 ,\indvar_flatten_reg_229_reg[28]_i_1_n_5 ,\indvar_flatten_reg_229_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[28]_i_1_n_7 ,\indvar_flatten_reg_229_reg[28]_i_1_n_8 ,\indvar_flatten_reg_229_reg[28]_i_1_n_9 ,\indvar_flatten_reg_229_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[31:28]));
  FDRE \indvar_flatten_reg_229_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[29]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_229_reg[2]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[30]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[31]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_229_reg[3]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[4]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[0]_i_3_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[4]_i_1_n_3 ,\indvar_flatten_reg_229_reg[4]_i_1_n_4 ,\indvar_flatten_reg_229_reg[4]_i_1_n_5 ,\indvar_flatten_reg_229_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[4]_i_1_n_7 ,\indvar_flatten_reg_229_reg[4]_i_1_n_8 ,\indvar_flatten_reg_229_reg[4]_i_1_n_9 ,\indvar_flatten_reg_229_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[7:4]));
  FDRE \indvar_flatten_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[5]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[6]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[7]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[8]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[8]_i_1_n_3 ,\indvar_flatten_reg_229_reg[8]_i_1_n_4 ,\indvar_flatten_reg_229_reg[8]_i_1_n_5 ,\indvar_flatten_reg_229_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[8]_i_1_n_7 ,\indvar_flatten_reg_229_reg[8]_i_1_n_8 ,\indvar_flatten_reg_229_reg[8]_i_1_n_9 ,\indvar_flatten_reg_229_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[11:8]));
  FDRE \indvar_flatten_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[9]),
        .R(indvar_flatten_reg_229));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__0
       (.I0(Q),
        .I1(low_th_0_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__1
       (.I0(Q),
        .I1(low_th_0_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__10
       (.I0(Q),
        .I1(high_th_1_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__11
       (.I0(Q),
        .I1(high_th_1_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__12
       (.I0(Q),
        .I1(low_th_2_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__13
       (.I0(Q),
        .I1(low_th_2_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__14
       (.I0(Q),
        .I1(low_th_2_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__15
       (.I0(Q),
        .I1(high_th_2_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__16
       (.I0(Q),
        .I1(high_th_2_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__17
       (.I0(Q),
        .I1(high_th_2_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__18
       (.I0(Q),
        .I1(img_height_loc_i_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_18 ));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__19
       (.I0(Q),
        .I1(img_width_loc_i_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__2
       (.I0(Q),
        .I1(low_th_0_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__3
       (.I0(Q),
        .I1(high_th_0_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__34
       (.I0(imgHelper1_data_empty_n),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .I2(imgHelper1_data_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .I5(\icmp_ln92_reg_705_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__4
       (.I0(Q),
        .I1(high_th_0_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__5
       (.I0(Q),
        .I1(high_th_0_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__6
       (.I0(Q),
        .I1(low_th_1_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__7
       (.I0(Q),
        .I1(low_th_1_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__8
       (.I0(Q),
        .I1(low_th_1_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__9
       (.I0(Q),
        .I1(high_th_1_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    internal_full_n_i_3__3
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read),
        .I1(imgHelper1_data_empty_n),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(imgHelper1_data_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[0]_i_1__32 
       (.I0(rgb2hsv_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(p_3_in),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln92_reg_705_reg[0]_0 ),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(\icmp_ln92_reg_705_reg[0]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(rgb2hsv_data_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFF04FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(rgb2hsv_data_empty_n),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(imgHelper1_data_full_n),
        .O(\icmp_ln92_reg_705_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    \mOutPtr[1]_i_3__0 
       (.I0(rgb2hsv_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln92_reg_705_reg[0]_0 ),
        .I4(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1 mul_mul_16ns_16ns_32_4_1_U59
       (.A(A),
        .B(B),
        .D({mul_mul_16ns_16ns_32_4_1_U59_n_3,mul_mul_16ns_16ns_32_4_1_U59_n_4,mul_mul_16ns_16ns_32_4_1_U59_n_5,mul_mul_16ns_16ns_32_4_1_U59_n_6,mul_mul_16ns_16ns_32_4_1_U59_n_7,mul_mul_16ns_16ns_32_4_1_U59_n_8,mul_mul_16ns_16ns_32_4_1_U59_n_9,mul_mul_16ns_16ns_32_4_1_U59_n_10,mul_mul_16ns_16ns_32_4_1_U59_n_11,mul_mul_16ns_16ns_32_4_1_U59_n_12,mul_mul_16ns_16ns_32_4_1_U59_n_13,mul_mul_16ns_16ns_32_4_1_U59_n_14,mul_mul_16ns_16ns_32_4_1_U59_n_15,mul_mul_16ns_16ns_32_4_1_U59_n_16,mul_mul_16ns_16ns_32_4_1_U59_n_17,mul_mul_16ns_16ns_32_4_1_U59_n_18,mul_mul_16ns_16ns_32_4_1_U59_n_19,mul_mul_16ns_16ns_32_4_1_U59_n_20,mul_mul_16ns_16ns_32_4_1_U59_n_21,mul_mul_16ns_16ns_32_4_1_U59_n_22,mul_mul_16ns_16ns_32_4_1_U59_n_23,mul_mul_16ns_16ns_32_4_1_U59_n_24,mul_mul_16ns_16ns_32_4_1_U59_n_25,mul_mul_16ns_16ns_32_4_1_U59_n_26,mul_mul_16ns_16ns_32_4_1_U59_n_27,mul_mul_16ns_16ns_32_4_1_U59_n_28,mul_mul_16ns_16ns_32_4_1_U59_n_29,mul_mul_16ns_16ns_32_4_1_U59_n_30,mul_mul_16ns_16ns_32_4_1_U59_n_31,mul_mul_16ns_16ns_32_4_1_U59_n_32,mul_mul_16ns_16ns_32_4_1_U59_n_33,mul_mul_16ns_16ns_32_4_1_U59_n_34}),
        .Q({Q,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg(\ap_CS_fsm_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s
   (\B_V_data_1_state_reg[0] ,
    Q,
    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read,
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    dst_TDATA,
    dst_TLAST,
    ap_rst_n_inv,
    ap_clk,
    imgHelper1_data_dout,
    D,
    \rows_reg_210_reg[31]_0 ,
    ap_rst_n,
    dst_TREADY,
    imgHelper1_data_empty_n,
    imgHelper1_cols_c_empty_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    imgHelper1_rows_c_empty_n);
  output \B_V_data_1_state_reg[0] ;
  output [0:0]Q;
  output xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;
  output xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  output xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  output [0:0]dst_TDATA;
  output [0:0]dst_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]imgHelper1_data_dout;
  input [31:0]D;
  input [31:0]\rows_reg_210_reg[31]_0 ;
  input ap_rst_n;
  input dst_TREADY;
  input imgHelper1_data_empty_n;
  input imgHelper1_cols_c_empty_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input imgHelper1_rows_c_empty_n;

  wire \B_V_data_1_state_reg[0] ;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_3_n_3 ;
  wire \ap_CS_fsm[3]_i_10__0_n_3 ;
  wire \ap_CS_fsm[3]_i_11__0_n_3 ;
  wire \ap_CS_fsm[3]_i_12__0_n_3 ;
  wire \ap_CS_fsm[3]_i_14__0_n_3 ;
  wire \ap_CS_fsm[3]_i_15__0_n_3 ;
  wire \ap_CS_fsm[3]_i_16__0_n_3 ;
  wire \ap_CS_fsm[3]_i_17__0_n_3 ;
  wire \ap_CS_fsm[3]_i_18__0_n_3 ;
  wire \ap_CS_fsm[3]_i_19__0_n_3 ;
  wire \ap_CS_fsm[3]_i_20__0_n_3 ;
  wire \ap_CS_fsm[3]_i_21__0_n_3 ;
  wire \ap_CS_fsm[3]_i_23__0_n_3 ;
  wire \ap_CS_fsm[3]_i_24__0_n_3 ;
  wire \ap_CS_fsm[3]_i_25__0_n_3 ;
  wire \ap_CS_fsm[3]_i_26__0_n_3 ;
  wire \ap_CS_fsm[3]_i_27__0_n_3 ;
  wire \ap_CS_fsm[3]_i_28__0_n_3 ;
  wire \ap_CS_fsm[3]_i_29__0_n_3 ;
  wire \ap_CS_fsm[3]_i_30__0_n_3 ;
  wire \ap_CS_fsm[3]_i_31__0_n_3 ;
  wire \ap_CS_fsm[3]_i_32__0_n_3 ;
  wire \ap_CS_fsm[3]_i_33__0_n_3 ;
  wire \ap_CS_fsm[3]_i_34__0_n_3 ;
  wire \ap_CS_fsm[3]_i_35__0_n_3 ;
  wire \ap_CS_fsm[3]_i_36__0_n_3 ;
  wire \ap_CS_fsm[3]_i_37__0_n_3 ;
  wire \ap_CS_fsm[3]_i_38__0_n_3 ;
  wire \ap_CS_fsm[3]_i_5__0_n_3 ;
  wire \ap_CS_fsm[3]_i_6__0_n_3 ;
  wire \ap_CS_fsm[3]_i_7__0_n_3 ;
  wire \ap_CS_fsm[3]_i_8__0_n_3 ;
  wire \ap_CS_fsm[3]_i_9__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_6 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_253;
  wire \axi_last_V_reg_253[0]_i_10_n_3 ;
  wire \axi_last_V_reg_253[0]_i_11_n_3 ;
  wire \axi_last_V_reg_253[0]_i_12_n_3 ;
  wire \axi_last_V_reg_253[0]_i_13_n_3 ;
  wire \axi_last_V_reg_253[0]_i_14_n_3 ;
  wire \axi_last_V_reg_253[0]_i_15_n_3 ;
  wire \axi_last_V_reg_253[0]_i_4_n_3 ;
  wire \axi_last_V_reg_253[0]_i_5_n_3 ;
  wire \axi_last_V_reg_253[0]_i_6_n_3 ;
  wire \axi_last_V_reg_253[0]_i_8_n_3 ;
  wire \axi_last_V_reg_253[0]_i_9_n_3 ;
  wire \axi_last_V_reg_253_reg[0]_i_2_n_5 ;
  wire \axi_last_V_reg_253_reg[0]_i_2_n_6 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_4 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_5 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_6 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_3 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_4 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_5 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_6 ;
  wire [31:0]cols_reg_215;
  wire [0:0]dst_TDATA;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [11:0]i_1_fu_160_p2;
  wire [11:0]i_1_reg_230;
  wire \i_1_reg_230_reg[11]_i_2_n_5 ;
  wire \i_1_reg_230_reg[11]_i_2_n_6 ;
  wire \i_1_reg_230_reg[4]_i_1_n_3 ;
  wire \i_1_reg_230_reg[4]_i_1_n_4 ;
  wire \i_1_reg_230_reg[4]_i_1_n_5 ;
  wire \i_1_reg_230_reg[4]_i_1_n_6 ;
  wire \i_1_reg_230_reg[8]_i_1_n_3 ;
  wire \i_1_reg_230_reg[8]_i_1_n_4 ;
  wire \i_1_reg_230_reg[8]_i_1_n_5 ;
  wire \i_1_reg_230_reg[8]_i_1_n_6 ;
  wire [11:0]i_reg_126;
  wire icmp_ln105_fu_170_p2;
  wire icmp_ln107_fu_190_p2;
  wire icmp_ln107_reg_249;
  wire icmp_ln107_reg_249_pp0_iter1_reg;
  wire icmp_ln112_1_fu_195_p2;
  wire icmp_ln112_fu_175_p2;
  wire icmp_ln112_reg_239;
  wire \icmp_ln112_reg_239[0]_i_10_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_11_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_12_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_13_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_14_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_15_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_1_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_4_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_5_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_6_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_8_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_9_n_3 ;
  wire \icmp_ln112_reg_239_reg[0]_i_2_n_5 ;
  wire \icmp_ln112_reg_239_reg[0]_i_2_n_6 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_3 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_4 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_5 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_6 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_3 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_4 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_5 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_6 ;
  wire imgHelper1_cols_c_empty_n;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_rows_c_empty_n;
  wire j_reg_137;
  wire j_reg_1370;
  wire \j_reg_137[0]_i_10_n_3 ;
  wire \j_reg_137[0]_i_11_n_3 ;
  wire \j_reg_137[0]_i_12_n_3 ;
  wire \j_reg_137[0]_i_13_n_3 ;
  wire \j_reg_137[0]_i_14_n_3 ;
  wire \j_reg_137[0]_i_16_n_3 ;
  wire \j_reg_137[0]_i_17_n_3 ;
  wire \j_reg_137[0]_i_18_n_3 ;
  wire \j_reg_137[0]_i_19_n_3 ;
  wire \j_reg_137[0]_i_20_n_3 ;
  wire \j_reg_137[0]_i_21_n_3 ;
  wire \j_reg_137[0]_i_22_n_3 ;
  wire \j_reg_137[0]_i_23_n_3 ;
  wire \j_reg_137[0]_i_25_n_3 ;
  wire \j_reg_137[0]_i_26_n_3 ;
  wire \j_reg_137[0]_i_27_n_3 ;
  wire \j_reg_137[0]_i_28_n_3 ;
  wire \j_reg_137[0]_i_29_n_3 ;
  wire \j_reg_137[0]_i_30_n_3 ;
  wire \j_reg_137[0]_i_31_n_3 ;
  wire \j_reg_137[0]_i_32_n_3 ;
  wire \j_reg_137[0]_i_33_n_3 ;
  wire \j_reg_137[0]_i_34_n_3 ;
  wire \j_reg_137[0]_i_35_n_3 ;
  wire \j_reg_137[0]_i_36_n_3 ;
  wire \j_reg_137[0]_i_37_n_3 ;
  wire \j_reg_137[0]_i_38_n_3 ;
  wire \j_reg_137[0]_i_39_n_3 ;
  wire \j_reg_137[0]_i_40_n_3 ;
  wire \j_reg_137[0]_i_5_n_3 ;
  wire \j_reg_137[0]_i_7_n_3 ;
  wire \j_reg_137[0]_i_8_n_3 ;
  wire \j_reg_137[0]_i_9_n_3 ;
  wire [11:0]j_reg_137_reg;
  wire \j_reg_137_reg[0]_i_15_n_3 ;
  wire \j_reg_137_reg[0]_i_15_n_4 ;
  wire \j_reg_137_reg[0]_i_15_n_5 ;
  wire \j_reg_137_reg[0]_i_15_n_6 ;
  wire \j_reg_137_reg[0]_i_24_n_3 ;
  wire \j_reg_137_reg[0]_i_24_n_4 ;
  wire \j_reg_137_reg[0]_i_24_n_5 ;
  wire \j_reg_137_reg[0]_i_24_n_6 ;
  wire \j_reg_137_reg[0]_i_3_n_10 ;
  wire \j_reg_137_reg[0]_i_3_n_3 ;
  wire \j_reg_137_reg[0]_i_3_n_4 ;
  wire \j_reg_137_reg[0]_i_3_n_5 ;
  wire \j_reg_137_reg[0]_i_3_n_6 ;
  wire \j_reg_137_reg[0]_i_3_n_7 ;
  wire \j_reg_137_reg[0]_i_3_n_8 ;
  wire \j_reg_137_reg[0]_i_3_n_9 ;
  wire \j_reg_137_reg[0]_i_4_n_4 ;
  wire \j_reg_137_reg[0]_i_4_n_5 ;
  wire \j_reg_137_reg[0]_i_4_n_6 ;
  wire \j_reg_137_reg[0]_i_6_n_3 ;
  wire \j_reg_137_reg[0]_i_6_n_4 ;
  wire \j_reg_137_reg[0]_i_6_n_5 ;
  wire \j_reg_137_reg[0]_i_6_n_6 ;
  wire \j_reg_137_reg[4]_i_1_n_10 ;
  wire \j_reg_137_reg[4]_i_1_n_3 ;
  wire \j_reg_137_reg[4]_i_1_n_4 ;
  wire \j_reg_137_reg[4]_i_1_n_5 ;
  wire \j_reg_137_reg[4]_i_1_n_6 ;
  wire \j_reg_137_reg[4]_i_1_n_7 ;
  wire \j_reg_137_reg[4]_i_1_n_8 ;
  wire \j_reg_137_reg[4]_i_1_n_9 ;
  wire \j_reg_137_reg[8]_i_1_n_10 ;
  wire \j_reg_137_reg[8]_i_1_n_4 ;
  wire \j_reg_137_reg[8]_i_1_n_5 ;
  wire \j_reg_137_reg[8]_i_1_n_6 ;
  wire \j_reg_137_reg[8]_i_1_n_7 ;
  wire \j_reg_137_reg[8]_i_1_n_8 ;
  wire \j_reg_137_reg[8]_i_1_n_9 ;
  wire p_4_in;
  wire regslice_both_dst_V_data_V_U_apdone_blk;
  wire regslice_both_dst_V_data_V_U_n_13;
  wire regslice_both_dst_V_data_V_U_n_19;
  wire regslice_both_dst_V_data_V_U_n_20;
  wire regslice_both_dst_V_data_V_U_n_21;
  wire regslice_both_dst_V_data_V_U_n_5;
  wire regslice_both_dst_V_data_V_U_n_6;
  wire regslice_both_dst_V_data_V_U_n_7;
  wire [31:0]rows_reg_210;
  wire [31:0]\rows_reg_210_reg[31]_0 ;
  wire [31:0]sub9_i_fu_154_p2;
  wire [31:0]sub9_i_reg_225;
  wire \sub9_i_reg_225[12]_i_2_n_3 ;
  wire \sub9_i_reg_225[12]_i_3_n_3 ;
  wire \sub9_i_reg_225[12]_i_4_n_3 ;
  wire \sub9_i_reg_225[12]_i_5_n_3 ;
  wire \sub9_i_reg_225[16]_i_2_n_3 ;
  wire \sub9_i_reg_225[16]_i_3_n_3 ;
  wire \sub9_i_reg_225[16]_i_4_n_3 ;
  wire \sub9_i_reg_225[16]_i_5_n_3 ;
  wire \sub9_i_reg_225[20]_i_2_n_3 ;
  wire \sub9_i_reg_225[20]_i_3_n_3 ;
  wire \sub9_i_reg_225[20]_i_4_n_3 ;
  wire \sub9_i_reg_225[20]_i_5_n_3 ;
  wire \sub9_i_reg_225[24]_i_2_n_3 ;
  wire \sub9_i_reg_225[24]_i_3_n_3 ;
  wire \sub9_i_reg_225[24]_i_4_n_3 ;
  wire \sub9_i_reg_225[24]_i_5_n_3 ;
  wire \sub9_i_reg_225[28]_i_2_n_3 ;
  wire \sub9_i_reg_225[28]_i_3_n_3 ;
  wire \sub9_i_reg_225[28]_i_4_n_3 ;
  wire \sub9_i_reg_225[28]_i_5_n_3 ;
  wire \sub9_i_reg_225[31]_i_2_n_3 ;
  wire \sub9_i_reg_225[31]_i_3_n_3 ;
  wire \sub9_i_reg_225[31]_i_4_n_3 ;
  wire \sub9_i_reg_225[4]_i_2_n_3 ;
  wire \sub9_i_reg_225[4]_i_3_n_3 ;
  wire \sub9_i_reg_225[4]_i_4_n_3 ;
  wire \sub9_i_reg_225[4]_i_5_n_3 ;
  wire \sub9_i_reg_225[8]_i_2_n_3 ;
  wire \sub9_i_reg_225[8]_i_3_n_3 ;
  wire \sub9_i_reg_225[8]_i_4_n_3 ;
  wire \sub9_i_reg_225[8]_i_5_n_3 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[31]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[31]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_6 ;
  wire [31:0]sub_i_fu_148_p2;
  wire [31:0]sub_i_reg_220;
  wire \sub_i_reg_220[12]_i_2_n_3 ;
  wire \sub_i_reg_220[12]_i_3_n_3 ;
  wire \sub_i_reg_220[12]_i_4_n_3 ;
  wire \sub_i_reg_220[12]_i_5_n_3 ;
  wire \sub_i_reg_220[16]_i_2_n_3 ;
  wire \sub_i_reg_220[16]_i_3_n_3 ;
  wire \sub_i_reg_220[16]_i_4_n_3 ;
  wire \sub_i_reg_220[16]_i_5_n_3 ;
  wire \sub_i_reg_220[20]_i_2_n_3 ;
  wire \sub_i_reg_220[20]_i_3_n_3 ;
  wire \sub_i_reg_220[20]_i_4_n_3 ;
  wire \sub_i_reg_220[20]_i_5_n_3 ;
  wire \sub_i_reg_220[24]_i_2_n_3 ;
  wire \sub_i_reg_220[24]_i_3_n_3 ;
  wire \sub_i_reg_220[24]_i_4_n_3 ;
  wire \sub_i_reg_220[24]_i_5_n_3 ;
  wire \sub_i_reg_220[28]_i_2_n_3 ;
  wire \sub_i_reg_220[28]_i_3_n_3 ;
  wire \sub_i_reg_220[28]_i_4_n_3 ;
  wire \sub_i_reg_220[28]_i_5_n_3 ;
  wire \sub_i_reg_220[31]_i_2_n_3 ;
  wire \sub_i_reg_220[31]_i_3_n_3 ;
  wire \sub_i_reg_220[31]_i_4_n_3 ;
  wire \sub_i_reg_220[4]_i_2_n_3 ;
  wire \sub_i_reg_220[4]_i_3_n_3 ;
  wire \sub_i_reg_220[4]_i_4_n_3 ;
  wire \sub_i_reg_220[4]_i_5_n_3 ;
  wire \sub_i_reg_220[8]_i_2_n_3 ;
  wire \sub_i_reg_220[8]_i_3_n_3 ;
  wire \sub_i_reg_220[8]_i_4_n_3 ;
  wire \sub_i_reg_220[8]_i_5_n_3 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[31]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[31]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_6 ;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_253_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_253_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_253_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_253_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_1_reg_230_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_1_reg_230_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln112_reg_239_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln112_reg_239_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln112_reg_239_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln112_reg_239_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_137_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub9_i_reg_225_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub9_i_reg_225_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_i_reg_220_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_reg_220_reg[31]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBABB)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(icmp_ln107_fu_190_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(cols_reg_215[28]),
        .I1(cols_reg_215[29]),
        .O(\ap_CS_fsm[3]_i_10__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(cols_reg_215[26]),
        .I1(cols_reg_215[27]),
        .O(\ap_CS_fsm[3]_i_11__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(cols_reg_215[24]),
        .I1(cols_reg_215[25]),
        .O(\ap_CS_fsm[3]_i_12__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14__0 
       (.I0(cols_reg_215[23]),
        .I1(cols_reg_215[22]),
        .O(\ap_CS_fsm[3]_i_14__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15__0 
       (.I0(cols_reg_215[21]),
        .I1(cols_reg_215[20]),
        .O(\ap_CS_fsm[3]_i_15__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16__0 
       (.I0(cols_reg_215[19]),
        .I1(cols_reg_215[18]),
        .O(\ap_CS_fsm[3]_i_16__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17__0 
       (.I0(cols_reg_215[17]),
        .I1(cols_reg_215[16]),
        .O(\ap_CS_fsm[3]_i_17__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18__0 
       (.I0(cols_reg_215[22]),
        .I1(cols_reg_215[23]),
        .O(\ap_CS_fsm[3]_i_18__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19__0 
       (.I0(cols_reg_215[20]),
        .I1(cols_reg_215[21]),
        .O(\ap_CS_fsm[3]_i_19__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20__0 
       (.I0(cols_reg_215[18]),
        .I1(cols_reg_215[19]),
        .O(\ap_CS_fsm[3]_i_20__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21__0 
       (.I0(cols_reg_215[16]),
        .I1(cols_reg_215[17]),
        .O(\ap_CS_fsm[3]_i_21__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23__0 
       (.I0(cols_reg_215[15]),
        .I1(cols_reg_215[14]),
        .O(\ap_CS_fsm[3]_i_23__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24__0 
       (.I0(cols_reg_215[13]),
        .I1(cols_reg_215[12]),
        .O(\ap_CS_fsm[3]_i_24__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_25__0 
       (.I0(cols_reg_215[11]),
        .I1(j_reg_137_reg[11]),
        .I2(cols_reg_215[10]),
        .I3(j_reg_137_reg[10]),
        .O(\ap_CS_fsm[3]_i_25__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_26__0 
       (.I0(cols_reg_215[9]),
        .I1(j_reg_137_reg[9]),
        .I2(cols_reg_215[8]),
        .I3(j_reg_137_reg[8]),
        .O(\ap_CS_fsm[3]_i_26__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27__0 
       (.I0(cols_reg_215[14]),
        .I1(cols_reg_215[15]),
        .O(\ap_CS_fsm[3]_i_27__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28__0 
       (.I0(cols_reg_215[12]),
        .I1(cols_reg_215[13]),
        .O(\ap_CS_fsm[3]_i_28__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29__0 
       (.I0(j_reg_137_reg[11]),
        .I1(cols_reg_215[11]),
        .I2(j_reg_137_reg[10]),
        .I3(cols_reg_215[10]),
        .O(\ap_CS_fsm[3]_i_29__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30__0 
       (.I0(j_reg_137_reg[9]),
        .I1(cols_reg_215[9]),
        .I2(j_reg_137_reg[8]),
        .I3(cols_reg_215[8]),
        .O(\ap_CS_fsm[3]_i_30__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_31__0 
       (.I0(cols_reg_215[7]),
        .I1(j_reg_137_reg[7]),
        .I2(cols_reg_215[6]),
        .I3(j_reg_137_reg[6]),
        .O(\ap_CS_fsm[3]_i_31__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_32__0 
       (.I0(cols_reg_215[5]),
        .I1(j_reg_137_reg[5]),
        .I2(cols_reg_215[4]),
        .I3(j_reg_137_reg[4]),
        .O(\ap_CS_fsm[3]_i_32__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_33__0 
       (.I0(cols_reg_215[3]),
        .I1(j_reg_137_reg[3]),
        .I2(cols_reg_215[2]),
        .I3(j_reg_137_reg[2]),
        .O(\ap_CS_fsm[3]_i_33__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_34__0 
       (.I0(cols_reg_215[1]),
        .I1(j_reg_137_reg[1]),
        .I2(cols_reg_215[0]),
        .I3(j_reg_137_reg[0]),
        .O(\ap_CS_fsm[3]_i_34__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35__0 
       (.I0(j_reg_137_reg[7]),
        .I1(cols_reg_215[7]),
        .I2(j_reg_137_reg[6]),
        .I3(cols_reg_215[6]),
        .O(\ap_CS_fsm[3]_i_35__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36__0 
       (.I0(j_reg_137_reg[5]),
        .I1(cols_reg_215[5]),
        .I2(j_reg_137_reg[4]),
        .I3(cols_reg_215[4]),
        .O(\ap_CS_fsm[3]_i_36__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37__0 
       (.I0(j_reg_137_reg[3]),
        .I1(cols_reg_215[3]),
        .I2(j_reg_137_reg[2]),
        .I3(cols_reg_215[2]),
        .O(\ap_CS_fsm[3]_i_37__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38__0 
       (.I0(j_reg_137_reg[1]),
        .I1(cols_reg_215[1]),
        .I2(j_reg_137_reg[0]),
        .I3(cols_reg_215[0]),
        .O(\ap_CS_fsm[3]_i_38__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(cols_reg_215[30]),
        .I1(cols_reg_215[31]),
        .O(\ap_CS_fsm[3]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(cols_reg_215[29]),
        .I1(cols_reg_215[28]),
        .O(\ap_CS_fsm[3]_i_6__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(cols_reg_215[27]),
        .I1(cols_reg_215[26]),
        .O(\ap_CS_fsm[3]_i_7__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(cols_reg_215[25]),
        .I1(cols_reg_215[24]),
        .O(\ap_CS_fsm[3]_i_8__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(cols_reg_215[30]),
        .I1(cols_reg_215[31]),
        .O(\ap_CS_fsm[3]_i_9__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_13__0 
       (.CI(\ap_CS_fsm_reg[3]_i_22__0_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_13__0_n_3 ,\ap_CS_fsm_reg[3]_i_13__0_n_4 ,\ap_CS_fsm_reg[3]_i_13__0_n_5 ,\ap_CS_fsm_reg[3]_i_13__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23__0_n_3 ,\ap_CS_fsm[3]_i_24__0_n_3 ,\ap_CS_fsm[3]_i_25__0_n_3 ,\ap_CS_fsm[3]_i_26__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27__0_n_3 ,\ap_CS_fsm[3]_i_28__0_n_3 ,\ap_CS_fsm[3]_i_29__0_n_3 ,\ap_CS_fsm[3]_i_30__0_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_22__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22__0_n_3 ,\ap_CS_fsm_reg[3]_i_22__0_n_4 ,\ap_CS_fsm_reg[3]_i_22__0_n_5 ,\ap_CS_fsm_reg[3]_i_22__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31__0_n_3 ,\ap_CS_fsm[3]_i_32__0_n_3 ,\ap_CS_fsm[3]_i_33__0_n_3 ,\ap_CS_fsm[3]_i_34__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35__0_n_3 ,\ap_CS_fsm[3]_i_36__0_n_3 ,\ap_CS_fsm[3]_i_37__0_n_3 ,\ap_CS_fsm[3]_i_38__0_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_3 ),
        .CO({icmp_ln107_fu_190_p2,\ap_CS_fsm_reg[3]_i_3__0_n_4 ,\ap_CS_fsm_reg[3]_i_3__0_n_5 ,\ap_CS_fsm_reg[3]_i_3__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5__0_n_3 ,\ap_CS_fsm[3]_i_6__0_n_3 ,\ap_CS_fsm[3]_i_7__0_n_3 ,\ap_CS_fsm[3]_i_8__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__0_n_3 ,\ap_CS_fsm[3]_i_10__0_n_3 ,\ap_CS_fsm[3]_i_11__0_n_3 ,\ap_CS_fsm[3]_i_12__0_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(\ap_CS_fsm_reg[3]_i_13__0_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_3 ,\ap_CS_fsm_reg[3]_i_4__0_n_4 ,\ap_CS_fsm_reg[3]_i_4__0_n_5 ,\ap_CS_fsm_reg[3]_i_4__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14__0_n_3 ,\ap_CS_fsm[3]_i_15__0_n_3 ,\ap_CS_fsm[3]_i_16__0_n_3 ,\ap_CS_fsm[3]_i_17__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18__0_n_3 ,\ap_CS_fsm[3]_i_19__0_n_3 ,\ap_CS_fsm[3]_i_20__0_n_3 ,\ap_CS_fsm[3]_i_21__0_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_13),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_10 
       (.I0(sub_i_reg_220[16]),
        .I1(sub_i_reg_220[15]),
        .I2(sub_i_reg_220[17]),
        .O(\axi_last_V_reg_253[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_11 
       (.I0(sub_i_reg_220[13]),
        .I1(sub_i_reg_220[12]),
        .I2(sub_i_reg_220[14]),
        .O(\axi_last_V_reg_253[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_12 
       (.I0(j_reg_137_reg[9]),
        .I1(sub_i_reg_220[9]),
        .I2(j_reg_137_reg[10]),
        .I3(sub_i_reg_220[10]),
        .I4(sub_i_reg_220[11]),
        .I5(j_reg_137_reg[11]),
        .O(\axi_last_V_reg_253[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_13 
       (.I0(j_reg_137_reg[7]),
        .I1(sub_i_reg_220[7]),
        .I2(j_reg_137_reg[6]),
        .I3(sub_i_reg_220[6]),
        .I4(sub_i_reg_220[8]),
        .I5(j_reg_137_reg[8]),
        .O(\axi_last_V_reg_253[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_14 
       (.I0(j_reg_137_reg[4]),
        .I1(sub_i_reg_220[4]),
        .I2(j_reg_137_reg[3]),
        .I3(sub_i_reg_220[3]),
        .I4(sub_i_reg_220[5]),
        .I5(j_reg_137_reg[5]),
        .O(\axi_last_V_reg_253[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_15 
       (.I0(j_reg_137_reg[1]),
        .I1(sub_i_reg_220[1]),
        .I2(j_reg_137_reg[0]),
        .I3(sub_i_reg_220[0]),
        .I4(sub_i_reg_220[2]),
        .I5(j_reg_137_reg[2]),
        .O(\axi_last_V_reg_253[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_253[0]_i_4 
       (.I0(sub_i_reg_220[30]),
        .I1(sub_i_reg_220[31]),
        .O(\axi_last_V_reg_253[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_5 
       (.I0(sub_i_reg_220[28]),
        .I1(sub_i_reg_220[27]),
        .I2(sub_i_reg_220[29]),
        .O(\axi_last_V_reg_253[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_6 
       (.I0(sub_i_reg_220[25]),
        .I1(sub_i_reg_220[24]),
        .I2(sub_i_reg_220[26]),
        .O(\axi_last_V_reg_253[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_8 
       (.I0(sub_i_reg_220[22]),
        .I1(sub_i_reg_220[21]),
        .I2(sub_i_reg_220[23]),
        .O(\axi_last_V_reg_253[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_9 
       (.I0(sub_i_reg_220[19]),
        .I1(sub_i_reg_220[18]),
        .I2(sub_i_reg_220[20]),
        .O(\axi_last_V_reg_253[0]_i_9_n_3 ));
  FDRE \axi_last_V_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_19),
        .Q(axi_last_V_reg_253),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_253_reg[0]_i_2 
       (.CI(\axi_last_V_reg_253_reg[0]_i_3_n_3 ),
        .CO({\NLW_axi_last_V_reg_253_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln112_1_fu_195_p2,\axi_last_V_reg_253_reg[0]_i_2_n_5 ,\axi_last_V_reg_253_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_253_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_253[0]_i_4_n_3 ,\axi_last_V_reg_253[0]_i_5_n_3 ,\axi_last_V_reg_253[0]_i_6_n_3 }));
  CARRY4 \axi_last_V_reg_253_reg[0]_i_3 
       (.CI(\axi_last_V_reg_253_reg[0]_i_7_n_3 ),
        .CO({\axi_last_V_reg_253_reg[0]_i_3_n_3 ,\axi_last_V_reg_253_reg[0]_i_3_n_4 ,\axi_last_V_reg_253_reg[0]_i_3_n_5 ,\axi_last_V_reg_253_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_253_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_253[0]_i_8_n_3 ,\axi_last_V_reg_253[0]_i_9_n_3 ,\axi_last_V_reg_253[0]_i_10_n_3 ,\axi_last_V_reg_253[0]_i_11_n_3 }));
  CARRY4 \axi_last_V_reg_253_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_253_reg[0]_i_7_n_3 ,\axi_last_V_reg_253_reg[0]_i_7_n_4 ,\axi_last_V_reg_253_reg[0]_i_7_n_5 ,\axi_last_V_reg_253_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_253_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_253[0]_i_12_n_3 ,\axi_last_V_reg_253[0]_i_13_n_3 ,\axi_last_V_reg_253[0]_i_14_n_3 ,\axi_last_V_reg_253[0]_i_15_n_3 }));
  FDRE \cols_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(cols_reg_215[0]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(cols_reg_215[10]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(cols_reg_215[11]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(cols_reg_215[12]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(cols_reg_215[13]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(cols_reg_215[14]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(cols_reg_215[15]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(cols_reg_215[16]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(cols_reg_215[17]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(cols_reg_215[18]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(cols_reg_215[19]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(cols_reg_215[1]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(cols_reg_215[20]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(cols_reg_215[21]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(cols_reg_215[22]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(cols_reg_215[23]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(cols_reg_215[24]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(cols_reg_215[25]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(cols_reg_215[26]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(cols_reg_215[27]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(cols_reg_215[28]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(cols_reg_215[29]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(cols_reg_215[2]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(cols_reg_215[30]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(cols_reg_215[31]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(cols_reg_215[3]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(cols_reg_215[4]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(cols_reg_215[5]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(cols_reg_215[6]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(cols_reg_215[7]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(cols_reg_215[8]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(cols_reg_215[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_230[0]_i_1 
       (.I0(i_reg_126[0]),
        .O(i_1_fu_160_p2[0]));
  FDRE \i_1_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[0]),
        .Q(i_1_reg_230[0]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[10]),
        .Q(i_1_reg_230[10]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[11]),
        .Q(i_1_reg_230[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_reg_230_reg[11]_i_2 
       (.CI(\i_1_reg_230_reg[8]_i_1_n_3 ),
        .CO({\NLW_i_1_reg_230_reg[11]_i_2_CO_UNCONNECTED [3:2],\i_1_reg_230_reg[11]_i_2_n_5 ,\i_1_reg_230_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_reg_230_reg[11]_i_2_O_UNCONNECTED [3],i_1_fu_160_p2[11:9]}),
        .S({1'b0,i_reg_126[11:9]}));
  FDRE \i_1_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[1]),
        .Q(i_1_reg_230[1]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[2]),
        .Q(i_1_reg_230[2]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[3]),
        .Q(i_1_reg_230[3]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[4]),
        .Q(i_1_reg_230[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_reg_230_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_1_reg_230_reg[4]_i_1_n_3 ,\i_1_reg_230_reg[4]_i_1_n_4 ,\i_1_reg_230_reg[4]_i_1_n_5 ,\i_1_reg_230_reg[4]_i_1_n_6 }),
        .CYINIT(i_reg_126[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_160_p2[4:1]),
        .S(i_reg_126[4:1]));
  FDRE \i_1_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[5]),
        .Q(i_1_reg_230[5]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[6]),
        .Q(i_1_reg_230[6]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[7]),
        .Q(i_1_reg_230[7]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[8]),
        .Q(i_1_reg_230[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_reg_230_reg[8]_i_1 
       (.CI(\i_1_reg_230_reg[4]_i_1_n_3 ),
        .CO({\i_1_reg_230_reg[8]_i_1_n_3 ,\i_1_reg_230_reg[8]_i_1_n_4 ,\i_1_reg_230_reg[8]_i_1_n_5 ,\i_1_reg_230_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_160_p2[8:5]),
        .S(i_reg_126[8:5]));
  FDRE \i_1_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[9]),
        .Q(i_1_reg_230[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_126[11]_i_1 
       (.I0(Q),
        .I1(imgHelper1_cols_c_empty_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I3(imgHelper1_rows_c_empty_n),
        .O(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[0]),
        .Q(i_reg_126[0]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[10]),
        .Q(i_reg_126[10]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[11]),
        .Q(i_reg_126[11]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[1]),
        .Q(i_reg_126[1]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[2]),
        .Q(i_reg_126[2]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[3]),
        .Q(i_reg_126[3]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[4]),
        .Q(i_reg_126[4]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[5]),
        .Q(i_reg_126[5]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[6]),
        .Q(i_reg_126[6]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[7]),
        .Q(i_reg_126[7]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[8]),
        .Q(i_reg_126[8]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[9]),
        .Q(i_reg_126[9]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read));
  FDRE \icmp_ln107_reg_249_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_20),
        .Q(icmp_ln107_reg_249_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln107_reg_249_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_21),
        .Q(icmp_ln107_reg_249),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln112_reg_239[0]_i_1 
       (.I0(icmp_ln112_fu_175_p2),
        .I1(icmp_ln105_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln112_reg_239),
        .O(\icmp_ln112_reg_239[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_10 
       (.I0(sub9_i_reg_225[16]),
        .I1(sub9_i_reg_225[15]),
        .I2(sub9_i_reg_225[17]),
        .O(\icmp_ln112_reg_239[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_11 
       (.I0(sub9_i_reg_225[13]),
        .I1(sub9_i_reg_225[12]),
        .I2(sub9_i_reg_225[14]),
        .O(\icmp_ln112_reg_239[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_12 
       (.I0(i_reg_126[11]),
        .I1(sub9_i_reg_225[11]),
        .I2(i_reg_126[9]),
        .I3(sub9_i_reg_225[9]),
        .I4(sub9_i_reg_225[10]),
        .I5(i_reg_126[10]),
        .O(\icmp_ln112_reg_239[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_13 
       (.I0(i_reg_126[6]),
        .I1(sub9_i_reg_225[6]),
        .I2(i_reg_126[7]),
        .I3(sub9_i_reg_225[7]),
        .I4(sub9_i_reg_225[8]),
        .I5(i_reg_126[8]),
        .O(\icmp_ln112_reg_239[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_14 
       (.I0(i_reg_126[3]),
        .I1(sub9_i_reg_225[3]),
        .I2(i_reg_126[4]),
        .I3(sub9_i_reg_225[4]),
        .I4(sub9_i_reg_225[5]),
        .I5(i_reg_126[5]),
        .O(\icmp_ln112_reg_239[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_15 
       (.I0(i_reg_126[0]),
        .I1(sub9_i_reg_225[0]),
        .I2(i_reg_126[1]),
        .I3(sub9_i_reg_225[1]),
        .I4(sub9_i_reg_225[2]),
        .I5(i_reg_126[2]),
        .O(\icmp_ln112_reg_239[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln112_reg_239[0]_i_4 
       (.I0(sub9_i_reg_225[30]),
        .I1(sub9_i_reg_225[31]),
        .O(\icmp_ln112_reg_239[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_5 
       (.I0(sub9_i_reg_225[28]),
        .I1(sub9_i_reg_225[27]),
        .I2(sub9_i_reg_225[29]),
        .O(\icmp_ln112_reg_239[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_6 
       (.I0(sub9_i_reg_225[25]),
        .I1(sub9_i_reg_225[24]),
        .I2(sub9_i_reg_225[26]),
        .O(\icmp_ln112_reg_239[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_8 
       (.I0(sub9_i_reg_225[22]),
        .I1(sub9_i_reg_225[21]),
        .I2(sub9_i_reg_225[23]),
        .O(\icmp_ln112_reg_239[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_9 
       (.I0(sub9_i_reg_225[19]),
        .I1(sub9_i_reg_225[18]),
        .I2(sub9_i_reg_225[20]),
        .O(\icmp_ln112_reg_239[0]_i_9_n_3 ));
  FDRE \icmp_ln112_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln112_reg_239[0]_i_1_n_3 ),
        .Q(icmp_ln112_reg_239),
        .R(1'b0));
  CARRY4 \icmp_ln112_reg_239_reg[0]_i_2 
       (.CI(\icmp_ln112_reg_239_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln112_reg_239_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln112_fu_175_p2,\icmp_ln112_reg_239_reg[0]_i_2_n_5 ,\icmp_ln112_reg_239_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln112_reg_239_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln112_reg_239[0]_i_4_n_3 ,\icmp_ln112_reg_239[0]_i_5_n_3 ,\icmp_ln112_reg_239[0]_i_6_n_3 }));
  CARRY4 \icmp_ln112_reg_239_reg[0]_i_3 
       (.CI(\icmp_ln112_reg_239_reg[0]_i_7_n_3 ),
        .CO({\icmp_ln112_reg_239_reg[0]_i_3_n_3 ,\icmp_ln112_reg_239_reg[0]_i_3_n_4 ,\icmp_ln112_reg_239_reg[0]_i_3_n_5 ,\icmp_ln112_reg_239_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln112_reg_239_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln112_reg_239[0]_i_8_n_3 ,\icmp_ln112_reg_239[0]_i_9_n_3 ,\icmp_ln112_reg_239[0]_i_10_n_3 ,\icmp_ln112_reg_239[0]_i_11_n_3 }));
  CARRY4 \icmp_ln112_reg_239_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln112_reg_239_reg[0]_i_7_n_3 ,\icmp_ln112_reg_239_reg[0]_i_7_n_4 ,\icmp_ln112_reg_239_reg[0]_i_7_n_5 ,\icmp_ln112_reg_239_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln112_reg_239_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln112_reg_239[0]_i_12_n_3 ,\icmp_ln112_reg_239[0]_i_13_n_3 ,\icmp_ln112_reg_239[0]_i_14_n_3 ,\icmp_ln112_reg_239[0]_i_15_n_3 }));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_10 
       (.I0(rows_reg_210[25]),
        .I1(rows_reg_210[24]),
        .O(\j_reg_137[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_11 
       (.I0(rows_reg_210[30]),
        .I1(rows_reg_210[31]),
        .O(\j_reg_137[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_12 
       (.I0(rows_reg_210[28]),
        .I1(rows_reg_210[29]),
        .O(\j_reg_137[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_13 
       (.I0(rows_reg_210[26]),
        .I1(rows_reg_210[27]),
        .O(\j_reg_137[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_14 
       (.I0(rows_reg_210[24]),
        .I1(rows_reg_210[25]),
        .O(\j_reg_137[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_16 
       (.I0(rows_reg_210[23]),
        .I1(rows_reg_210[22]),
        .O(\j_reg_137[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_17 
       (.I0(rows_reg_210[21]),
        .I1(rows_reg_210[20]),
        .O(\j_reg_137[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_18 
       (.I0(rows_reg_210[19]),
        .I1(rows_reg_210[18]),
        .O(\j_reg_137[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_19 
       (.I0(rows_reg_210[17]),
        .I1(rows_reg_210[16]),
        .O(\j_reg_137[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_20 
       (.I0(rows_reg_210[22]),
        .I1(rows_reg_210[23]),
        .O(\j_reg_137[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_21 
       (.I0(rows_reg_210[20]),
        .I1(rows_reg_210[21]),
        .O(\j_reg_137[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_22 
       (.I0(rows_reg_210[18]),
        .I1(rows_reg_210[19]),
        .O(\j_reg_137[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_23 
       (.I0(rows_reg_210[16]),
        .I1(rows_reg_210[17]),
        .O(\j_reg_137[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_25 
       (.I0(rows_reg_210[15]),
        .I1(rows_reg_210[14]),
        .O(\j_reg_137[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_26 
       (.I0(rows_reg_210[13]),
        .I1(rows_reg_210[12]),
        .O(\j_reg_137[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_27 
       (.I0(rows_reg_210[11]),
        .I1(i_reg_126[11]),
        .I2(rows_reg_210[10]),
        .I3(i_reg_126[10]),
        .O(\j_reg_137[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_28 
       (.I0(rows_reg_210[9]),
        .I1(i_reg_126[9]),
        .I2(rows_reg_210[8]),
        .I3(i_reg_126[8]),
        .O(\j_reg_137[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_29 
       (.I0(rows_reg_210[14]),
        .I1(rows_reg_210[15]),
        .O(\j_reg_137[0]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_30 
       (.I0(rows_reg_210[12]),
        .I1(rows_reg_210[13]),
        .O(\j_reg_137[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_31 
       (.I0(i_reg_126[11]),
        .I1(rows_reg_210[11]),
        .I2(i_reg_126[10]),
        .I3(rows_reg_210[10]),
        .O(\j_reg_137[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_32 
       (.I0(i_reg_126[9]),
        .I1(rows_reg_210[9]),
        .I2(i_reg_126[8]),
        .I3(rows_reg_210[8]),
        .O(\j_reg_137[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_33 
       (.I0(rows_reg_210[7]),
        .I1(i_reg_126[7]),
        .I2(rows_reg_210[6]),
        .I3(i_reg_126[6]),
        .O(\j_reg_137[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_34 
       (.I0(rows_reg_210[5]),
        .I1(i_reg_126[5]),
        .I2(rows_reg_210[4]),
        .I3(i_reg_126[4]),
        .O(\j_reg_137[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_35 
       (.I0(rows_reg_210[3]),
        .I1(i_reg_126[3]),
        .I2(rows_reg_210[2]),
        .I3(i_reg_126[2]),
        .O(\j_reg_137[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_36 
       (.I0(rows_reg_210[1]),
        .I1(i_reg_126[1]),
        .I2(rows_reg_210[0]),
        .I3(i_reg_126[0]),
        .O(\j_reg_137[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_37 
       (.I0(i_reg_126[7]),
        .I1(rows_reg_210[7]),
        .I2(i_reg_126[6]),
        .I3(rows_reg_210[6]),
        .O(\j_reg_137[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_38 
       (.I0(i_reg_126[5]),
        .I1(rows_reg_210[5]),
        .I2(i_reg_126[4]),
        .I3(rows_reg_210[4]),
        .O(\j_reg_137[0]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_39 
       (.I0(i_reg_126[3]),
        .I1(rows_reg_210[3]),
        .I2(i_reg_126[2]),
        .I3(rows_reg_210[2]),
        .O(\j_reg_137[0]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_40 
       (.I0(i_reg_126[1]),
        .I1(rows_reg_210[1]),
        .I2(i_reg_126[0]),
        .I3(rows_reg_210[0]),
        .O(\j_reg_137[0]_i_40_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_137[0]_i_5 
       (.I0(j_reg_137_reg[0]),
        .O(\j_reg_137[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_137[0]_i_7 
       (.I0(rows_reg_210[30]),
        .I1(rows_reg_210[31]),
        .O(\j_reg_137[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_8 
       (.I0(rows_reg_210[29]),
        .I1(rows_reg_210[28]),
        .O(\j_reg_137[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_9 
       (.I0(rows_reg_210[27]),
        .I1(rows_reg_210[26]),
        .O(\j_reg_137[0]_i_9_n_3 ));
  FDRE \j_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_10 ),
        .Q(j_reg_137_reg[0]),
        .R(j_reg_137));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_15 
       (.CI(\j_reg_137_reg[0]_i_24_n_3 ),
        .CO({\j_reg_137_reg[0]_i_15_n_3 ,\j_reg_137_reg[0]_i_15_n_4 ,\j_reg_137_reg[0]_i_15_n_5 ,\j_reg_137_reg[0]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_25_n_3 ,\j_reg_137[0]_i_26_n_3 ,\j_reg_137[0]_i_27_n_3 ,\j_reg_137[0]_i_28_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_29_n_3 ,\j_reg_137[0]_i_30_n_3 ,\j_reg_137[0]_i_31_n_3 ,\j_reg_137[0]_i_32_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\j_reg_137_reg[0]_i_24_n_3 ,\j_reg_137_reg[0]_i_24_n_4 ,\j_reg_137_reg[0]_i_24_n_5 ,\j_reg_137_reg[0]_i_24_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_33_n_3 ,\j_reg_137[0]_i_34_n_3 ,\j_reg_137[0]_i_35_n_3 ,\j_reg_137[0]_i_36_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_37_n_3 ,\j_reg_137[0]_i_38_n_3 ,\j_reg_137[0]_i_39_n_3 ,\j_reg_137[0]_i_40_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_reg_137_reg[0]_i_3_n_3 ,\j_reg_137_reg[0]_i_3_n_4 ,\j_reg_137_reg[0]_i_3_n_5 ,\j_reg_137_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_137_reg[0]_i_3_n_7 ,\j_reg_137_reg[0]_i_3_n_8 ,\j_reg_137_reg[0]_i_3_n_9 ,\j_reg_137_reg[0]_i_3_n_10 }),
        .S({j_reg_137_reg[3:1],\j_reg_137[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_4 
       (.CI(\j_reg_137_reg[0]_i_6_n_3 ),
        .CO({icmp_ln105_fu_170_p2,\j_reg_137_reg[0]_i_4_n_4 ,\j_reg_137_reg[0]_i_4_n_5 ,\j_reg_137_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_7_n_3 ,\j_reg_137[0]_i_8_n_3 ,\j_reg_137[0]_i_9_n_3 ,\j_reg_137[0]_i_10_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_11_n_3 ,\j_reg_137[0]_i_12_n_3 ,\j_reg_137[0]_i_13_n_3 ,\j_reg_137[0]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_6 
       (.CI(\j_reg_137_reg[0]_i_15_n_3 ),
        .CO({\j_reg_137_reg[0]_i_6_n_3 ,\j_reg_137_reg[0]_i_6_n_4 ,\j_reg_137_reg[0]_i_6_n_5 ,\j_reg_137_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_16_n_3 ,\j_reg_137[0]_i_17_n_3 ,\j_reg_137[0]_i_18_n_3 ,\j_reg_137[0]_i_19_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_20_n_3 ,\j_reg_137[0]_i_21_n_3 ,\j_reg_137[0]_i_22_n_3 ,\j_reg_137[0]_i_23_n_3 }));
  FDRE \j_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_8 ),
        .Q(j_reg_137_reg[10]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_7 ),
        .Q(j_reg_137_reg[11]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_9 ),
        .Q(j_reg_137_reg[1]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_8 ),
        .Q(j_reg_137_reg[2]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_7 ),
        .Q(j_reg_137_reg[3]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_10 ),
        .Q(j_reg_137_reg[4]),
        .R(j_reg_137));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[4]_i_1 
       (.CI(\j_reg_137_reg[0]_i_3_n_3 ),
        .CO({\j_reg_137_reg[4]_i_1_n_3 ,\j_reg_137_reg[4]_i_1_n_4 ,\j_reg_137_reg[4]_i_1_n_5 ,\j_reg_137_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_137_reg[4]_i_1_n_7 ,\j_reg_137_reg[4]_i_1_n_8 ,\j_reg_137_reg[4]_i_1_n_9 ,\j_reg_137_reg[4]_i_1_n_10 }),
        .S(j_reg_137_reg[7:4]));
  FDRE \j_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_9 ),
        .Q(j_reg_137_reg[5]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_8 ),
        .Q(j_reg_137_reg[6]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_7 ),
        .Q(j_reg_137_reg[7]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_10 ),
        .Q(j_reg_137_reg[8]),
        .R(j_reg_137));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[8]_i_1 
       (.CI(\j_reg_137_reg[4]_i_1_n_3 ),
        .CO({\NLW_j_reg_137_reg[8]_i_1_CO_UNCONNECTED [3],\j_reg_137_reg[8]_i_1_n_4 ,\j_reg_137_reg[8]_i_1_n_5 ,\j_reg_137_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_137_reg[8]_i_1_n_7 ,\j_reg_137_reg[8]_i_1_n_8 ,\j_reg_137_reg[8]_i_1_n_9 ,\j_reg_137_reg[8]_i_1_n_10 }),
        .S(j_reg_137_reg[11:8]));
  FDRE \j_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_9 ),
        .Q(j_reg_137_reg[9]),
        .R(j_reg_137));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both regslice_both_dst_V_data_V_U
       (.\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln107_fu_190_p2),
        .D(ap_NS_fsm),
        .E(regslice_both_dst_V_data_V_U_apdone_blk),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,Q}),
        .SR(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read),
        .\ap_CS_fsm_reg[2] (regslice_both_dst_V_data_V_U_n_13),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_dst_V_data_V_U_n_21),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm[2]_i_3_n_3 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_dst_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_dst_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter2_reg_0(regslice_both_dst_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_253(axi_last_V_reg_253),
        .\axi_last_V_reg_253_reg[0] (icmp_ln112_1_fu_195_p2),
        .dst_TDATA(dst_TDATA),
        .dst_TREADY(dst_TREADY),
        .icmp_ln107_reg_249(icmp_ln107_reg_249),
        .icmp_ln107_reg_249_pp0_iter1_reg(icmp_ln107_reg_249_pp0_iter1_reg),
        .\icmp_ln107_reg_249_reg[0] (regslice_both_dst_V_data_V_U_n_20),
        .icmp_ln112_reg_239(icmp_ln112_reg_239),
        .\icmp_ln112_reg_239_reg[0] (regslice_both_dst_V_data_V_U_n_19),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .j_reg_137(j_reg_137),
        .j_reg_1370(j_reg_1370),
        .\j_reg_137_reg[0] (icmp_ln105_fu_170_p2),
        .p_4_in(p_4_in),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read(xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_437_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1 regslice_both_dst_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(regslice_both_dst_V_data_V_U_n_6),
        .\B_V_data_1_state_reg[1]_0 (ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_253(axi_last_V_reg_253),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .icmp_ln107_reg_249(icmp_ln107_reg_249),
        .p_4_in(p_4_in));
  FDRE \rows_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [0]),
        .Q(rows_reg_210[0]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [10]),
        .Q(rows_reg_210[10]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [11]),
        .Q(rows_reg_210[11]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [12]),
        .Q(rows_reg_210[12]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [13]),
        .Q(rows_reg_210[13]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [14]),
        .Q(rows_reg_210[14]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [15]),
        .Q(rows_reg_210[15]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [16]),
        .Q(rows_reg_210[16]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [17]),
        .Q(rows_reg_210[17]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [18]),
        .Q(rows_reg_210[18]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [19]),
        .Q(rows_reg_210[19]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [1]),
        .Q(rows_reg_210[1]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [20]),
        .Q(rows_reg_210[20]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [21]),
        .Q(rows_reg_210[21]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [22]),
        .Q(rows_reg_210[22]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [23]),
        .Q(rows_reg_210[23]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [24]),
        .Q(rows_reg_210[24]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [25]),
        .Q(rows_reg_210[25]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [26]),
        .Q(rows_reg_210[26]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [27]),
        .Q(rows_reg_210[27]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [28]),
        .Q(rows_reg_210[28]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [29]),
        .Q(rows_reg_210[29]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [2]),
        .Q(rows_reg_210[2]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [30]),
        .Q(rows_reg_210[30]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [31]),
        .Q(rows_reg_210[31]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [3]),
        .Q(rows_reg_210[3]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [4]),
        .Q(rows_reg_210[4]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [5]),
        .Q(rows_reg_210[5]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [6]),
        .Q(rows_reg_210[6]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [7]),
        .Q(rows_reg_210[7]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [8]),
        .Q(rows_reg_210[8]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [9]),
        .Q(rows_reg_210[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[0]_i_1 
       (.I0(\rows_reg_210_reg[31]_0 [0]),
        .O(sub9_i_fu_154_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [12]),
        .O(\sub9_i_reg_225[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [11]),
        .O(\sub9_i_reg_225[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [10]),
        .O(\sub9_i_reg_225[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [9]),
        .O(\sub9_i_reg_225[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [16]),
        .O(\sub9_i_reg_225[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [15]),
        .O(\sub9_i_reg_225[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [14]),
        .O(\sub9_i_reg_225[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [13]),
        .O(\sub9_i_reg_225[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [20]),
        .O(\sub9_i_reg_225[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [19]),
        .O(\sub9_i_reg_225[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [18]),
        .O(\sub9_i_reg_225[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [17]),
        .O(\sub9_i_reg_225[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [24]),
        .O(\sub9_i_reg_225[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [23]),
        .O(\sub9_i_reg_225[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [22]),
        .O(\sub9_i_reg_225[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [21]),
        .O(\sub9_i_reg_225[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [28]),
        .O(\sub9_i_reg_225[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [27]),
        .O(\sub9_i_reg_225[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [26]),
        .O(\sub9_i_reg_225[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [25]),
        .O(\sub9_i_reg_225[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[31]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [31]),
        .O(\sub9_i_reg_225[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[31]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [30]),
        .O(\sub9_i_reg_225[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[31]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [29]),
        .O(\sub9_i_reg_225[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [4]),
        .O(\sub9_i_reg_225[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [3]),
        .O(\sub9_i_reg_225[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [2]),
        .O(\sub9_i_reg_225[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [1]),
        .O(\sub9_i_reg_225[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [8]),
        .O(\sub9_i_reg_225[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [7]),
        .O(\sub9_i_reg_225[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [6]),
        .O(\sub9_i_reg_225[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [5]),
        .O(\sub9_i_reg_225[8]_i_5_n_3 ));
  FDRE \sub9_i_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[0]),
        .Q(sub9_i_reg_225[0]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[10]),
        .Q(sub9_i_reg_225[10]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[11]),
        .Q(sub9_i_reg_225[11]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[12]),
        .Q(sub9_i_reg_225[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[12]_i_1 
       (.CI(\sub9_i_reg_225_reg[8]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[12]_i_1_n_3 ,\sub9_i_reg_225_reg[12]_i_1_n_4 ,\sub9_i_reg_225_reg[12]_i_1_n_5 ,\sub9_i_reg_225_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [12:9]),
        .O(sub9_i_fu_154_p2[12:9]),
        .S({\sub9_i_reg_225[12]_i_2_n_3 ,\sub9_i_reg_225[12]_i_3_n_3 ,\sub9_i_reg_225[12]_i_4_n_3 ,\sub9_i_reg_225[12]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[13]),
        .Q(sub9_i_reg_225[13]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[14]),
        .Q(sub9_i_reg_225[14]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[15]),
        .Q(sub9_i_reg_225[15]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[16]),
        .Q(sub9_i_reg_225[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[16]_i_1 
       (.CI(\sub9_i_reg_225_reg[12]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[16]_i_1_n_3 ,\sub9_i_reg_225_reg[16]_i_1_n_4 ,\sub9_i_reg_225_reg[16]_i_1_n_5 ,\sub9_i_reg_225_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [16:13]),
        .O(sub9_i_fu_154_p2[16:13]),
        .S({\sub9_i_reg_225[16]_i_2_n_3 ,\sub9_i_reg_225[16]_i_3_n_3 ,\sub9_i_reg_225[16]_i_4_n_3 ,\sub9_i_reg_225[16]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[17]),
        .Q(sub9_i_reg_225[17]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[18]),
        .Q(sub9_i_reg_225[18]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[19]),
        .Q(sub9_i_reg_225[19]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[1]),
        .Q(sub9_i_reg_225[1]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[20]),
        .Q(sub9_i_reg_225[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[20]_i_1 
       (.CI(\sub9_i_reg_225_reg[16]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[20]_i_1_n_3 ,\sub9_i_reg_225_reg[20]_i_1_n_4 ,\sub9_i_reg_225_reg[20]_i_1_n_5 ,\sub9_i_reg_225_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [20:17]),
        .O(sub9_i_fu_154_p2[20:17]),
        .S({\sub9_i_reg_225[20]_i_2_n_3 ,\sub9_i_reg_225[20]_i_3_n_3 ,\sub9_i_reg_225[20]_i_4_n_3 ,\sub9_i_reg_225[20]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[21]),
        .Q(sub9_i_reg_225[21]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[22]),
        .Q(sub9_i_reg_225[22]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[23]),
        .Q(sub9_i_reg_225[23]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[24]),
        .Q(sub9_i_reg_225[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[24]_i_1 
       (.CI(\sub9_i_reg_225_reg[20]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[24]_i_1_n_3 ,\sub9_i_reg_225_reg[24]_i_1_n_4 ,\sub9_i_reg_225_reg[24]_i_1_n_5 ,\sub9_i_reg_225_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [24:21]),
        .O(sub9_i_fu_154_p2[24:21]),
        .S({\sub9_i_reg_225[24]_i_2_n_3 ,\sub9_i_reg_225[24]_i_3_n_3 ,\sub9_i_reg_225[24]_i_4_n_3 ,\sub9_i_reg_225[24]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[25]),
        .Q(sub9_i_reg_225[25]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[26]),
        .Q(sub9_i_reg_225[26]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[27]),
        .Q(sub9_i_reg_225[27]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[28]),
        .Q(sub9_i_reg_225[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[28]_i_1 
       (.CI(\sub9_i_reg_225_reg[24]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[28]_i_1_n_3 ,\sub9_i_reg_225_reg[28]_i_1_n_4 ,\sub9_i_reg_225_reg[28]_i_1_n_5 ,\sub9_i_reg_225_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [28:25]),
        .O(sub9_i_fu_154_p2[28:25]),
        .S({\sub9_i_reg_225[28]_i_2_n_3 ,\sub9_i_reg_225[28]_i_3_n_3 ,\sub9_i_reg_225[28]_i_4_n_3 ,\sub9_i_reg_225[28]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[29]),
        .Q(sub9_i_reg_225[29]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[2]),
        .Q(sub9_i_reg_225[2]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[30]),
        .Q(sub9_i_reg_225[30]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[31]),
        .Q(sub9_i_reg_225[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[31]_i_1 
       (.CI(\sub9_i_reg_225_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub9_i_reg_225_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub9_i_reg_225_reg[31]_i_1_n_5 ,\sub9_i_reg_225_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rows_reg_210_reg[31]_0 [30:29]}),
        .O({\NLW_sub9_i_reg_225_reg[31]_i_1_O_UNCONNECTED [3],sub9_i_fu_154_p2[31:29]}),
        .S({1'b0,\sub9_i_reg_225[31]_i_2_n_3 ,\sub9_i_reg_225[31]_i_3_n_3 ,\sub9_i_reg_225[31]_i_4_n_3 }));
  FDRE \sub9_i_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[3]),
        .Q(sub9_i_reg_225[3]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[4]),
        .Q(sub9_i_reg_225[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub9_i_reg_225_reg[4]_i_1_n_3 ,\sub9_i_reg_225_reg[4]_i_1_n_4 ,\sub9_i_reg_225_reg[4]_i_1_n_5 ,\sub9_i_reg_225_reg[4]_i_1_n_6 }),
        .CYINIT(\rows_reg_210_reg[31]_0 [0]),
        .DI(\rows_reg_210_reg[31]_0 [4:1]),
        .O(sub9_i_fu_154_p2[4:1]),
        .S({\sub9_i_reg_225[4]_i_2_n_3 ,\sub9_i_reg_225[4]_i_3_n_3 ,\sub9_i_reg_225[4]_i_4_n_3 ,\sub9_i_reg_225[4]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[5]),
        .Q(sub9_i_reg_225[5]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[6]),
        .Q(sub9_i_reg_225[6]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[7]),
        .Q(sub9_i_reg_225[7]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[8]),
        .Q(sub9_i_reg_225[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[8]_i_1 
       (.CI(\sub9_i_reg_225_reg[4]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[8]_i_1_n_3 ,\sub9_i_reg_225_reg[8]_i_1_n_4 ,\sub9_i_reg_225_reg[8]_i_1_n_5 ,\sub9_i_reg_225_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [8:5]),
        .O(sub9_i_fu_154_p2[8:5]),
        .S({\sub9_i_reg_225[8]_i_2_n_3 ,\sub9_i_reg_225[8]_i_3_n_3 ,\sub9_i_reg_225[8]_i_4_n_3 ,\sub9_i_reg_225[8]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[9]),
        .Q(sub9_i_reg_225[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[0]_i_1 
       (.I0(D[0]),
        .O(sub_i_fu_148_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_2 
       (.I0(D[12]),
        .O(\sub_i_reg_220[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_3 
       (.I0(D[11]),
        .O(\sub_i_reg_220[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_4 
       (.I0(D[10]),
        .O(\sub_i_reg_220[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_5 
       (.I0(D[9]),
        .O(\sub_i_reg_220[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_2 
       (.I0(D[16]),
        .O(\sub_i_reg_220[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_3 
       (.I0(D[15]),
        .O(\sub_i_reg_220[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_4 
       (.I0(D[14]),
        .O(\sub_i_reg_220[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_5 
       (.I0(D[13]),
        .O(\sub_i_reg_220[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_2 
       (.I0(D[20]),
        .O(\sub_i_reg_220[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_3 
       (.I0(D[19]),
        .O(\sub_i_reg_220[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_4 
       (.I0(D[18]),
        .O(\sub_i_reg_220[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_5 
       (.I0(D[17]),
        .O(\sub_i_reg_220[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_2 
       (.I0(D[24]),
        .O(\sub_i_reg_220[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_3 
       (.I0(D[23]),
        .O(\sub_i_reg_220[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_4 
       (.I0(D[22]),
        .O(\sub_i_reg_220[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_5 
       (.I0(D[21]),
        .O(\sub_i_reg_220[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_2 
       (.I0(D[28]),
        .O(\sub_i_reg_220[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_3 
       (.I0(D[27]),
        .O(\sub_i_reg_220[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_4 
       (.I0(D[26]),
        .O(\sub_i_reg_220[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_5 
       (.I0(D[25]),
        .O(\sub_i_reg_220[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[31]_i_2 
       (.I0(D[31]),
        .O(\sub_i_reg_220[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[31]_i_3 
       (.I0(D[30]),
        .O(\sub_i_reg_220[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[31]_i_4 
       (.I0(D[29]),
        .O(\sub_i_reg_220[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_2 
       (.I0(D[4]),
        .O(\sub_i_reg_220[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_3 
       (.I0(D[3]),
        .O(\sub_i_reg_220[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_4 
       (.I0(D[2]),
        .O(\sub_i_reg_220[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_5 
       (.I0(D[1]),
        .O(\sub_i_reg_220[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_2 
       (.I0(D[8]),
        .O(\sub_i_reg_220[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_3 
       (.I0(D[7]),
        .O(\sub_i_reg_220[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_4 
       (.I0(D[6]),
        .O(\sub_i_reg_220[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_5 
       (.I0(D[5]),
        .O(\sub_i_reg_220[8]_i_5_n_3 ));
  FDRE \sub_i_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[0]),
        .Q(sub_i_reg_220[0]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[10]),
        .Q(sub_i_reg_220[10]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[11]),
        .Q(sub_i_reg_220[11]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[12]),
        .Q(sub_i_reg_220[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[12]_i_1 
       (.CI(\sub_i_reg_220_reg[8]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[12]_i_1_n_3 ,\sub_i_reg_220_reg[12]_i_1_n_4 ,\sub_i_reg_220_reg[12]_i_1_n_5 ,\sub_i_reg_220_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[12:9]),
        .O(sub_i_fu_148_p2[12:9]),
        .S({\sub_i_reg_220[12]_i_2_n_3 ,\sub_i_reg_220[12]_i_3_n_3 ,\sub_i_reg_220[12]_i_4_n_3 ,\sub_i_reg_220[12]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[13]),
        .Q(sub_i_reg_220[13]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[14]),
        .Q(sub_i_reg_220[14]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[15]),
        .Q(sub_i_reg_220[15]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[16]),
        .Q(sub_i_reg_220[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[16]_i_1 
       (.CI(\sub_i_reg_220_reg[12]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[16]_i_1_n_3 ,\sub_i_reg_220_reg[16]_i_1_n_4 ,\sub_i_reg_220_reg[16]_i_1_n_5 ,\sub_i_reg_220_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[16:13]),
        .O(sub_i_fu_148_p2[16:13]),
        .S({\sub_i_reg_220[16]_i_2_n_3 ,\sub_i_reg_220[16]_i_3_n_3 ,\sub_i_reg_220[16]_i_4_n_3 ,\sub_i_reg_220[16]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[17]),
        .Q(sub_i_reg_220[17]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[18]),
        .Q(sub_i_reg_220[18]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[19]),
        .Q(sub_i_reg_220[19]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[1]),
        .Q(sub_i_reg_220[1]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[20]),
        .Q(sub_i_reg_220[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[20]_i_1 
       (.CI(\sub_i_reg_220_reg[16]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[20]_i_1_n_3 ,\sub_i_reg_220_reg[20]_i_1_n_4 ,\sub_i_reg_220_reg[20]_i_1_n_5 ,\sub_i_reg_220_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[20:17]),
        .O(sub_i_fu_148_p2[20:17]),
        .S({\sub_i_reg_220[20]_i_2_n_3 ,\sub_i_reg_220[20]_i_3_n_3 ,\sub_i_reg_220[20]_i_4_n_3 ,\sub_i_reg_220[20]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[21]),
        .Q(sub_i_reg_220[21]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[22]),
        .Q(sub_i_reg_220[22]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[23]),
        .Q(sub_i_reg_220[23]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[24]),
        .Q(sub_i_reg_220[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[24]_i_1 
       (.CI(\sub_i_reg_220_reg[20]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[24]_i_1_n_3 ,\sub_i_reg_220_reg[24]_i_1_n_4 ,\sub_i_reg_220_reg[24]_i_1_n_5 ,\sub_i_reg_220_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[24:21]),
        .O(sub_i_fu_148_p2[24:21]),
        .S({\sub_i_reg_220[24]_i_2_n_3 ,\sub_i_reg_220[24]_i_3_n_3 ,\sub_i_reg_220[24]_i_4_n_3 ,\sub_i_reg_220[24]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[25]),
        .Q(sub_i_reg_220[25]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[26]),
        .Q(sub_i_reg_220[26]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[27]),
        .Q(sub_i_reg_220[27]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[28]),
        .Q(sub_i_reg_220[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[28]_i_1 
       (.CI(\sub_i_reg_220_reg[24]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[28]_i_1_n_3 ,\sub_i_reg_220_reg[28]_i_1_n_4 ,\sub_i_reg_220_reg[28]_i_1_n_5 ,\sub_i_reg_220_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[28:25]),
        .O(sub_i_fu_148_p2[28:25]),
        .S({\sub_i_reg_220[28]_i_2_n_3 ,\sub_i_reg_220[28]_i_3_n_3 ,\sub_i_reg_220[28]_i_4_n_3 ,\sub_i_reg_220[28]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[29]),
        .Q(sub_i_reg_220[29]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[2]),
        .Q(sub_i_reg_220[2]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[30]),
        .Q(sub_i_reg_220[30]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[31]),
        .Q(sub_i_reg_220[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[31]_i_1 
       (.CI(\sub_i_reg_220_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_i_reg_220_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_i_reg_220_reg[31]_i_1_n_5 ,\sub_i_reg_220_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[30:29]}),
        .O({\NLW_sub_i_reg_220_reg[31]_i_1_O_UNCONNECTED [3],sub_i_fu_148_p2[31:29]}),
        .S({1'b0,\sub_i_reg_220[31]_i_2_n_3 ,\sub_i_reg_220[31]_i_3_n_3 ,\sub_i_reg_220[31]_i_4_n_3 }));
  FDRE \sub_i_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[3]),
        .Q(sub_i_reg_220[3]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[4]),
        .Q(sub_i_reg_220[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_reg_220_reg[4]_i_1_n_3 ,\sub_i_reg_220_reg[4]_i_1_n_4 ,\sub_i_reg_220_reg[4]_i_1_n_5 ,\sub_i_reg_220_reg[4]_i_1_n_6 }),
        .CYINIT(D[0]),
        .DI(D[4:1]),
        .O(sub_i_fu_148_p2[4:1]),
        .S({\sub_i_reg_220[4]_i_2_n_3 ,\sub_i_reg_220[4]_i_3_n_3 ,\sub_i_reg_220[4]_i_4_n_3 ,\sub_i_reg_220[4]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[5]),
        .Q(sub_i_reg_220[5]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[6]),
        .Q(sub_i_reg_220[6]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[7]),
        .Q(sub_i_reg_220[7]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[8]),
        .Q(sub_i_reg_220[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[8]_i_1 
       (.CI(\sub_i_reg_220_reg[4]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[8]_i_1_n_3 ,\sub_i_reg_220_reg[8]_i_1_n_4 ,\sub_i_reg_220_reg[8]_i_1_n_5 ,\sub_i_reg_220_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[8:5]),
        .O(sub_i_fu_148_p2[8:5]),
        .S({\sub_i_reg_220[8]_i_2_n_3 ,\sub_i_reg_220[8]_i_3_n_3 ,\sub_i_reg_220[8]_i_4_n_3 ,\sub_i_reg_220[8]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[9]),
        .Q(sub_i_reg_220[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "colordetect_colordetect_accel_0_0,colordetect_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "colordetect_accel,Vivado 2020.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    src_TVALID,
    src_TREADY,
    src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TVALID,
    dst_TREADY,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1:src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TVALID" *) input src_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TREADY" *) output src_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDATA" *) input [23:0]src_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TKEEP" *) input [2:0]src_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TSTRB" *) input [2:0]src_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TUSER" *) input [0:0]src_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TLAST" *) input [0:0]src_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TID" *) input [0:0]src_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]src_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TVALID" *) output dst_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TREADY" *) input dst_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDATA" *) output [23:0]dst_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TKEEP" *) output [2:0]dst_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TSTRB" *) output [2:0]dst_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TUSER" *) output [0:0]dst_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TLAST" *) output [0:0]dst_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TID" *) output [0:0]dst_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]dst_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\^dst_TDATA ;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire dst_TVALID;
  wire interrupt;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]src_TDATA;
  wire src_TREADY;
  wire src_TVALID;
  wire NLW_inst_m_axi_gmem0_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem0_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem0_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem0_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire [23:8]NLW_inst_dst_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_dst_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_dst_TID_UNCONNECTED;
  wire [2:0]NLW_inst_dst_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_dst_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_dst_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem0_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign dst_TDATA[23] = \<const0> ;
  assign dst_TDATA[22] = \<const0> ;
  assign dst_TDATA[21] = \<const0> ;
  assign dst_TDATA[20] = \<const0> ;
  assign dst_TDATA[19] = \<const0> ;
  assign dst_TDATA[18] = \<const0> ;
  assign dst_TDATA[17] = \<const0> ;
  assign dst_TDATA[16] = \<const0> ;
  assign dst_TDATA[15] = \<const0> ;
  assign dst_TDATA[14] = \<const0> ;
  assign dst_TDATA[13] = \<const0> ;
  assign dst_TDATA[12] = \<const0> ;
  assign dst_TDATA[11] = \<const0> ;
  assign dst_TDATA[10] = \<const0> ;
  assign dst_TDATA[9] = \<const0> ;
  assign dst_TDATA[8] = \<const0> ;
  assign dst_TDATA[7:0] = \^dst_TDATA [7:0];
  assign dst_TDEST[0] = \<const0> ;
  assign dst_TID[0] = \<const0> ;
  assign dst_TKEEP[2] = \<const1> ;
  assign dst_TKEEP[1] = \<const1> ;
  assign dst_TKEEP[0] = \<const1> ;
  assign dst_TSTRB[2] = \<const0> ;
  assign dst_TSTRB[1] = \<const0> ;
  assign dst_TSTRB[0] = \<const0> ;
  assign dst_TUSER[0] = \<const0> ;
  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63] = \<const0> ;
  assign m_axi_gmem0_AWADDR[62] = \<const0> ;
  assign m_axi_gmem0_AWADDR[61] = \<const0> ;
  assign m_axi_gmem0_AWADDR[60] = \<const0> ;
  assign m_axi_gmem0_AWADDR[59] = \<const0> ;
  assign m_axi_gmem0_AWADDR[58] = \<const0> ;
  assign m_axi_gmem0_AWADDR[57] = \<const0> ;
  assign m_axi_gmem0_AWADDR[56] = \<const0> ;
  assign m_axi_gmem0_AWADDR[55] = \<const0> ;
  assign m_axi_gmem0_AWADDR[54] = \<const0> ;
  assign m_axi_gmem0_AWADDR[53] = \<const0> ;
  assign m_axi_gmem0_AWADDR[52] = \<const0> ;
  assign m_axi_gmem0_AWADDR[51] = \<const0> ;
  assign m_axi_gmem0_AWADDR[50] = \<const0> ;
  assign m_axi_gmem0_AWADDR[49] = \<const0> ;
  assign m_axi_gmem0_AWADDR[48] = \<const0> ;
  assign m_axi_gmem0_AWADDR[47] = \<const0> ;
  assign m_axi_gmem0_AWADDR[46] = \<const0> ;
  assign m_axi_gmem0_AWADDR[45] = \<const0> ;
  assign m_axi_gmem0_AWADDR[44] = \<const0> ;
  assign m_axi_gmem0_AWADDR[43] = \<const0> ;
  assign m_axi_gmem0_AWADDR[42] = \<const0> ;
  assign m_axi_gmem0_AWADDR[41] = \<const0> ;
  assign m_axi_gmem0_AWADDR[40] = \<const0> ;
  assign m_axi_gmem0_AWADDR[39] = \<const0> ;
  assign m_axi_gmem0_AWADDR[38] = \<const0> ;
  assign m_axi_gmem0_AWADDR[37] = \<const0> ;
  assign m_axi_gmem0_AWADDR[36] = \<const0> ;
  assign m_axi_gmem0_AWADDR[35] = \<const0> ;
  assign m_axi_gmem0_AWADDR[34] = \<const0> ;
  assign m_axi_gmem0_AWADDR[33] = \<const0> ;
  assign m_axi_gmem0_AWADDR[32] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TDATA({NLW_inst_dst_TDATA_UNCONNECTED[23:8],\^dst_TDATA }),
        .dst_TDEST(NLW_inst_dst_TDEST_UNCONNECTED[0]),
        .dst_TID(NLW_inst_dst_TID_UNCONNECTED[0]),
        .dst_TKEEP(NLW_inst_dst_TKEEP_UNCONNECTED[2:0]),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .dst_TSTRB(NLW_inst_dst_TSTRB_UNCONNECTED[2:0]),
        .dst_TUSER(NLW_inst_dst_TUSER_UNCONNECTED[0]),
        .dst_TVALID(dst_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(1'b0),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(NLW_inst_m_axi_gmem0_AWVALID_UNCONNECTED),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(NLW_inst_m_axi_gmem0_BREADY_UNCONNECTED),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(1'b0),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(NLW_inst_m_axi_gmem0_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(NLW_inst_m_axi_gmem0_WLAST_UNCONNECTED),
        .m_axi_gmem0_WREADY(1'b0),
        .m_axi_gmem0_WSTRB(NLW_inst_m_axi_gmem0_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(NLW_inst_m_axi_gmem0_WVALID_UNCONNECTED),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(1'b0),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .src_TDATA(src_TDATA),
        .src_TDEST(1'b0),
        .src_TID(1'b0),
        .src_TKEEP({1'b0,1'b0,1'b0}),
        .src_TLAST(1'b0),
        .src_TREADY(src_TREADY),
        .src_TSTRB({1'b0,1'b0,1'b0}),
        .src_TUSER(1'b0),
        .src_TVALID(src_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
