Archive member included because of file (symbol)

.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                              .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o (cyfitter_cfg)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o) (CySysClkWriteImoFreq)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                              .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o (PWM_R_WriteCompare)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                              .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o (PWM_G_WriteCompare)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                              .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o (PWM_B_WriteCompare)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                              .\CortexM0\ARM_GCC_484\Debug\main.o (CapSense_1_Start)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_rawDataIndex)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_ISR)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
                              .\CortexM0\ARM_GCC_484\Debug\main.o (UART_1_Start)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
                              .\CortexM0\ARM_GCC_484\Debug\main.o (UART_1_SpiUartWriteTxData)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o) (UART_1_UartInit)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_SampleClk_Start)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_SenseClk_Start)
.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o) (CyDelayCycles)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o)
                              .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o (__aeabi_uidiv)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_divsi3.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o) (__aeabi_idiv)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_dvmd_tls.o)
                              c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
                              .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
                              .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o) (memcpy)
c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o (memset)

Allocating common symbols
Common symbol       size              file

CapSense_1_sensorEnableMaskBackup
                    0x1               .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
CapSense_1_csdTrim1
                    0x1               .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
CapSense_1_unscannedSnsDriveMode
                    0x5               .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
CapSense_1_lowBaselineResetCnt
                    0x5               .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .text          0x00000000       0x78 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\main.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\main.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .text.LED_RGB_Stop
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .text.LED_RGB_SetColorCircleHSV
                0x00000000      0x1dc .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .data          0x00000000        0x4 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .text._exit    0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .text._sbrk    0x00000000       0x54 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.CYCONFIGCPY
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.CYCONFIGCPYCODE
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .bss           0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkImoStart
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkImoStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkWriteHfclkDirect
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkWriteSysclkDiv
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdEnable
                0x00000000       0x64 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdDisable
                0x00000000       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdGetInterruptSource
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysGetResetReason
                0x00000000       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntSetPending
                0x00000000       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntClearPending
                0x00000000       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x80 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x60 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickClear
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0xc0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_Stop
                0x00000000       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetOneShot
                0x00000000       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMSyncKill
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMStopOnKill
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMDeadTime
                0x00000000       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_WritePeriodBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPeriodSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_WriteCompareBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetReloadMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetStartMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetStopMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCountMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ClearInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_Stop
                0x00000000       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetOneShot
                0x00000000       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMSyncKill
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMStopOnKill
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMDeadTime
                0x00000000       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_WritePeriodBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPeriodSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_WriteCompareBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetReloadMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetStartMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetStopMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCountMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ClearInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_Stop
                0x00000000       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetOneShot
                0x00000000       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMSyncKill
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMStopOnKill
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMDeadTime
                0x00000000       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_WritePeriodBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPeriodSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_WriteCompareBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetReloadMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetStartMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetStopMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCountMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ClearInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_Stop
                0x00000000       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_ScanWidget
                0x00000000       0xdc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_ReadSensorRaw
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_WriteSensorRaw
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_GetScanResolution
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_SetDriveModeAllPins
                0x00000000       0x6c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_RestoreDriveModeAllPins
                0x00000000       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_SetPinDriveMode
                0x00000000       0x5c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_EnableShieldElectrode
                0x00000000       0x80 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_ReadCurrentScanningSensor
                0x00000000       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_SetBitValue
                0x00000000       0x68 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_GetSenseClkDivider
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_GetModulatorClkDivider
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_GetModulationIDAC
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_GetIDACRange
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_SetUnscannedSensorState
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_NormalizeWidgets
                0x00000000       0x9c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .rodata        0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_InitializeEnabledBaselines
                0x00000000       0x50 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_UpdateWidgetBaseline
                0x00000000       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetBaselineData
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_SetBaselineData
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetDiffCountData
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_SetDiffCountData
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetFingerThreshold
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetNoiseThreshold
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetFingerHysteresis
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetNegativeNoiseThreshold
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_CheckIsSensorActive
                0x00000000      0x11c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_CheckIsWidgetActive
                0x00000000       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_CheckIsAnyWidgetActive
                0x00000000       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_EnableWidget
                0x00000000       0x5c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_DisableWidget
                0x00000000       0x5c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetRadialCentroidPos
                0x00000000       0x84 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetWidgetNumber
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetLowBaselineReset
                0x00000000       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_GetDebounce
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_Stop
                0x00000000       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_SetRxFifoLevel
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_SetTxFifoLevel
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_ScbModeStop
                0x00000000        0xc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_I2CSlaveNackGeneration
                0x00000000       0x50 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartPutArray
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartGetTxBufferSize
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartClearTxBuffer
                0x00000000       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartDisableIntRx
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartDisableIntTx
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartSetRxAddress
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartSetRxAddressMask
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartPutString
                0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartPutCRLF
                0x00000000       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .text.CapSense_1_SampleClk_GetDividerRegister
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .text.CapSense_1_SampleClk_GetFractionalDividerRegister
                0x00000000        0xc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .text.CapSense_1_SenseClk_GetDividerRegister
                0x00000000       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .text.CapSense_1_SenseClk_GetFractionalDividerRegister
                0x00000000        0xc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
 .text          0x00000000       0x9c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_divsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_dvmd_tls.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_dvmd_tls.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
 .text.__errno  0x00000000        0xc c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
 .text.exit     0x00000000       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .data.impure_data
                0x00000000       0x60 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .data._impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .rodata.str1.1
                0x00000000        0x2 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
 .text.memcpy   0x00000000       0x12 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00008000         xr
ram              0x20000000         0x00001000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
START GROUP
LOAD .\CortexM0\ARM_GCC_484\Debug\main.o
LOAD .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
LOAD .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
LOAD .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
LOAD .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_P4_v2_20\PSoC4\Library\CapsenseP4Library_GCC.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM0\ARM_GCC_484\Debug\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libc_s.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libc_s.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000080                CY_FLASH_ROW_SIZE = 0x80
                0x00000001                CY_APPL_NUM = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x20000170                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20001000                PROVIDE (__cy_stack, (ORIGIN (ram) + 0x1000))
                0x20000c00                PROVIDE (__cy_heap_end, (__cy_stack - 0x400))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x00003f80                appl2_start = (appl1_start + ALIGN ((((0x8000 - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start

.text           0x00000000     0x1fb8
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010        0x8 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.psocinit)
 .psocinit      0x00000018      0x258 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                0x000000e0                cyfitter_cfg
                0x00000270                . = MAX (., 0x100)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000270       0x60 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .text.main     0x000002d0       0x5c .\CortexM0\ARM_GCC_484\Debug\main.o
                0x000002d0                main
 .text.LED_RGB_Start
                0x0000032c       0x14 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
                0x0000032c                LED_RGB_Start
 .text.LED_RGB_DCWrite
                0x00000340       0x50 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
                0x00000340                LED_RGB_DCWrite
 .text.LED_RGB_SetColorRGB
                0x00000390       0x3c .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
                0x00000390                LED_RGB_SetColorRGB
 .text.LED_RGB_SetColorCircle
                0x000003cc      0x188 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
                0x000003cc                LED_RGB_SetColorCircle
 .text.IntDefaultHandler
                0x00000554        0x8 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x00000554                IntDefaultHandler
 .text.Start_c  0x0000055c       0x98 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x0000055c                Start_c
 .text.initialize_psoc
                0x000005f4       0x64 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x000005f4                initialize_psoc
 .text.CYMEMZERO
                0x00000658       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.cfg_write_bytes32
                0x00000678       0x80 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.AnalogSetDefault
                0x000006f8        0x8 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.CySysClkWriteImoFreq
                0x00000700      0x1e0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000700                CySysClkWriteImoFreq
 .text.CyIntSetVector
                0x000008e0       0x4c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x000008e0                CyIntSetVector
 .text.CyIntSetPriority
                0x0000092c       0xa8 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x0000092c                CyIntSetPriority
 .text.CyIntEnable
                0x000009d4       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x000009d4                CyIntEnable
 .text.CyIntDisable
                0x00000a00       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000a00                CyIntDisable
 .text.CyHalt   0x00000a2c       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000a2c                CyHalt
 .text.CyDelay  0x00000a40       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000a40                CyDelay
 .text.CyDelayUs
                0x00000a88       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000a88                CyDelayUs
 .text.PWM_R_Init
                0x00000ab0       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000ab0                PWM_R_Init
 .text.PWM_R_Enable
                0x00000b08       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000b08                PWM_R_Enable
 .text.PWM_R_Start
                0x00000b40       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000b40                PWM_R_Start
 .text.PWM_R_WriteCounter
                0x00000b64       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000b64                PWM_R_WriteCounter
 .text.PWM_R_WritePeriod
                0x00000b80       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000b80                PWM_R_WritePeriod
 .text.PWM_R_WriteCompare
                0x00000b9c       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000b9c                PWM_R_WriteCompare
 .text.PWM_R_TriggerCommand
                0x00000bb8       0x3c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000bb8                PWM_R_TriggerCommand
 .text.PWM_R_SetInterruptMode
                0x00000bf4       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000bf4                PWM_R_SetInterruptMode
 .text.PWM_G_Init
                0x00000c0c       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000c0c                PWM_G_Init
 .text.PWM_G_Enable
                0x00000c64       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000c64                PWM_G_Enable
 .text.PWM_G_Start
                0x00000c9c       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000c9c                PWM_G_Start
 .text.PWM_G_WriteCounter
                0x00000cc0       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000cc0                PWM_G_WriteCounter
 .text.PWM_G_WritePeriod
                0x00000cdc       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000cdc                PWM_G_WritePeriod
 .text.PWM_G_WriteCompare
                0x00000cf8       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000cf8                PWM_G_WriteCompare
 .text.PWM_G_TriggerCommand
                0x00000d14       0x3c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000d14                PWM_G_TriggerCommand
 .text.PWM_G_SetInterruptMode
                0x00000d50       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000d50                PWM_G_SetInterruptMode
 .text.PWM_B_Init
                0x00000d68       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000d68                PWM_B_Init
 .text.PWM_B_Enable
                0x00000dc0       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000dc0                PWM_B_Enable
 .text.PWM_B_Start
                0x00000df8       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000df8                PWM_B_Start
 .text.PWM_B_WriteCounter
                0x00000e1c       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000e1c                PWM_B_WriteCounter
 .text.PWM_B_WritePeriod
                0x00000e38       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000e38                PWM_B_WritePeriod
 .text.PWM_B_WriteCompare
                0x00000e54       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000e54                PWM_B_WriteCompare
 .text.PWM_B_TriggerCommand
                0x00000e70       0x3c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000e70                PWM_B_TriggerCommand
 .text.PWM_B_SetInterruptMode
                0x00000eac       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000eac                PWM_B_SetInterruptMode
 .text.CapSense_1_Init
                0x00000ec4       0x3c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000ec4                CapSense_1_Init
 .text.CapSense_1_CsdHwBlockInit
                0x00000f00       0xcc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000f00                CapSense_1_CsdHwBlockInit
 .text.CapSense_1_Enable
                0x00000fcc       0x50 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000fcc                CapSense_1_Enable
 .text.CapSense_1_Start
                0x0000101c       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x0000101c                CapSense_1_Start
 .text.CapSense_1_FindNextSensor
                0x00001050       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001050                CapSense_1_FindNextSensor
 .text.CapSense_1_ScanSensor
                0x00001098       0x34 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001098                CapSense_1_ScanSensor
 .text.CapSense_1_ScanEnabledWidgets
                0x000010cc       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x000010cc                CapSense_1_ScanEnabledWidgets
 .text.CapSense_1_IsBusy
                0x00001124       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001124                CapSense_1_IsBusy
 .text.CapSense_1_ClearSensors
                0x00001140       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001140                CapSense_1_ClearSensors
 .text.CapSense_1_EnableSensor
                0x00001168       0xcc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001168                CapSense_1_EnableSensor
 .text.CapSense_1_DisableSensor
                0x00001234      0x120 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001234                CapSense_1_DisableSensor
 .text.CapSense_1_PreScan
                0x00001354       0xd4 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001354                CapSense_1_PreScan
 .text.CapSense_1_PostScan
                0x00001428       0x70 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001428                CapSense_1_PostScan
 .text.CapSense_1_SetShieldDelay
                0x00001498       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001498                CapSense_1_SetShieldDelay
 .text.CapSense_1_GetBitValue
                0x000014c8       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x000014c8                CapSense_1_GetBitValue
 .text.CapSense_1_BaseInit
                0x0000150c       0x44 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x0000150c                CapSense_1_BaseInit
 .text.CapSense_1_InitializeSensorBaseline
                0x00001550       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001550                CapSense_1_InitializeSensorBaseline
 .text.CapSense_1_InitializeAllBaselines
                0x0000157c       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x0000157c                CapSense_1_InitializeAllBaselines
 .text.CapSense_1_UpdateBaselineNoThreshold
                0x000015a4      0x1b4 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x000015a4                CapSense_1_UpdateBaselineNoThreshold
 .text.CapSense_1_UpdateSensorBaseline
                0x00001758       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001758                CapSense_1_UpdateSensorBaseline
 .text.CapSense_1_UpdateEnabledBaselines
                0x00001770       0x40 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001770                CapSense_1_UpdateEnabledBaselines
 .text.CapSense_1_FindMaximum
                0x000017b0       0xac .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x000017b0                CapSense_1_FindMaximum
 .text.CapSense_1_CalcCentroid
                0x0000185c      0x194 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x0000185c                CapSense_1_CalcCentroid
 .text.CapSense_1_GetCentroidPos
                0x000019f0      0x13c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x000019f0                CapSense_1_GetCentroidPos
 .text.CapSense_1_IIR4Filter
                0x00001b2c       0x3c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001b2c                CapSense_1_IIR4Filter
 .text.CapSense_1_ISR
                0x00001b68       0xd4 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
                0x00001b68                CapSense_1_ISR
 .text.UART_1_Init
                0x00001c3c        0xc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x00001c3c                UART_1_Init
 .text.UART_1_Enable
                0x00001c48       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x00001c48                UART_1_Enable
 .text.UART_1_Start
                0x00001c6c       0x24 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x00001c6c                UART_1_Start
 .text.UART_1_ScbEnableIntr
                0x00001c90        0x8 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_ScbModePostEnable
                0x00001c98        0xc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_SpiUartWriteTxData
                0x00001ca4       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
                0x00001ca4                UART_1_SpiUartWriteTxData
 .text.UART_1_UartInit
                0x00001cd0       0xa8 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                0x00001cd0                UART_1_UartInit
 .text.UART_1_UartPostEnable
                0x00001d78       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                0x00001d78                UART_1_UartPostEnable
 .text.CapSense_1_SampleClk_Start
                0x00001d94       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
                0x00001d94                CapSense_1_SampleClk_Start
 .text.CapSense_1_SampleClk_Stop
                0x00001db0       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
                0x00001db0                CapSense_1_SampleClk_Stop
 .text.CapSense_1_SampleClk_SetFractionalDividerRegister
                0x00001dc8       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
                0x00001dc8                CapSense_1_SampleClk_SetFractionalDividerRegister
 .text.CapSense_1_SenseClk_Start
                0x00001e00       0x1c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
                0x00001e00                CapSense_1_SenseClk_Start
 .text.CapSense_1_SenseClk_Stop
                0x00001e1c       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
                0x00001e1c                CapSense_1_SenseClk_Stop
 .text.CapSense_1_SenseClk_SetFractionalDividerRegister
                0x00001e34       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
                0x00001e34                CapSense_1_SenseClk_SetFractionalDividerRegister
 *fill*         0x00001e6c        0x4 
 .text          0x00001e70       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
                0x00001e70                CyDelayCycles
                0x00001e84                CyEnterCriticalSection
                0x00001e8c                CyExitCriticalSection
 .text          0x00001e98       0xc0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_divsi3.o)
                0x00001e98                __divsi3
                0x00001e98                __aeabi_idiv
                0x00001f44                __aeabi_idivmod
 .text          0x00001f58        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_dvmd_tls.o)
                0x00001f58                __aeabi_idiv0
                0x00001f58                __aeabi_ldiv0
 .text.__libc_init_array
                0x00001f5c       0x4c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
                0x00001f5c                __libc_init_array
 .text.memset   0x00001fa8       0x10 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)
                0x00001fa8                memset
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00000000        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00000000        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00000000        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00001fb8        0x0
 .v4_bx         0x00000000        0x0 linker stubs

.iplt           0x00001fb8        0x0
 .iplt          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x00001fb8        0x4
 *(.eh_frame)
 .eh_frame      0x00001fb8        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .eh_frame      0x00001fb8        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
                0x00001fbc                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x00001fbc                __exidx_end = .

.rodata         0x00001fbc      0x14c
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x00001fbc       0x70 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .rodata        0x0000202c       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x0000202c                cyImoFreqMhz2Reg
 .rodata        0x0000205c       0x78 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x0000205c                CapSense_1_portTable
                0x00002064                CapSense_1_maskTable
                0x00002078                CapSense_1_pinShiftTbl
                0x00002080                CapSense_1_modulationIDAC
                0x00002088                CapSense_1_widgetResolution
                0x0000208c                CapSense_1_senseClkDividerVal
                0x0000208d                CapSense_1_sampleClkDividerVal
                0x00002090                CapSense_1_widgetNumber
                0x00002098                CapSense_1_prtSelTbl
                0x000020ac                CapSense_1_prtCfgTbl
                0x000020c0                CapSense_1_prtDRTbl
                0x000020d4                . = ALIGN (0x4)
 *(.init)
 .init          0x000020d4        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
                0x000020d4                _init
 .init          0x000020d8        0x8 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o
                0x000020e0                . = ALIGN (0x4)
                0x000020e0                __preinit_array_start = .
 *(.preinit_array)
                0x000020e0                __preinit_array_end = .
                0x000020e0                . = ALIGN (0x4)
                0x000020e0                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x000020e0        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .init_array    0x000020e4        0x4 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x000020e8                __init_array_end = .
                0x000020e8                . = ALIGN (0x4)
 *(.fini)
 .fini          0x000020e8        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
                0x000020e8                _fini
 .fini          0x000020ec        0x8 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o
                0x000020f4                . = ALIGN (0x4)
                0x000020f4                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x000020f4        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x000020f8                __fini_array_end = .
                0x000020f8                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x000020f8                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x000020f8                . = ALIGN (0x4)
                0x000020f8                __cy_regions = .
                0x000020f8        0x4 LONG 0x2108 __cy_region_init_ram
                0x000020fc        0x4 LONG 0x200000c8 __cy_region_start_data
                0x00002100        0x4 LONG 0x38 __cy_region_init_size_ram
                0x00002104        0x4 LONG 0x70 __cy_region_zero_size_ram
                0x00002108                __cy_regions_end = .
                0x00002108                . = ALIGN (0x8)
                0x00002108                _etext = .

.ramvectors     0x20000000       0xc0
                0x20000000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x20000000       0xc0 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                0x20000000                CyRamVectors

.noinit         0x200000c0        0x4
 *(.noinit)
 .noinit        0x200000c0        0x4 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o

.data           0x200000c8       0x38 load address 0x00002108
                0x200000c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x200000c8        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .jcr           0x200000c8        0x4 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x200000cc       0x10 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x200000cc                cydelayFreqHz
                0x200000d0                cydelayFreqKhz
                0x200000d4                cydelayFreqMhz
                0x200000d8                cydelay32kMs
 .data          0x200000dc       0x18 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x200000dc                CapSense_1_sensorEnableMask
                0x200000e0                CapSense_1_pcTable
 .data          0x200000f4        0xc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x200000f4                CapSense_1_lowBaselineReset
                0x20000100                . = ALIGN (0x8)
 *(.ram)
                0x20000100                _edata = .

.igot.plt       0x20000100        0x0 load address 0x00002140
 .igot.plt      0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o

.bss            0x20000100       0x70 load address 0x00002140
                0x20000100                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x20000100       0x1c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .bss           0x2000011c        0x1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x2000011c                PWM_R_initVar
 .bss           0x2000011d        0x1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x2000011d                PWM_G_initVar
 .bss           0x2000011e        0x1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x2000011e                PWM_B_initVar
 *fill*         0x2000011f        0x1 
 .bss           0x20000120       0x10 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x20000120                CapSense_1_csdStatusVar
                0x20000121                CapSense_1_sensorIndex
                0x20000124                CapSense_1_sensorRaw
 .bss           0x20000130       0x28 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x20000130                CapSense_1_sensorBaseline
                0x2000013c                CapSense_1_sensorBaselineLow
                0x20000144                CapSense_1_sensorSignal
                0x2000014c                CapSense_1_sensorOnMask
 .bss           0x20000158        0x1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .bss           0x20000159        0x1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x20000159                UART_1_initVar
 *(COMMON)
 *fill*         0x2000015a        0x2 
 COMMON         0x2000015c        0x9 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x2000015c                CapSense_1_sensorEnableMaskBackup
                0x2000015d                CapSense_1_csdTrim1
                0x20000160                CapSense_1_unscannedSnsDriveMode
 *fill*         0x20000165        0x3 
 COMMON         0x20000168        0x5 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x20000168                CapSense_1_lowBaselineResetCnt
                0x20000170                . = ALIGN (0x8)
 *fill*         0x2000016d        0x3 
 *(.ram.b)
                0x20000170                _end = .
                0x20000170                __end = .
                0x20000170                PROVIDE (end, .)
                0x20000170                PROVIDE (__bss_end__, .)
                0x00002108                __cy_region_init_ram = LOADADDR (.data)
                0x00000038                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000070                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x20000170      0x100 load address 0x00002140
                0x20000170                . = _end
                0x20000270                . = (. + 0x100)
 *fill*         0x20000170      0x100 
                0x20000270                __cy_heap_limit = .

.stack          0x20000c00      0x400
                0x20000c00                __cy_stack_limit = .
                0x20001000                . = (. + 0x400)
 *fill*         0x20000c00      0x400 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)

.cyloadermeta
 *(.cyloadermeta)

.cyloadablemeta
 *(.cyloadablemeta)

.cyflashprotect
                0x90400000       0x20
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000       0x20 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
                0x90500000                cy_metadata

.cychipprotect  0x90600000        0x4
 *(.cychipprotect)
 .cychipprotect
                0x90600000        0x4 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
                0x90600000                cy_meta_chipprotect

.rel.dyn        0x00002140        0x0 load address 0x90600004
 .rel.iplt      0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0xa68
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x20 .\CortexM0\ARM_GCC_484\Debug\main.o
 .debug_aranges
                0x00000020       0x48 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .debug_aranges
                0x00000068       0x48 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .debug_aranges
                0x000000b0       0x18 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .debug_aranges
                0x000000c8       0x50 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_aranges
                0x00000118      0x170 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_aranges
                0x00000288      0x158 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_aranges
                0x000003e0      0x158 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_aranges
                0x00000538      0x158 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_aranges
                0x00000690      0x118 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_aranges
                0x000007a8      0x100 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_aranges
                0x000008a8       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_aranges
                0x000008c8       0x68 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_aranges
                0x00000930       0x48 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_aranges
                0x00000978       0x50 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_aranges
                0x000009c8       0x40 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .debug_aranges
                0x00000a08       0x40 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .debug_aranges
                0x00000a48       0x20 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x4539
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000       0xbe .\CortexM0\ARM_GCC_484\Debug\main.o
 .debug_info    0x000000be      0x218 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .debug_info    0x000002d6      0x2fe .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .debug_info    0x000005d4       0xfd .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .debug_info    0x000006d1      0x353 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_info    0x00000a24      0x852 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_info    0x00001276      0x6f0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_info    0x00001966      0x6f0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_info    0x00002056      0x6f0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_info    0x00002746      0xa10 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_info    0x00003156      0xa5d .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_info    0x00003bb3      0x11b .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_info    0x00003cce      0x1b6 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_info    0x00003e84      0x1ac .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_info    0x00004030      0x1b0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_info    0x000041e0      0x14d .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .debug_info    0x0000432d      0x14d .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .debug_info    0x0000447a       0xbf .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_abbrev   0x00000000     0x1154
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0x5c .\CortexM0\ARM_GCC_484\Debug\main.o
 .debug_abbrev  0x0000005c       0xae .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .debug_abbrev  0x0000010a      0x1a5 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .debug_abbrev  0x000002af       0x5d .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .debug_abbrev  0x0000030c      0x18a .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_abbrev  0x00000496      0x1a7 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_abbrev  0x0000063d      0x109 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_abbrev  0x00000746      0x109 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_abbrev  0x0000084f      0x109 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_abbrev  0x00000958      0x174 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_abbrev  0x00000acc      0x175 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_abbrev  0x00000c41       0x97 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_abbrev  0x00000cd8       0xf0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_abbrev  0x00000dc8      0x119 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_abbrev  0x00000ee1       0xf5 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_abbrev  0x00000fd6       0xb5 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .debug_abbrev  0x0000108b       0xb5 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .debug_abbrev  0x00001140       0x14 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_line     0x00000000     0x218b
 *(.debug_line)
 .debug_line    0x00000000       0x6e .\CortexM0\ARM_GCC_484\Debug\main.o
 .debug_line    0x0000006e      0x10c .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .debug_line    0x0000017a      0x1b7 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .debug_line    0x00000331       0x53 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .debug_line    0x00000384      0x1a1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_line    0x00000525      0x448 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_line    0x0000096d      0x375 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_line    0x00000ce2      0x375 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_line    0x00001057      0x375 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_line    0x000013cc      0x40c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_line    0x000017d8      0x3c1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_line    0x00001b99       0x91 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_line    0x00001c2a      0x13f .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_line    0x00001d69       0xff .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_line    0x00001e68      0x113 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_line    0x00001f7b       0xd4 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .debug_line    0x0000204f       0xd3 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .debug_line    0x00002122       0x69 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_frame    0x00000000     0x2480
 *(.debug_frame)
 .debug_frame   0x00000000       0x34 .\CortexM0\ARM_GCC_484\Debug\main.o
 .debug_frame   0x00000034       0xc8 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .debug_frame   0x000000fc       0xc8 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .debug_frame   0x000001c4       0xe8 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_frame   0x000002ac      0x544 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_frame   0x000007f0      0x52c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_frame   0x00000d1c      0x52c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_frame   0x00001248      0x52c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_frame   0x00001774      0x408 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_frame   0x00001b7c      0x3bc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_frame   0x00001f38       0x2c .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_frame   0x00001f64      0x130 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_frame   0x00002094       0xcc .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_frame   0x00002160       0xe4 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_frame   0x00002244       0xa0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .debug_frame   0x000022e4       0xa0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .debug_frame   0x00002384       0x20 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o)
 .debug_frame   0x000023a4       0x20 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_divsi3.o)
 .debug_frame   0x000023c4       0x20 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
 .debug_frame   0x000023e4       0x28 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
 .debug_frame   0x0000240c       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
 .debug_frame   0x00002438       0x28 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
 .debug_frame   0x00002460       0x20 c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)

.debug_str      0x00000000     0x2556
 *(.debug_str)
 .debug_str     0x00000000      0x17e .\CortexM0\ARM_GCC_484\Debug\main.o
                                0x1b7 (size before relaxing)
 .debug_str     0x0000017e       0xfb .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
                                0x299 (size before relaxing)
 .debug_str     0x00000279      0x135 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
                                0x2df (size before relaxing)
 .debug_str     0x000003ae       0x5b .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
                                0x1eb (size before relaxing)
 .debug_str     0x00000409       0xf7 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                                0x2d1 (size before relaxing)
 .debug_str     0x00000500      0x460 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
                                0x62b (size before relaxing)
 .debug_str     0x00000960      0x3ed .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                                0x595 (size before relaxing)
 .debug_str     0x00000d4d      0x329 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                                0x595 (size before relaxing)
 .debug_str     0x00001076      0x329 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                                0x595 (size before relaxing)
 .debug_str     0x0000139f      0x6b0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                                0x87b (size before relaxing)
 .debug_str     0x00001a4f      0x5c8 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                                0x87b (size before relaxing)
 .debug_str     0x00002017       0x50 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
                                0x25a (size before relaxing)
 .debug_str     0x00002067      0x10b .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
                                0x2a8 (size before relaxing)
 .debug_str     0x00002172       0xf1 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
                                0x299 (size before relaxing)
 .debug_str     0x00002263       0xef .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                                0x28e (size before relaxing)
 .debug_str     0x00002352      0x119 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
                                0x2b4 (size before relaxing)
 .debug_str     0x0000246b       0xeb .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
                                0x2ae (size before relaxing)

.debug_loc
 *(.debug_loc)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x930
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x10 .\CortexM0\ARM_GCC_484\Debug\main.o
 .debug_ranges  0x00000010       0x38 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .debug_ranges  0x00000048       0x38 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .debug_ranges  0x00000080       0x40 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_ranges  0x000000c0      0x160 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_ranges  0x00000220      0x148 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_ranges  0x00000368      0x148 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_ranges  0x000004b0      0x148 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_ranges  0x000005f8      0x108 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_ranges  0x00000700       0xf0 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_ranges  0x000007f0       0x10 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_ranges  0x00000800       0x58 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_ranges  0x00000858       0x38 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_ranges  0x00000890       0x40 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_ranges  0x000008d0       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .debug_ranges  0x00000900       0x30 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)

.comment        0x00000000       0x70
 .comment       0x00000000       0x70 .\CortexM0\ARM_GCC_484\Debug\main.o
                                 0x71 (size before relaxing)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .comment       0x00000000       0x71 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x28
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1e c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
 .ARM.attributes
                0x0000001e       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.attributes
                0x00000065       0x31 .\CortexM0\ARM_GCC_484\Debug\main.o
 .ARM.attributes
                0x00000096       0x31 .\CortexM0\ARM_GCC_484\Debug\LED_RGB.o
 .ARM.attributes
                0x000000c7       0x31 .\CortexM0\ARM_GCC_484\Debug\Cm0Start.o
 .ARM.attributes
                0x000000f8       0x31 .\CortexM0\ARM_GCC_484\Debug\cymetadata.o
 .ARM.attributes
                0x00000129       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .ARM.attributes
                0x0000015a       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .ARM.attributes
                0x0000018b       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .ARM.attributes
                0x000001bc       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .ARM.attributes
                0x000001ed       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .ARM.attributes
                0x0000021e       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .ARM.attributes
                0x0000024f       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .ARM.attributes
                0x00000280       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .ARM.attributes
                0x000002b1       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .ARM.attributes
                0x000002e2       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .ARM.attributes
                0x00000313       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .ARM.attributes
                0x00000344       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SampleClk.o)
 .ARM.attributes
                0x00000375       0x31 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CapSense_1_SenseClk.o)
 .ARM.attributes
                0x000003a6       0x21 .\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x000003c7       0x1e c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_udivsi3.o)
 .ARM.attributes
                0x000003e5       0x1e c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_divsi3.o)
 .ARM.attributes
                0x00000403       0x1e c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m\libgcc.a(_dvmd_tls.o)
 .ARM.attributes
                0x00000421       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-errno.o)
 .ARM.attributes
                0x0000044d       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-exit.o)
 .ARM.attributes
                0x00000479       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-impure.o)
 .ARM.attributes
                0x000004a5       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-init.o)
 .ARM.attributes
                0x000004d1       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x000004fd       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m\libg_s.a(lib_a-memset.o)
 .ARM.attributes
                0x00000529       0x2c c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtend.o
 .ARM.attributes
                0x00000555       0x1e c:/program files (x86)/cypress/psoc creator/3.2/psoc creator/import/gnu/arm/4.8.4/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(.\CortexM0\ARM_GCC_484\Debug\Lab 3 CapSense UART.elf elf32-littlearm)
