#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000125b864b1d0 .scope module, "DLatch_tb" "DLatch_tb" 2 16;
 .timescale 0 0;
v00000125b864baf0_0 .var "CLK", 0 0;
v00000125b8662b30_0 .var "D", 0 0;
v00000125b8662bd0_0 .net "N1", 0 0, v00000125b864bf10_0;  1 drivers
v00000125b8662c70_0 .net "N2", 0 0, v00000125b864b870_0;  1 drivers
v00000125b8662d10_0 .net "Q", 0 0, v00000125b864b910_0;  1 drivers
v00000125b8662db0_0 .var "RST", 0 0;
v00000125b8662e50_0 .var/i "clk_pulse", 31 0;
S_00000125b864b360 .scope module, "DLatch_inst" "DLatch" 2 20, 2 1 0, S_00000125b864b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "N1";
    .port_info 4 /OUTPUT 1 "N2";
    .port_info 5 /OUTPUT 1 "Q";
v00000125b864af80_0 .net "CLK", 0 0, v00000125b864baf0_0;  1 drivers
v00000125b8663190_0 .net "D", 0 0, v00000125b8662b30_0;  1 drivers
v00000125b864bf10_0 .var "N1", 0 0;
v00000125b864b870_0 .var "N2", 0 0;
v00000125b864b910_0 .var "Q", 0 0;
v00000125b864b9b0_0 .net "RST", 0 0, v00000125b8662db0_0;  1 drivers
v00000125b864ba50_0 .var *"_ivl_2", 0 0; Local signal
E_00000125b8688cf0 .event anyedge, v00000125b864b870_0, v00000125b864bf10_0;
E_00000125b8688bf0 .event anyedge, v00000125b864af80_0;
    .scope S_00000125b864b360;
T_0 ;
    %wait E_00000125b8688bf0;
    %load/vec4 v00000125b864b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000125b864b910_0, 0;
T_0.0 ;
    %load/vec4 v00000125b8663190_0;
    %load/vec4 v00000125b864af80_0;
    %and;
    %assign/vec4 v00000125b864bf10_0, 1;
    %load/vec4 v00000125b864b910_0;
    %load/vec4 v00000125b864af80_0;
    %inv;
    %and;
    %assign/vec4 v00000125b864b870_0, 2;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000125b864b360;
T_1 ;
    %wait E_00000125b8688cf0;
    %load/vec4 v00000125b864b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000125b864b910_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000125b864bf10_0;
    %load/vec4 v00000125b864b870_0;
    %or;
    %store/vec4 v00000125b864ba50_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000125b864ba50_0;
    %store/vec4 v00000125b864b910_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000125b864b1d0;
T_2 ;
    %vpi_call 2 22 "$dumpfile", "DLatch_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000125b864b1d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000125b8662db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 27 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000125b8662db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 30 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 32 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 34 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 36 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 38 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 40 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 42 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000125b8662b30_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 44 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v00000125b8662db0_0, v00000125b864baf0_0, v00000125b8662b30_0, v00000125b8662d10_0 {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000125b864b1d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000125b864baf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000125b8662e50_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000125b8662e50_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 4, 0;
    %load/vec4 v00000125b864baf0_0;
    %inv;
    %store/vec4 v00000125b864baf0_0, 0, 1;
    %load/vec4 v00000125b8662e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000125b8662e50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ImprovedDLatch.v";
