
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 13.4 EDK_O.87xd
* DO NOT EDIT.
*
* Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xuartlite.h"

/*
* The configuration table for devices
*/

XUartLite_Config XUartLite_ConfigTable[] =
{
	{
		XPAR_MDM_0_DEVICE_ID,
		XPAR_MDM_0_BASEADDR,
		XPAR_MDM_0_BAUDRATE,
		XPAR_MDM_0_USE_PARITY,
		XPAR_MDM_0_ODD_PARITY,
		XPAR_MDM_0_DATA_BITS
	},
	{
		XPAR_RS232_UART_1_DEVICE_ID,
		XPAR_RS232_UART_1_BASEADDR,
		XPAR_RS232_UART_1_BAUDRATE,
		XPAR_RS232_UART_1_USE_PARITY,
		XPAR_RS232_UART_1_ODD_PARITY,
		XPAR_RS232_UART_1_DATA_BITS
	},
	{
		XPAR_RS232_UART_2_DEVICE_ID,
		XPAR_RS232_UART_2_BASEADDR,
		XPAR_RS232_UART_2_BAUDRATE,
		XPAR_RS232_UART_2_USE_PARITY,
		XPAR_RS232_UART_2_ODD_PARITY,
		XPAR_RS232_UART_2_DATA_BITS
	}
};


