read -sv run_verilog_mid/adder_32b_10_92_af9e7a2c04fd4dc7d4b87f2bf500fe22.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_92_af9e7a2c04fd4dc7d4b87f2bf500fe22_yosys.v
