Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 29 17:10:29 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3933 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.360        0.000                      0                  498        0.134        0.000                      0                  498        3.000        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}     40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 19.861}     39.722          25.175          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          32.360        0.000                      0                  229        0.134        0.000                      0                  229       19.500        0.000                       0                    95  
  clk_vga_design_1_clk_wiz_0_0          33.325        0.000                      0                  269        0.228        0.000                      0                  269       19.361        0.000                       0                    97  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.360ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.826ns (40.797%)  route 4.101ns (59.203%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.751     4.667    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.592    37.161    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
                         clock pessimism              0.489    37.649    
                         clock uncertainty           -0.098    37.551    
    SLICE_X78Y67         FDSE (Setup_fdse_C_S)       -0.524    37.027    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         37.027    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 32.360    

Slack (MET) :             32.360ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.826ns (40.797%)  route 4.101ns (59.203%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.751     4.667    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.592    37.161    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
                         clock pessimism              0.489    37.649    
                         clock uncertainty           -0.098    37.551    
    SLICE_X78Y67         FDSE (Setup_fdse_C_S)       -0.524    37.027    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         37.027    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 32.360    

Slack (MET) :             32.455ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.826ns (40.797%)  route 4.101ns (59.203%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.751     4.667    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X79Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.592    37.161    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
                         clock pessimism              0.489    37.649    
                         clock uncertainty           -0.098    37.551    
    SLICE_X79Y67         FDSE (Setup_fdse_C_S)       -0.429    37.122    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 32.455    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.846%)  route 3.927ns (58.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.395     1.589    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.055     2.768    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.892 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.900     3.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.916 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.578     4.493    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.593    37.162    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y66         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/C
                         clock pessimism              0.489    37.650    
                         clock uncertainty           -0.098    37.552    
    SLICE_X78Y66         FDSE (Setup_fdse_C_S)       -0.524    37.028    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 32.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603    -0.811    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.053    -0.617    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.874    -1.237    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.439    -0.798    
    SLICE_X83Y62         FDRE (Hold_fdre_C_D)         0.047    -0.751    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604    -0.810    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.583    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[4]
    SLICE_X83Y61         LUT3 (Prop_lut3_I0_O)        0.048    -0.535 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.535    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[5]_i_1_n_0
    SLICE_X83Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[5]/C
                         clock pessimism              0.438    -0.797    
    SLICE_X83Y61         FDRE (Hold_fdre_C_D)         0.107    -0.690    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y59         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.255    -0.417    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.758    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.575    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.794%)  route 0.264ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y59         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.264    -0.408    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.758    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.575    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.478%)  route 0.124ns (39.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.594    -0.820    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.679 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/Q
                         net (fo=57, routed)          0.124    -0.555    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in
    SLICE_X78Y67         LUT2 (Prop_lut2_I1_O)        0.048    -0.507 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[14]_i_1_n_0
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.864    -1.247    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
                         clock pessimism              0.440    -0.807    
    SLICE_X78Y67         FDSE (Hold_fdse_C_D)         0.131    -0.676    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603    -0.811    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.647 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.099    -0.548    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[22]
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.874    -1.237    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/C
                         clock pessimism              0.441    -0.796    
    SLICE_X83Y62         FDRE (Hold_fdre_C_D)         0.072    -0.724    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.594    -0.820    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.679 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/Q
                         net (fo=57, routed)          0.124    -0.555    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in
    SLICE_X78Y67         LUT2 (Prop_lut2_I1_O)        0.045    -0.510 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.510    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[13]_i_1_n_0
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.864    -1.247    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y67         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
                         clock pessimism              0.440    -0.807    
    SLICE_X78Y67         FDSE (Hold_fdse_C_D)         0.120    -0.687    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.618%)  route 0.305ns (68.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604    -0.810    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y60         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.305    -0.364    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[4]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.736    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.553    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.170%)  route 0.266ns (61.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X80Y59         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.266    -0.383    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.758    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.575    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603    -0.811    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.555    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[10]
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.874    -1.237    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.439    -0.798    
    SLICE_X83Y62         FDRE (Hold_fdre_C_D)         0.046    -0.752    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y24     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X78Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X78Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X78Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y61     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y66     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 1.740ns (28.960%)  route 4.268ns (71.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.573     3.619    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X54Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X54Y91         FDRE (Setup_fdre_C_CE)      -0.169    36.944    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         36.944    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 1.740ns (28.960%)  route 4.268ns (71.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.573     3.619    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X54Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X54Y91         FDRE (Setup_fdre_C_CE)      -0.169    36.944    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                         36.944    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.511ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.740ns (30.072%)  route 4.046ns (69.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.351     3.397    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.205    36.908    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 33.511    

Slack (MET) :             33.511ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.740ns (30.072%)  route 4.046ns (69.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.351     3.397    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.205    36.908    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 33.511    

Slack (MET) :             33.511ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.740ns (30.072%)  route 4.046ns (69.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.351     3.397    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.205    36.908    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 33.511    

Slack (MET) :             33.511ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.740ns (30.072%)  route 4.046ns (69.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.351     3.397    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.205    36.908    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 33.511    

Slack (MET) :             33.511ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.740ns (30.072%)  route 4.046ns (69.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.351     3.397    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X53Y91         FDRE (Setup_fdre_C_CE)      -0.205    36.908    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 33.511    

Slack (MET) :             33.511ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.740ns (30.072%)  route 4.046ns (69.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.351     3.397    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X53Y91         FDRE (Setup_fdre_C_CE)      -0.205    36.908    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 33.511    

Slack (MET) :             33.564ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.740ns (30.160%)  route 4.029ns (69.840%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.334     3.380    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X54Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X54Y92         FDRE (Setup_fdre_C_CE)      -0.169    36.944    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         36.944    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 33.564    

Slack (MET) :             33.564ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.740ns (30.160%)  route 4.029ns (69.840%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 36.794 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.632    -2.389    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          2.025     0.092    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.216 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_105_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.766 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_44_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.923 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_16/CO[1]
                         net (fo=2, routed)           0.989     1.912    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp6_in
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.329     2.241 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.680     2.921    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.334     3.380    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X54Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.503    36.794    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.417    37.211    
                         clock uncertainty           -0.098    37.113    
    SLICE_X54Y92         FDRE (Setup_fdre_C_CE)      -0.169    36.944    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         36.944    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 33.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.568    -0.846    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.608    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.045    -0.563 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.563    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.500 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.500    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[11]
    SLICE_X41Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.840    -1.271    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.105    -0.728    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.568    -0.846    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/Q
                         net (fo=2, routed)           0.097    -0.608    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]
    SLICE_X41Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.563 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.563    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_5_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.500 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.500    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[15]
    SLICE_X41Y94         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.840    -1.271    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105    -0.728    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.567    -0.847    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.609    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.564 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    -0.564    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_5__2_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.501 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.501    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[3]
    SLICE_X41Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.839    -1.272    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y91         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.105    -0.729    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.938%)  route 0.097ns (28.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.567    -0.847    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/Q
                         net (fo=2, routed)           0.097    -0.609    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.564 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.564    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.501 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.501    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[7]
    SLICE_X41Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.839    -1.272    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.105    -0.729    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.568    -0.846    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/Q
                         net (fo=2, routed)           0.098    -0.607    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]
    SLICE_X41Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.562 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000    -0.562    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_8_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.492 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.492    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[12]
    SLICE_X41Y94         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.840    -1.271    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105    -0.728    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.568    -0.846    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y95         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.607    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.562 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    -0.562    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.492 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.492    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[16]
    SLICE_X41Y95         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.840    -1.271    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.105    -0.728    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.568    -0.846    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.607    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.045    -0.562 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    -0.562    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_8_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.492 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.492    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[8]
    SLICE_X41Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.840    -1.271    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.105    -0.728    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.341%)  route 0.098ns (27.659%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.567    -0.847    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/Q
                         net (fo=2, routed)           0.098    -0.608    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.563 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    -0.563    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_8_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.493 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.493    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[4]
    SLICE_X41Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.839    -1.272    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X41Y92         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.105    -0.729    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.567    -0.847    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/Q
                         net (fo=2, routed)           0.170    -0.535    design_1_i/VGA_TOP_1/U0/vga_timing_inst/vga_V_sync
    SLICE_X39Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.490 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.490    design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_i_1_n_0
    SLICE_X39Y90         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.839    -1.272    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/C
                         clock pessimism              0.425    -0.847    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.091    -0.756    design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.568    -0.846    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.555    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]
    SLICE_X42Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.445 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.445    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_i_1_n_5
    SLICE_X42Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.838    -1.273    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X54Y92     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X54Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X53Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X54Y92     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y94     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y94     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y94     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y94     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y95     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y95     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y95     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y91     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y92     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y92     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



