
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.28-s017_1, built Mon Mar 20 11:28:11 PDT 2017
Options:	
Date:		Wed Jul  5 15:34:16 2017
Host:		s2424.it.kth.se (x86_64 w/Linux 2.6.18-417.el5) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file ./enc.tcl
<CMD> setCheckMode -tapeOut true
<CMD> setDelayCalMode -siAware false
<CMD> setGenerateViaMode -auto true
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> suppressMessage IMPFP-3961
<CMD> suppressMessage TECHLIB-436
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_C18A6  CORELIB  }
<CMD> set init_verilog ../VERILOG/sar5_synth.v
<CMD> set init_top_cell sar5
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file ../CONFIG/ac18_sar5_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD> set init_io_file {}
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded}
---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> setGenerateViaMode -auto true
<CMD> setDesignMode -process 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   rc_corner        : ams_rc_corner_maxCaR
---#   rc_corner        : ams_rc_corner_minCaR
---#   rc_corner        : ams_rc_corner_maxCaR2
---#   rc_corner        : ams_rc_corner_minCaR2
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: func_min2  # Constraint-Mode: func # Corner: corner_min2
---#          #  Name: func_max2  # Constraint-Mode: func # Corner: corner_max2
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#          #  Name: test_min2  # Constraint-Mode: test # Corner: corner_min2
---#          #  Name: test_max2  # Constraint-Mode: test # Corner: corner_max2
---#
---# use following command to show analysis view definitions
         report_analysis_view 

ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Reading tech data from OA library 'TECH_C18A6' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.

viaInitial starts at Wed Jul  5 15:35:03 2017
viaInitial ends at Wed Jul  5 15:35:03 2017
Loading view definition file from ../CONFIG/ac18_sar5_mmmc.view
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.83min, fe_mem=517.7M) ***
*** Begin netlist parsing (mem=517.7M) ***
Created 483 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../VERILOG/sar5_synth.v'

*** Memory Usage v#1 (Current mem = 517.746M, initial mem = 151.129M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=517.7M) ***
Set top cell to sar5.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sar5 ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 36 stdCell insts.

*** Memory Usage v#1 (Current mem = 555.504M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
**WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 24576 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/sar5_test.sdc' ...
Current (total cpu=0:00:11.7, real=0:00:50.0, peak res=279.5M, current mem=674.2M)
sar5
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/sar5_test.sdc, Line 22).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/sar5_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/sar5_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=296.2M, current mem=691.4M)
Current (total cpu=0:00:11.7, real=0:00:50.0, peak res=296.2M, current mem=691.4M)
Reading timing constraints file '../CONSTRAINTS/sar5_func.sdc' ...
Current (total cpu=0:00:11.7, real=0:00:50.0, peak res=296.3M, current mem=691.4M)
sar5
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/sar5_func.sdc, Line 22).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/sar5_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/sar5_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=296.6M, current mem=692.8M)
Current (total cpu=0:00:11.8, real=0:00:50.0, peak res=296.6M, current mem=692.8M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 63 warning(s), 0 error(s)

<CMD> setCTSMode -bottomPreferredLayer 1
<CMD> setMaxRouteLayer 5
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> checkDesign -all -outDir ../REPORTS/checkDesignDbSetup
Creating directory ../REPORTS/checkDesignDbSetup.
Estimated cell power/ground rail width = 0.630 um
Begin checking placement ... (start mem=699.1M, init mem=699.1M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 36          
Placement Density:81.22%(866/1067)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=699.1M)
############################################################################
# Innovus Netlist Design Rule Check
# Wed Jul  5 15:35:07 2017

############################################################################
Design: sar5

------ Design Summary:
Total Standard Cell Number   (cells) : 36
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 866.48
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 36
Number of Nets                 : 51
Average number of Pins per Net : 2.84
Maximum number of Pins in Net  : 9

------ I/O Port summary

Number of Primary I/O Ports    : 8
Number of Input Ports          : 3
Number of Output Ports         : 5
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 8

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 2
Number of High Fanout nets (>50)               : 0
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 8 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file ../REPORTS/checkDesignDbSetup/sar5.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing -verbose  > $filename2
#################################################################################
# Design Stage: PreRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
End delay calculation. (MEM=884.512 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 884.5M) ***
<CMD_INTERNAL> print {#### }
#### 
<CMD_INTERNAL> print {---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/sar5.main.htm}
---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/sar5.main.htm
<CMD_INTERNAL> print {---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/sar5.checkTiming}
---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/sar5.checkTiming
<CMD_INTERNAL> print {#### }
#### 
<CMD> setPreference ConstraintUserXGrid 0.01
<CMD> setPreference ConstraintUserXOffset 0.01
<CMD> setPreference ConstraintUserYGrid 0.01
<CMD> setPreference ConstraintUserYOffset 0.01
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
**WARN: (IMPSYT-3004):	Preference BlockSnapRule for Snap Macros/Blackboxes is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
<CMD> snapFPlanIO -usergrid
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> selectMarker 131.2200 125.6400 141.2200 135.6400 -1 0 0
<CMD> uiSetTool select
<CMD> uiSetTool moveWire
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinblock -isVisible 0
<CMD> setLayerPreference pinstdCell -isVisible 0
<CMD> setLayerPreference pinio -isVisible 0
<CMD> setLayerPreference piniopin -isVisible 0
<CMD> setLayerPreference pinother -isVisible 0
<CMD> setLayerPreference obsblock -isVisible 0
<CMD> setLayerPreference obsstdCell -isVisible 0
<CMD> setLayerPreference obsio -isVisible 0
<CMD> setLayerPreference obsother -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinblock -isSelectable 1
<CMD> setLayerPreference pinstdCell -isSelectable 1
<CMD> setLayerPreference pinio -isSelectable 1
<CMD> setLayerPreference piniopin -isSelectable 1
<CMD> setLayerPreference pinother -isSelectable 1
<CMD> setLayerPreference obsblock -isSelectable 1
<CMD> setLayerPreference obsstdCell -isSelectable 1
<CMD> setLayerPreference obsio -isSelectable 1
<CMD> setLayerPreference obsother -isSelectable 1
<CMD> setLayerPreference layoutObj -isSelectable 1
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> createLib sar5_OADB -attachTech TECH_C18A6 -libPath ../OADB/sar5_OADB
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
Successfully created lib 'sar5_OADB' and attached techfile from library 'TECH_C18A6'.
<CMD> saveDesign -cellview {sar5_OADB sar5 loaded}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: loaded
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/loaded/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 loaded
}
---#   Saved As OA: sar5_OADB sar5 loaded

<CMD> saveDesign sar5_loaded
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {vdd! gnd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 8 -spacing 0.6 -offset 2.52
<CMD> setViaGenMode -symmetrical_via_only true
'setViaGenMode -symmetrical_via_only true' is set by default for this OA design. 
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
<CMD> setViaGenMode -parameterized_via_only true
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 884.5M) ***
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 floorplan}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: floorplan
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/floorplan/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 floorplan
}
---#   Saved As OA: sar5_OADB sar5 floorplan

<CMD> saveDesign sar5_loaded_floorplan
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

test_max func_max test_max2 func_max2 test_typ func_typ test_min func_min test_min2 func_min2
test func
../CONSTRAINTS/sar5_test.sdc
../CONSTRAINTS/sar5_func.sdc
corner_typ corner_min corner_max corner_max2 corner_min2
libs_typ libs_min libs_max

ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
<CMD> getIoFlowFlag
<CMD> deselectAll
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 36864 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 19456 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/sar5_test.sdc' ...
Current (total cpu=0:00:31.1, real=0:18:52, peak res=372.3M, current mem=769.3M)
sar5
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/sar5_test.sdc, Line 22).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/sar5_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/sar5_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=328.8M, current mem=780.5M)
Current (total cpu=0:00:31.2, real=0:18:52, peak res=372.3M, current mem=780.5M)
Reading timing constraints file '../CONSTRAINTS/sar5_func.sdc' ...
Current (total cpu=0:00:31.2, real=0:18:52, peak res=372.3M, current mem=780.5M)
sar5
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/sar5_func.sdc, Line 22).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/sar5_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/sar5_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=329.2M, current mem=780.5M)
Current (total cpu=0:00:31.2, real=0:18:52, peak res=372.3M, current mem=780.5M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=900.371 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 900.4M) ***
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:32.3 mem=900.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 243.417 | 248.157 | 243.417 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_max            | 243.417 | 248.157 | 243.417 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_max            | 243.417 | 248.157 | 243.417 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 810.609375 Mbytes
<CMD> get_propagated_clock -clock clk
  Clock 'clk' is in propagated mode
  Clock 'clk' is in propagated mode
  Clock 'clk' is in propagated mode
  Clock 'clk' is in propagated mode
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17342 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=903.867 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 903.9M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=889.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=890.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=895.0M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=36 (0 fixed + 36 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=46 #term=143 #term/net=3.11, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
stdCell: 36 single + 0 double + 0 multi
Total standard cell length = 0.1719 (mm), area = 0.0009 (mm^2)
Average module density = 0.812.
Density for the design = 0.812.
       = stdcell_area 307 sites (866 um^2) / alloc_area 378 sites (1067 um^2).
Pin Density = 0.3783.
            = total # of pins 143 / total area 378.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.2M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.2M
Iteration  3: Total net bbox = 2.277e-01 (1.41e-01 8.70e-02)
              Est.  stn bbox = 2.465e-01 (1.52e-01 9.44e-02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.2M
Iteration  4: Total net bbox = 4.151e+02 (2.15e+02 2.00e+02)
              Est.  stn bbox = 4.581e+02 (2.37e+02 2.21e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.2M
Iteration  5: Total net bbox = 6.022e+02 (3.51e+02 2.51e+02)
              Est.  stn bbox = 6.524e+02 (3.76e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.2M
Iteration  6: Total net bbox = 1.063e+03 (5.38e+02 5.26e+02)
              Est.  stn bbox = 1.150e+03 (5.80e+02 5.70e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 945.2M
*** cost = 1.063e+03 (5.38e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:41.6 mem=901.1M) ***
Total net bbox length = 1.080e+03 (6.015e+02 4.784e+02) (ext = 4.418e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 36 insts, mean move: 3.50 um, max move: 11.72 um
	Max move on inst (g609): (80.24, 69.07) --> (70.00, 70.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 901.1MB
Summary Report:
Instances move: 36 (out of 36 movable)
Mean displacement: 3.50 um
Max displacement: 11.72 um (Instance: g609) (80.236, 69.073) -> (70, 70.56)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NOR2XL
Total net bbox length = 1.080e+03 (5.820e+02 4.978e+02) (ext = 4.483e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 901.1MB
*** Finished refinePlace (0:00:41.6 mem=901.1M) ***
*** End of Placement (cpu=0:00:08.3, real=0:00:09.0, mem=901.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=901.1M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 5
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=46  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [2, 5]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.108800e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 135
[NR-eagl] Layer2(M2)(V) length: 5.932400e+02um, number of vias: 170
[NR-eagl] Layer3(M3)(H) length: 5.518800e+02um, number of vias: 4
[NR-eagl] Layer4(M4)(V) length: 6.416000e+01um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.209280e+03um, number of vias: 309
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 889.0M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 27 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 placed}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: placed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 148 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/placed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 placed
}
---#   Saved As OA: sar5_OADB sar5 placed

<CMD> saveDesign sar5_loaded_floorplan_power_placed
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan_power_placed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 148 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan_power_placed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:clk across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for clk... 
  clock_tree clk contains 8 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=913.9M, init mem=913.9M)
*info: Placed = 36            
*info: Unplaced = 0           
Placement Density:81.22%(866/1067)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=913.9M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock clk in view func_max
   - SDC clock clk in view test_max
   - SDC clock clk in view func_min
   - SDC clock clk in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.clk/test has been identified as a duplicate of: clk/func
The skew group clk/test has been identified as a duplicate of: clk/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 894.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 5
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=46  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [2, 5]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.108800e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 135
[NR-eagl] Layer2(M2)(V) length: 5.932400e+02um, number of vias: 170
[NR-eagl] Layer3(M3)(H) length: 5.518800e+02um, number of vias: 4
[NR-eagl] Layer4(M4)(V) length: 6.416000e+01um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.209280e+03um, number of vias: 309
[NR-eagl] End Peak syMemory usage = 894.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.02 seconds
setPlaceMode -fp false
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3954.677um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group clk/func:
    Sources:                     pin clk
    Total number of sinks:       8
    Delay constrained sinks:     8
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:00:46.7 mem=982.4M) ***
Total net bbox length = 1.065e+03 (5.190e+02 5.456e+02) (ext = 4.460e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 982.4MB
Summary Report:
Instances move: 0 (out of 36 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.065e+03 (5.190e+02 5.456e+02) (ext = 4.460e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 982.4MB
*** Finished refinePlace (0:00:46.7 mem=982.4M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.799),trunk(nil),top(nil), margined worst slew is leaf(0.799),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 19 candidate Buffer cells
*info: There are 22 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sar5' of instances=36 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 933.156M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
  Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
  Rebuilding timing graph   sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
    skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=0, i=0, cg=0, l=0, total=0
          cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
          gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
          wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
          sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=0, i=0, cg=0, l=0, total=0
    cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
    wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
    sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
    skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=0, i=0, cg=0, l=0, total=0
          cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
          gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
          wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
          sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sar5' of instances=36 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 897.223M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
  Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
  Rebuilding timing graph   sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
    skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.017pF fall=0.015pF).
    Resizing gates: 
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=124.230um, total=124.230um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.804),trunk(nil),top(nil), margined worst slew is leaf(0.804),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Improving insertion delay done.
  Total capacitance is (rise=0.035pF fall=0.033pF), of which (rise=0.018pF fall=0.018pF) is wire, and (rise=0.017pF fall=0.015pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:47.6 mem=974.0M) ***
Total net bbox length = 1.065e+03 (5.190e+02 5.456e+02) (ext = 4.460e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 974.0MB
Summary Report:
Instances move: 0 (out of 28 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.065e+03 (5.190e+02 5.456e+02) (ext = 4.460e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 974.0MB
*** Finished refinePlace (0:00:47.6 mem=974.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:47.6 mem=974.0M) ***
Total net bbox length = 1.065e+03 (5.190e+02 5.456e+02) (ext = 4.460e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 974.0MB
Summary Report:
Instances move: 0 (out of 36 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.065e+03 (5.190e+02 5.456e+02) (ext = 4.460e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 974.0MB
*** Finished refinePlace (0:00:47.6 mem=974.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    45 (unrouted=0, trialRouted=45, noStatus=0, routed=0, fixed=0)
(Not counting 5 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sar5' of instances=36 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 985.316M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 5

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "5" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Jul  5 15:59:02 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 48 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.49 (MB), peak = 885.80 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Jul  5 15:59:02 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jul  5 15:59:02 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         184          49         256    18.75%
#  Metal 2        V         198          45         256    12.50%
#  Metal 3        H         233           0         256     0.00%
#  Metal 4        V         243           0         256     0.00%
#  Metal 5        H         233           0         256     0.00%
#  --------------------------------------------------------------
#  Total                   1092       7.83%  1280     6.25%
#
#  1 nets (1.96%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.37 (MB), peak = 885.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.26 (MB), peak = 885.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.32 (MB), peak = 885.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 45 (skipped).
#Total number of nets in the design = 51.
#
#45 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              45  
#------------------------------------------------
#        Total                  1              45  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 118 um.
#Total half perimeter of net bounding box = 100 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER M3 = 84 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 13
#Up-Via Summary (total 13):
#           
#-----------------------
#  Metal 1            8
#  Metal 2            5
#-----------------------
#                    13 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 103.5
#Average of max src_to_sink distance for priority net 103.5
#Average of ave src_to_sink distance for priority net 81.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.38 (MB), peak = 885.80 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.00 (MB), peak = 885.80 (MB)
#Start Track Assignment.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 115 um.
#Total half perimeter of net bounding box = 100 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 29 um.
#Total wire length on LAYER M3 = 80 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 13
#Up-Via Summary (total 13):
#           
#-----------------------
#  Metal 1            8
#  Metal 2            5
#-----------------------
#                    13 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.89 (MB), peak = 885.80 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.44 (MB)
#Total memory = 742.89 (MB)
#Peak memory = 885.80 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 22.2% of the total area was rechecked for DRC, and 44.4% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.05 (MB), peak = 885.80 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.44 (MB), peak = 885.80 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 138 um.
#Total half perimeter of net bounding box = 100 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 41 um.
#Total wire length on LAYER M3 = 95 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 13
#Up-Via Summary (total 13):
#           
#-----------------------
#  Metal 1            8
#  Metal 2            5
#-----------------------
#                    13 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.40 (MB)
#Total memory = 748.29 (MB)
#Peak memory = 885.80 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.41 (MB)
#Total memory = 748.30 (MB)
#Peak memory = 885.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 22.07 (MB)
#Total memory = 744.42 (MB)
#Peak memory = 885.80 (MB)
#Number of warnings = 40
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jul  5 15:59:02 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       90.000      100.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
       5.000      6.000            1
      -------------------------------------
      
Set FIXED routing status on 1 net(s)
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    45 (unrouted=45, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 5
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 1  numPreroutedWires = 13
[NR-eagl] Read numTotalNets=46  numIgnoredNets=1
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120
[NR-eagl] Rule id 1. Nets 45 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 45 net(s) in layer range [2, 5]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.878400e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.240000e+00um, number of vias: 135
[NR-eagl] Layer2(M2)(V) length: 5.812400e+02um, number of vias: 167
[NR-eagl] Layer3(M3)(H) length: 5.493600e+02um, number of vias: 6
[NR-eagl] Layer4(M4)(V) length: 6.444000e+01um, number of vias: 2
[NR-eagl] Layer5(MT)(H) length: 2.240000e+01um, number of vias: 0
[NR-eagl] Total length: 1.219680e+03um, number of vias: 310
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sar5' of instances=36 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 941.926M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.394),trunk(nil),top(nil), margined worst slew is leaf(0.394),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.462, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1074.09 CPU=0:00:00.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 1074.1M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=0, i=0, cg=0, l=0, total=0
        cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
        gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
        wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
        sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=0, i=0, cg=0, l=0, total=0
        cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
        gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
        wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
        sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=0, i=0, cg=0, l=0, total=0
          cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
          gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
          wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
          sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.802),trunk(nil),top(nil), margined worst slew is leaf(0.802),trunk(nil),top(nil)
          skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.000 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sar5' of instances=36 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 951.828M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
      Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
      Rebuilding timing graph   sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    45 (unrouted=0, trialRouted=45, noStatus=0, routed=0, fixed=0)
(Not counting 5 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
      sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.802),trunk(nil),top(nil), margined worst slew is leaf(0.802),trunk(nil),top(nil)
      skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.000 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------
  Cell type      Count    Area
  -----------------------------
  Buffers          0      0.000
  Inverters        0      0.000
  Clock Gates      0      0.000
  Clock Logic      0      0.000
  All              0      0.000
  -----------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       138.320
  Total      138.320
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.017    0.018    0.035
  Total    0.017    0.018    0.035
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    8      0.017     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk    (none)                   0.802
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    clk/func      0.002     0.002     0.000       0.462         0.000           0.000           0.002        0.000     100% {0.002, 0.002, 0.002}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock clk in view func_max
   - SDC clock clk in view test_max
   - SDC clock clk in view func_min
   - SDC clock clk in view test_min

Setting all clocks to propagated mode.
test func
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=0, i=0, cg=0, l=0, total=0
  cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
  gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.018pF, total=0.018pF
  wire lengths   : top=0.000um, trunk=0.000um, leaf=138.320um, total=138.320um
  sink capacitance : count=8, total=0.017pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.802),trunk(nil),top(nil), margined worst slew is leaf(0.802),trunk(nil),top(nil)
  skew_group clk/func: insertion delay [min=0.002, max=0.002, avg=0.002, sd=0.000], skew [0.000 vs 0.462, 100% {0.002, 0.002, 0.002}] (wid=0.002 ws=0.000) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.002ns, 0.002ns] average 0.002ns std.dev 0.000ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from clk/func to clk/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/func to clk/test (the duplicate skew group).
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 4 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:00:05, real = 0:00:05, mem = 936.7M, totSessionCpu=0:00:49 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1010.05 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1010.1M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctdMain
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 cts}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: cts
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 148 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/cts/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 cts
}
---#   Saved As OA: sar5_OADB sar5 cts

<CMD> saveDesign sar5_loaded_floorplan_power_placed_cts
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan_power_placed_cts
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 148 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan_power_placed_cts/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> get_propagated_clock -clock clk
  Clock 'clk' is in propagated mode
  Clock 'clk' is in propagated mode
  Clock 'clk' is in propagated mode
  Clock 'clk' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=956.1M)
Extraction called for design 'sar5' of instances=36 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 956.098M)
#################################################################################
# Design Stage: PreRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1013.34 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1013.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:52.3 mem=1013.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 242.345 | 247.770 | 242.345 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_max            | 242.345 | 247.770 | 242.345 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_max            | 242.345 | 247.770 | 242.345 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.27 sec
Total Real time: 0.0 sec
Total Memory Usage: 956.097656 Mbytes
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 opt}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: opt
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 148 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/opt/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 opt
}
---#   Saved As OA: sar5_OADB sar5 opt

<CMD> saveDesign sar5_loaded_floorplan_power_placed_cts_opt
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan_power_placed_cts_opt
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 148 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan_power_placed_cts_opt/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
can't read "fillerList": no such variable
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
ambiguous command name "ams": amsAddEndCaps amsAddIOLabels2OA amsAddPortLabels2OA amsAddWellTaps amsAttachDiodeToXPDInputs amsCcopt amsCheckDB amsCheckLog amsCreateVoltusSetupFiles amsCreateVoltusSourceFile amsCts amsDbSetup amsDefIn amsFillcore amsFillperi amsFloorplan amsGetStatus amsGlobalConnect amsGroupSyncFFs amsHelp amsHighlightSyncFFs amsIncrRoute amsOptDesign amsPlace amsPortList amsPortListIO amsPowerRoute amsQuitButtonCB amsRCFactors amsRoute amsSave amsSetAnalysisView amsSetMMMC amsStat amsSynchFFDistance amsTa amsUnfixClockNets amsUserGrid amsVoltusSetup amsWrite amsWriteFinalTiming amsWriteMacroLocation amsWriteSDF3 amsWriteSDF4View amsWriteSDFbtw amsWriteSPEF amsZoomTo
<CMD> setMaxRouteLayer 5
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 776.00 (MB), peak = 885.80 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=961.9M, init mem=961.9M)
*info: Placed = 36            
*info: Unplaced = 0           
Placement Density:81.22%(866/1067)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=961.9M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=961.9M) ***

globalDetailRoute

#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Jul  5 16:22:59 2017
#
#Generating timing data, please wait...
#48 total nets, 1 already routed, 1 will ignore in trialRoute
#Dump tif for version 2.1
End delay calculation. (MEM=1025.11 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 762.42 (MB), peak = 885.80 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_17342.tif.gz ...
#Read in timing information for 8 ports, 36 instances from timing file .timing_file_17342.tif.gz.
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 48 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.75 (MB), peak = 885.80 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Jul  5 16:22:59 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jul  5 16:22:59 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         184          49         256    18.75%
#  Metal 2        V         198          45         256    12.50%
#  Metal 3        H         233           0         256     0.00%
#  Metal 4        V         243           0         256     0.00%
#  Metal 5        H         233           0         256     0.00%
#  --------------------------------------------------------------
#  Total                   1092       7.83%  1280     6.25%
#
#  1 nets (1.96%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.24 (MB), peak = 885.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.64 (MB), peak = 885.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.64 (MB), peak = 885.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
#Total number of routable nets = 46.
#Total number of nets in the design = 51.
#
#45 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              45  
#-----------------------------
#        Total              45  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              45  
#------------------------------------------------
#        Total                  1              45  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1090 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 567 um.
#Total wire length on LAYER M3 = 473 um.
#Total wire length on LAYER M4 = 49 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
#  Metal 1          124
#  Metal 2           59
#  Metal 3            1
#-----------------------
#                   184 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.64 (MB), peak = 885.80 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.25 (MB), peak = 885.80 (MB)
#Start Track Assignment.
#Done with 37 horizontal wires in 1 hboxes and 43 vertical wires in 1 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1151 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 527 um.
#Total wire length on LAYER M3 = 494 um.
#Total wire length on LAYER M4 = 52 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
#  Metal 1          124
#  Metal 2           59
#  Metal 3            1
#-----------------------
#                   184 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.92 (MB), peak = 885.80 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.27 (MB)
#Total memory = 742.92 (MB)
#Peak memory = 885.80 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.02 (MB), peak = 885.80 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.98 (MB), peak = 885.80 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.59 (MB), peak = 885.80 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1187 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 580 um.
#Total wire length on LAYER M3 = 478 um.
#Total wire length on LAYER M4 = 75 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 204
#Up-Via Summary (total 204):
#           
#-----------------------
#  Metal 1          130
#  Metal 2           70
#  Metal 3            4
#-----------------------
#                   204 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.38 (MB)
#Total memory = 747.30 (MB)
#Peak memory = 885.80 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 748.52 (MB), peak = 885.80 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1187 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 580 um.
#Total wire length on LAYER M3 = 478 um.
#Total wire length on LAYER M4 = 75 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 204
#Up-Via Summary (total 204):
#           
#-----------------------
#  Metal 1          130
#  Metal 2           70
#  Metal 3            4
#-----------------------
#                   204 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jul  5 16:23:00 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 748.55 (MB), peak = 885.80 (MB)
#
#Start Post Route Wire Spread.
#Done with 4 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1191 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 580 um.
#Total wire length on LAYER M3 = 482 um.
#Total wire length on LAYER M4 = 75 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 204
#Up-Via Summary (total 204):
#           
#-----------------------
#  Metal 1          130
#  Metal 2           70
#  Metal 3            4
#-----------------------
#                   204 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.05 (MB), peak = 885.80 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1191 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 580 um.
#Total wire length on LAYER M3 = 482 um.
#Total wire length on LAYER M4 = 75 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 204
#Up-Via Summary (total 204):
#           
#-----------------------
#  Metal 1          130
#  Metal 2           70
#  Metal 3            4
#-----------------------
#                   204 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 762.39 (MB), peak = 885.80 (MB)
#CELL_VIEW sar5,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.43 (MB), peak = 885.80 (MB)
#CELL_VIEW sar5,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1191 um.
#Total half perimeter of net bounding box = 1163 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 580 um.
#Total wire length on LAYER M3 = 482 um.
#Total wire length on LAYER M4 = 75 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 204
#Total number of multi-cut vias = 182 ( 89.2%)
#Total number of single cut vias = 22 ( 10.8%)
#Up-Via Summary (total 204):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          19 ( 14.6%)       111 ( 85.4%)        130
#  Metal 2           3 (  4.3%)        67 ( 95.7%)         70
#  Metal 3           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                   22 ( 10.8%)       182 ( 89.2%)        204 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.36 (MB)
#Total memory = 746.27 (MB)
#Peak memory = 885.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -33.77 (MB)
#Total memory = 742.32 (MB)
#Peak memory = 885.80 (MB)
#Number of warnings = 0
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jul  5 16:23:00 2017
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 742.32 (MB), peak = 885.80 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report sar5.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 937.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 92.3M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report sar5.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1033.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 routed}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 routed
}
---#   Saved As OA: sar5_OADB sar5 routed

<CMD> saveDesign sar5_loaded_floorplan_power_placed_cts_opt_routed
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan_power_placed_cts_opt_routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 36 insts; 72 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan_power_placed_cts_opt_routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> addFiller -cell FILLCAPX32 FILLCAPX16 FILLCAPX8 FILLCAPX4 -prefix FILLERCAP
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCAPX32 / prefix FILLERCAP).
*INFO:   Added 0 filler inst  (cell FILLCAPX16 / prefix FILLERCAP).
*INFO:   Added 0 filler inst  (cell FILLCAPX8 / prefix FILLERCAP).
*INFO:   Added 3 filler insts (cell FILLCAPX4 / prefix FILLERCAP).
*INFO: Total 3 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 3 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELLX32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELLX16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELLX8 / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILLCELLX4 / prefix FILLER).
*INFO:   Added 10 filler insts (cell FILLCELLX2 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILLCELLX1 / prefix FILLER).
*INFO: Total 28 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 28 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> panPage 0 1
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report sar5.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1033.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 final}
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 67 insts; 134 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 final
}
---#   Saved As OA: sar5_OADB sar5 final

<CMD> saveDesign sar5_loaded_floorplan_power_placed_cts_opt_routed_final
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan_power_placed_cts_opt_routed_final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are crated in OA database.
Created 67 insts; 134 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan_power_placed_cts_opt_routed_final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> timeDesign -postRoute -expandedViews
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/sar5_17342_w0JIRe.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 956.9M)
Extracted 10.6719% (CPU Time= 0:00:00.0  MEM= 990.9M)
Extracted 20.5534% (CPU Time= 0:00:00.0  MEM= 990.9M)
Extracted 30.4348% (CPU Time= 0:00:00.0  MEM= 990.9M)
Extracted 40.7115% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Extracted 50.5929% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Extracted 60.4743% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Extracted 70.751% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Extracted 80.6324% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Extracted 90.5138% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1022.9M)
Number of Extracted Resistors     : 484
Number of Extracted Ground Cap.   : 503
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 992.887M)
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1031.82 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1031.8M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:01 mem=1031.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 242.257 | 247.737 | 242.257 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_max            | 242.257 | 247.737 | 242.257 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_max            | 242.257 | 247.737 | 242.257 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.25 sec
Total Real time: 0.0 sec
Total Memory Usage: 974.585938 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sar5.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/sar5_17342_w0JIRe.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 972.6M)
Extracted 10.6719% (CPU Time= 0:00:00.0  MEM= 1016.6M)
Extracted 20.5534% (CPU Time= 0:00:00.0  MEM= 1016.6M)
Extracted 30.4348% (CPU Time= 0:00:00.0  MEM= 1016.6M)
Extracted 40.7115% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Extracted 50.5929% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Extracted 60.4743% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Extracted 70.751% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Extracted 80.6324% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Extracted 90.5138% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1049.6M)
Number of Extracted Resistors     : 484
Number of Extracted Ground Cap.   : 503
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1023.605M)
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1031.82 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1031.8M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:01 mem=1031.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.063  |  0.063  |  2.666  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_min            |  0.063  |  0.063  |  2.666  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_min            |  0.063  |  0.063  |  2.666  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 950.890625 Mbytes
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.def.gz', current time is Wed Jul  5 17:12:20 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.def.gz' is written, current time is Wed Jul  5 17:12:20 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:12:20.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:12:20 (2017-Jul-05 15:12:20 GMT) on host
s2424.it.kth.se with pid 19186.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:12:20.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:12:21 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 15.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 15.

INFO (EXTGRMP-195) : Line 200: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 200: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 337: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 337: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 364: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 364: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 392: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 392: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:12:25 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:12:25 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:12:32 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:12:32 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:12:33 2017

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:12:33 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:12:34 2017.

Ending at 2017-Jul-05 17:12:34 (2017-Jul-05 15:12:34 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_jcLVxd/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:14 clock time
 Max (Total) memory used: 374 MB
 Max (CPU) memory used:   340 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 12K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:12:34 (2017-Jul-05 15:12:34 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=950.891).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=978.902 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=978.902).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=978.902 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1033.84 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1033.8M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:23 mem=1033.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 242.353 | 247.772 | 242.353 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.51 sec
Total Real time: 16.0 sec
Total Memory Usage: 976.601562 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.def.gz', current time is Wed Jul  5 17:12:46 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.def.gz' is written, current time is Wed Jul  5 17:12:46 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:12:46.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:12:46 (2017-Jul-05 15:12:46 GMT) on host
s2424.it.kth.se with pid 20528.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:12:46.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:12:46 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 15.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 15.

INFO (EXTGRMP-195) : Line 200: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 200: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 337: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 337: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 364: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 364: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 392: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 392: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:12:51 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:12:51 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:12:57 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:12:57 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:12:58 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:12:58 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:12:59 2017.

Ending at 2017-Jul-05 17:12:59 (2017-Jul-05 15:12:59 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_EMTPgV/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:13 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 13K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:12:59 (2017-Jul-05 15:12:59 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=962.445).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=980.918 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=980.918).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=980.918 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1033.84 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1033.8M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:39 mem=1033.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.061  |  2.709  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 15.46 sec
Total Real time: 17.0 sec
Total Memory Usage: 952.90625 Mbytes
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
*** Begin SPECIAL ROUTE on Wed Jul  5 17:16:02 2017 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/rundir_innovus
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2025.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 483 macros, 21 used
Read in 67 components
  67 core components: 0 unplaced, 67 placed, 0 fixed
Read in 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Read in 8 nets
Read in 3 special nets, 2 routed
Read in 142 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2027.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 via definition ...
 Updating DB with 8 io pins ...

sroute post-processing starts at Wed Jul  5 17:16:02 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Wed Jul  5 17:16:02 2017

sroute post-processing starts at Wed Jul  5 17:16:02 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Wed Jul  5 17:16:02 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 955.12 megs
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report sar5.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 955.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 87.7M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jul  5 17:16:39 2017

Design Name: sar5
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (136.2200, 130.6400)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Jul  5 17:16:39 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.def.gz', current time is Wed Jul  5 17:17:45 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.def.gz' is written, current time is Wed Jul  5 17:17:45 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:17:44.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:17:45 (2017-Jul-05 15:17:45 GMT) on host
s2424.it.kth.se with pid 21918.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:17:44.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:17:45 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:17:50 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:17:50 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:17:56 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:17:56 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:17:57 2017

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:17:57 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:17:58 2017.

Ending at 2017-Jul-05 17:17:58 (2017-Jul-05 15:17:58 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_nPM5ys/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:13 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 13K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:17:58 (2017-Jul-05 15:17:58 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1042.84).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=984.668 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=984.668).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=984.668 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1037.59 CPU=0:00:00.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1037.6M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:48 mem=1037.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.061  |  2.705  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 15.45 sec
Total Real time: 17.0 sec
Total Memory Usage: 957.40625 Mbytes
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 final}
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 29 strips and 22 vias are crated in OA database.
Created 67 insts; 134 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 final
}
---#   Saved As OA: sar5_OADB sar5 final

<CMD> saveDesign sar5_loaded_floorplan_power_placed_cts_opt_routed_final
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'sar5_OADB'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: sar5_loaded_floorplan_power_placed_cts_opt_routed_final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 29 strips and 22 vias are crated in OA database.
Created 67 insts; 134 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/sar5_loaded_floorplan_power_placed_cts_opt_routed_final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> verifyProcessAntenna -reportfile sar5.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: sar5.antenna.rpt
LEF Macro File: sar5.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD_INTERNAL> print {#### Available Functions}
#### Available Functions
<CMD_INTERNAL> print {---#     - amsDbSetup....................... Setup Database - read Config}
---#     - amsDbSetup....................... Setup Database - read Config
<CMD_INTERNAL> print {---#     - amsUserGrid...................... Sets the grid for the IO-Cells}
---#     - amsUserGrid...................... Sets the grid for the IO-Cells
<CMD_INTERNAL> print {---#     - amsGlobalConnect type............ connects global nets: }
---#     - amsGlobalConnect type............ connects global nets: 
<CMD_INTERNAL> print {---#                                               type = core | both}
---#                                               type = core | both
<CMD_INTERNAL> print {---#     - amsAddEndCaps.................... place Caps}
---#     - amsAddEndCaps.................... place Caps
<CMD_INTERNAL> print {---#     - amsSetAnalysisView cond conslist.. set Analysis Views}
---#     - amsSetAnalysisView cond conslist.. set Analysis Views
<CMD_INTERNAL> print {---#     - amsFillcore ...................... places core filler cells}
---#     - amsFillcore ...................... places core filler cells
<CMD_INTERNAL> print {---#     - amsFillperi ...................... places periphery filler cells}
---#     - amsFillperi ...................... places periphery filler cells
<CMD_INTERNAL> print {---#     - amsRoute router................... run routing with: }
---#     - amsRoute router................... run routing with: 
<CMD_INTERNAL> print {---#                                               router = nano|nanodcv|wroute|wroute2(using 2CPUs)}
---#                                               router = nano|nanodcv|wroute|wroute2(using 2CPUs)
<CMD_INTERNAL> print {---#     - amsWrite postfix dir ............. writes GDS, Verilog NL, SPEF, DB}
---#     - amsWrite postfix dir ............. writes GDS, Verilog NL, SPEF, DB
<CMD_INTERNAL> print {---#     - amsWriteSDF4View viewList dir .... write SDF for all analysis views in list}
---#     - amsWriteSDF4View viewList dir .... write SDF for all analysis views in list
<CMD_INTERNAL> print {---#     - amsWriteFinalTiming dir .......... writes final timing data (signoff-SDF,-SPEF,-timingReports)}
---#     - amsWriteFinalTiming dir .......... writes final timing data (signoff-SDF,-SPEF,-timingReports)
<CMD_INTERNAL> print {---#     - amsZoomTo x y .................... zooms to coordinates x y}
---#     - amsZoomTo x y .................... zooms to coordinates x y
<CMD_INTERNAL> print {#### }
#### 
<CMD> add_text -label clk -alignment centerRight -orient R0 -height 5 -layer M3 -pt 0.56 65.8
<CMD> add_text -label comp -alignment centerLeft -orient R90 -height 5 -layer M2 -pt 70.84 130.08
<CMD> add_text -label resetn -alignment centerLeft -orient R90 -height 5 -layer M4 -pt 70.84 130.08
<CMD> add_text -label {out[4]} -alignment centerRight -orient R0 -height 5 -layer M3 -pt 0.56 68.6
<CMD> add_text -label {out[3]} -alignment centerLeft -orient R90 -height 5 -layer M2 -pt 66.92 130.08
<CMD> add_text -label {out[2]} -alignment centerLeft -orient R180 -height 5 -layer M2 -pt 68.6 0.56
<CMD> add_text -label {out[1]} -alignment centerLeft -orient R180 -height 5 -layer M2 -pt 64.12 0.56
<CMD> add_text -label {out[0]} -alignment centerRight -orient R0 -height 5 -layer M3 -pt 0.56 58.52
<CMD_INTERNAL> print {---# 8 Port labels added to OA Database}
---# 8 Port labels added to OA Database
<CMD_INTERNAL> print {---# Run following command to save port labels on purpose label in OA}
---# Run following command to save port labels on purpose label in OA
<CMD_INTERNAL> print {---#    setOaxMode -textPurpose label}
---#    setOaxMode -textPurpose label
<CMD> setOaxMode -textPurpose label
<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 final}
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 29 strips and 22 vias are crated in OA database.
Created 67 insts; 134 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 final
}
---#   Saved As OA: sar5_OADB sar5 final

<CMD_INTERNAL> print {---# Libray sar5_OADB already exists
}
---# Libray sar5_OADB already exists

<CMD> saveDesign -cellview {sar5_OADB sar5 final}
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
----- oaOut ---------------------------
Saving OA database: Lib: sar5_OADB, Cell: sar5, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 29 strips and 22 vias are crated in OA database.
Created 67 insts; 134 instTerms; 51 nets; 165 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/SAR5/PLACE_ROUTE/OADB/sar5_OADB/sar5/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: sar5_OADB sar5 final
}
---#   Saved As OA: sar5_OADB sar5 final

<CMD> defOut -floorplan -netlist -routing ../FINALDATA/last/sar5_final.def
Writing DEF file '../FINALDATA/last/sar5_final.def', current time is Wed Jul  5 17:28:19 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../FINALDATA/last/sar5_final.def' is written, current time is Wed Jul  5 17:28:19 2017 ...
<CMD> streamOut ../FINALDATA/last/sar5_final_fe.gds -mapFile ../SNW/gds2.map -libName DesignLib -structureName sar5 -attachInstanceName 13 -attachNetName 13 -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    7                                 PC
    14                                CA
    15                                M1
    16                                V1
    17                                M2
    18                                V2
    19                                M3
    20                                V3
    21                                M4
    22                                V4
    25                                MT
    127                               FT
    53                                AM
    7                                 PC
    15                                M1
    17                                M2
    19                                M3
    21                                M4
    25                                MT
    53                                AM


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                             67

Ports/Pins                             5
    metal layer M2                     3
    metal layer M3                     2

Nets                                 276
    metal layer M1                    33
    metal layer M2                   174
    metal layer M3                    67
    metal layer M4                     2

    Via Instances                    204

Special Nets                          27
    metal layer M1                    24
    metal layer M2                     3

    Via Instances                     22

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   5
    metal layer M2                     3
    metal layer M3                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD_INTERNAL> print {---# 8 Ports found}
---# 8 Ports found
<CMD_INTERNAL> print {---# Port File written: ../FINALDATA/last/sar5.ports}
---# Port File written: ../FINALDATA/last/sar5.ports
<CMD> saveNetlist ../FINALDATA/last/sar5_final.v
Writing Netlist "../FINALDATA/last/sar5_final.v" ...
<CMD> saveNetlist ../FINALDATA/last/sar5_final_fillcap.v -excludeLeafCell -includePhysicalInst -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/sar5_final_fillcap.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist ../FINALDATA/last/sar5_final_fillcap_pg.v -excludeLeafCell -includePhysicalInst -includePowerGround -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/sar5_final_fillcap_pg.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (sar5).
<CMD> setExtractRCMode -engine postRoute -effortLevel high
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQRC) Extraction in Multi-Corner mode called for design 'sar5'. Number of corners is 2.
No IQRC parasitic data in Innovus. Going for full-chip extraction.
IQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQRC Extraction engine initialization using 2 tech files:
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile at temperature 150C & 
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile at temperature -50C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 15.1.4-s213
---------------------------------------------------------------------
             Copyright 2016 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2017-Jul-05 17:28:19 (2017-Jul-05 15:28:19 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/iqrc_tmp_17342_zxFZUo/.qrctemp/CceRCGEN0tch17342

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/iqrc_tmp_17342_zxFZUo/.qrctemp/CceRCGEN0tch17342

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
Reading layer map file '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQRC Extraction engine initialized successfully.

Dumping IQRC extraction options in file 'extLogDir/IQRC_05-Jul-2017_17:28:19_17342_z054hr/extr.sar5.extraction_options.log'.
Initialization for IQRC Fullchip Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1005.086M)

Geometry processing of Gray and Metal fill STARTED................ DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1005.090M)
Geometry processing of nets STARTED.................... DONE (NETS: 46  Geometries: 619  CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1005.094M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 46  CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1045.590M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 475
Number of Extracted Ground Caps   : 525
Number of Extracted Coupling Caps : Not applicable in decoupled mode.
Parasitic Network Creation DONE (Nets: 46  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1075.602M)

IQRC Extraction engine is being closed... 
IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1075.598M)
<CMD> rcOut -spef ../FINALDATA/last/sar5_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1075.6M)
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
**WARN: (IMPEXT-1285):	The data for incremental TQRC/IQRC extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next TQRC/IQRC extraction run to be full chip.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.def.gz', current time is Wed Jul  5 17:28:21 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.def.gz' is written, current time is Wed Jul  5 17:28:21 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:28:21.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:28:21 (2017-Jul-05 15:28:21 GMT) on host
s2424.it.kth.se with pid 23428.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:28:21.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:28:21 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:28:26 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:28:26 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:28:32 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:28:32 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:28:33 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:28:33 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:28:34 2017.

Ending at 2017-Jul-05 17:28:34 (2017-Jul-05 15:28:34 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Pw2FvM/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:13 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 13K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:28:34 (2017-Jul-05 15:28:34 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1075.6).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=1019.3 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1019.3).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=1019.3 CPU=0:00:00.0 REAL=0:00:01.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/sar5_final_qrc.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1019.3M)
<CMD_INTERNAL> print {####    Saved data
}
####    Saved data

<CMD_INTERNAL> print {---# Save directory: ../FINALDATA/last}
---# Save directory: ../FINALDATA/last
<CMD_INTERNAL> print {---# DEF           : ../FINALDATA/last/sar5_final.def}
---# DEF           : ../FINALDATA/last/sar5_final.def
<CMD_INTERNAL> print {---# GDSII         : ../FINALDATA/last/sar5_final_fe.gds}
---# GDSII         : ../FINALDATA/last/sar5_final_fe.gds
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/sar5_final.v}
---# VerilogNL     : ../FINALDATA/last/sar5_final.v
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/sar5_final_fillcap.v (includes FILLCAPs)}
---# VerilogNL     : ../FINALDATA/last/sar5_final_fillcap.v (includes FILLCAPs)
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/sar5_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)}
---# VerilogNL     : ../FINALDATA/last/sar5_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)
<CMD_INTERNAL> print {---# Encounter SPEF: ../FINALDATA/last/sar5_final.spef}
---# Encounter SPEF: ../FINALDATA/last/sar5_final.spef
<CMD_INTERNAL> print {---# QRC SPEF      : ../FINALDATA/last/sar5_final_qrc.spef}
---# QRC SPEF      : ../FINALDATA/last/sar5_final_qrc.spef
<CMD_INTERNAL> print {---# Port List     : ../FINALDATA/last/sar5.ports}
---# Port List     : ../FINALDATA/last/sar5.ports
<CMD_INTERNAL> print {#### 
}
#### 

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 19456 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcjzUG7g/modes/test/test.sdc' ...
Current (total cpu=0:04:11, real=1:58:34, peak res=512.2M, current mem=964.6M)
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=445.6M, current mem=974.3M)
Current (total cpu=0:04:11, real=1:58:34, peak res=512.2M, current mem=974.3M)
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcjzUG7g/modes/func/func.sdc' ...
Current (total cpu=0:04:11, real=1:58:34, peak res=512.2M, current mem=974.3M)
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=445.9M, current mem=974.3M)
Current (total cpu=0:04:11, real=1:58:34, peak res=512.2M, current mem=974.3M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.def.gz', current time is Wed Jul  5 17:32:50 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.def.gz' is written, current time is Wed Jul  5 17:32:50 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:32:50.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:32:50 (2017-Jul-05 15:32:50 GMT) on host
s2424.it.kth.se with pid 24887.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:32:50.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:32:51 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:32:54 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:32:54 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:33:00 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:33:00 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:33:01 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:33:01 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:33:02 2017.

Ending at 2017-Jul-05 17:33:02 (2017-Jul-05 15:33:02 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_JBMX18/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 14K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:33:02 (2017-Jul-05 15:33:02 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=980.316).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=974.316 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef -rc_corner ams_rc_corner_minCaR
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR, Operating temperature -50 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 981.4M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/min
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.def.gz', current time is Wed Jul  5 17:33:03 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.def.gz' is written, current time is Wed Jul  5 17:33:03 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:33:03.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:33:03 (2017-Jul-05 15:33:03 GMT) on host
s2424.it.kth.se with pid 26127.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:33:03.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:33:03 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:33:07 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:33:07 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:33:13 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:33:13 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:33:14 2017

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:33:14 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:33:15 2017.

Ending at 2017-Jul-05 17:33:15 (2017-Jul-05 15:33:15 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_6FsLfs/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 14K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:33:15 (2017-Jul-05 15:33:15 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=981.371).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=974.316 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1019.98 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1020.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:04:38 mem=1022.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_min test_min 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 244.294 | 249.068 | 244.294 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/min
Total CPU time: 14.23 sec
Total Real time: 14.0 sec
Total Memory Usage: 1021.976562 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/min
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:27 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.061  |  2.705  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_min            |  0.061  |  0.061  |  2.705  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_min            |  0.061  |  0.061  |  2.705  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/min
Total CPU time: 0.06 sec
Total Real time: 0.0 sec
Total Memory Usage: 1008.8125 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1073.17 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1073.2M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_func_min.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1073.17 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1073.2M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_test_min.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_test_min.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_maxCaR' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcPolJSq/modes/test/test.sdc' ...
Current (total cpu=0:04:39, real=1:59:02, peak res=512.2M, current mem=945.3M)
sar5
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=447.3M, current mem=955.0M)
Current (total cpu=0:04:39, real=1:59:02, peak res=512.2M, current mem=955.0M)
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcPolJSq/modes/func/func.sdc' ...
Current (total cpu=0:04:39, real=1:59:02, peak res=512.2M, current mem=955.0M)
sar5
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=447.6M, current mem=955.0M)
Current (total cpu=0:04:39, real=1:59:02, peak res=512.2M, current mem=955.0M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.def.gz', current time is Wed Jul  5 17:33:19 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.def.gz' is written, current time is Wed Jul  5 17:33:19 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:33:18.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:33:19 (2017-Jul-05 15:33:19 GMT) on host
s2424.it.kth.se with pid 27400.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:33:18.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:33:19 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:33:23 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:33:23 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:33:29 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:33:29 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:33:29 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:33:29 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:33:30 2017.

Ending at 2017-Jul-05 17:33:30 (2017-Jul-05 15:33:30 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HC5cH3/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:33:30 (2017-Jul-05 15:33:30 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=963.02).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=975.027 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef -rc_corner ams_rc_corner_maxCaR
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR, Operating temperature 150 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 982.1M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/max
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.def.gz', current time is Wed Jul  5 17:33:32 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.def.gz' is written, current time is Wed Jul  5 17:33:32 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:33:31.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:33:32 (2017-Jul-05 15:33:32 GMT) on host
s2424.it.kth.se with pid 28626.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:33:31.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:33:32 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:33:36 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:33:36 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:33:42 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:33:42 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:33:42 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:33:42 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:33:43 2017.

Ending at 2017-Jul-05 17:33:43 (2017-Jul-05 15:33:43 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_2cmfQX/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:33:43 (2017-Jul-05 15:33:43 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=982.082).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=975.027 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1078.92 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1078.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:05:05 mem=1078.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 242.344 | 247.771 | 242.344 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/max
Total CPU time: 13.29 sec
Total Real time: 14.0 sec
Total Memory Usage: 1023.679688 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/max
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:51 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_max test_max 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.356  |  0.356  |  2.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_max            |  0.356  |  0.356  |  2.618  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_max            |  0.356  |  0.356  |  2.618  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/max
Total CPU time: 0.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 1010.273438 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1075.62 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1075.6M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_func_max.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_func_max.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max
}
---# Analysis View: test_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1094.7 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1094.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_test_max.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_test_max.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-typical.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [6].
Decrypted 22528 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-typical/qrcTechFile'
 
 Analysis View: test_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-typical/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_typ' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_TYP.lib' ...
Read 483 cells in library 'ac18_CORELIB_TYP' 
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcDbDJNX/modes/test/test.sdc' ...
Current (total cpu=0:05:07, real=1:59:32, peak res=512.2M, current mem=959.8M)
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=467.9M, current mem=969.6M)
Current (total cpu=0:05:07, real=1:59:32, peak res=512.2M, current mem=969.6M)
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcDbDJNX/modes/func/func.sdc' ...
Current (total cpu=0:05:07, real=1:59:32, peak res=512.2M, current mem=969.6M)
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=468.2M, current mem=969.6M)
Current (total cpu=0:05:07, real=1:59:32, peak res=512.2M, current mem=969.6M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.def.gz', current time is Wed Jul  5 17:33:49 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.def.gz' is written, current time is Wed Jul  5 17:33:49 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:33:48.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:33:49 (2017-Jul-05 15:33:49 GMT) on host
s2424.it.kth.se with pid 29912.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:33:48.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:33:49 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:33:53 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:33:53 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:33:59 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:33:59 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:33:59 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:33:59 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:34:00 2017.

Ending at 2017-Jul-05 17:34:00 (2017-Jul-05 15:34:00 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_aEIbYg/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 378 MB
 Max (CPU) memory used:   344 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:34:00 (2017-Jul-05 15:34:00 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_typ:
Start spef parsing (MEM=979.551).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=991.559 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef -rc_corner ams_rc_corner_typ
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_typ, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 998.6M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/typ
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.def.gz', current time is Wed Jul  5 17:34:02 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.def.gz' is written, current time is Wed Jul  5 17:34:02 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:34:01.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:34:02 (2017-Jul-05 15:34:02 GMT) on host
s2424.it.kth.se with pid 31162.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:34:01.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:34:02 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:34:06 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:34:06 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:34:12 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:34:12 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:34:12 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:34:12 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:34:13 2017.

Ending at 2017-Jul-05 17:34:13 (2017-Jul-05 15:34:13 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_HANuvY/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:34:13 (2017-Jul-05 15:34:13 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_typ:
Start spef parsing (MEM=998.613).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=991.559 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1093.45 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1093.4M) ***
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:05:33 mem=1093.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_typ test_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 243.662 | 248.688 | 243.662 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/typ
Total CPU time: 13.58 sec
Total Real time: 15.0 sec
Total Memory Usage: 1038.210938 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/typ
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:15 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_typ test_typ 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.151  |  0.151  |  2.660  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_typ            |  0.151  |  0.151  |  2.660  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_typ            |  0.151  |  0.151  |  2.660  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/typ
Total CPU time: 0.08 sec
Total Real time: 0.0 sec
Total Memory Usage: 1024.054688 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_typ
}
---# Analysis View: func_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1089.41 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1089.4M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_func_typ.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_func_typ.sdf

<CMD_INTERNAL> print {---# Analysis View: test_typ
}
---# Analysis View: test_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1089.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1089.4M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_test_typ.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_test_typ.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR2 [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR2 [6].
Decrypted 32768 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min2
    RC-Corner Name        : ams_rc_corner_maxCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_min2
    RC-Corner Name        : ams_rc_corner_maxCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_maxCaR2' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcyzpQNV/modes/test/test.sdc' ...
Current (total cpu=0:05:34, real=2:00:01, peak res=512.2M, current mem=960.0M)
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=470.1M, current mem=969.7M)
Current (total cpu=0:05:34, real=2:00:01, peak res=512.2M, current mem=969.7M)
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcyzpQNV/modes/func/func.sdc' ...
Current (total cpu=0:05:34, real=2:00:01, peak res=512.2M, current mem=969.7M)
sar5
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=470.4M, current mem=969.7M)
Current (total cpu=0:05:34, real=2:00:01, peak res=512.2M, current mem=969.7M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.def.gz', current time is Wed Jul  5 17:34:18 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.def.gz' is written, current time is Wed Jul  5 17:34:18 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:34:17.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR2" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:34:18 (2017-Jul-05 15:34:18 GMT) on host
s2424.it.kth.se with pid 32448.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:34:17.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:34:18 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:34:22 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:34:22 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:34:28 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:34:28 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:34:28 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:34:28 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:34:29 2017.

Ending at 2017-Jul-05 17:34:29 (2017-Jul-05 15:34:29 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_KUZ70p/_qrc_techdir/ams_rc_corner_maxCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 403 MB
 Max (CPU) memory used:   367 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:34:29 (2017-Jul-05 15:34:29 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR2:
Start spef parsing (MEM=977.73).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=989.738 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef -rc_corner ams_rc_corner_maxCaR2
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR2, Operating temperature -50 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 996.8M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/min2
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.def.gz', current time is Wed Jul  5 17:34:31 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.def.gz' is written, current time is Wed Jul  5 17:34:31 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:34:30.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR2" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:34:31 (2017-Jul-05 15:34:31 GMT) on host
s2424.it.kth.se with pid 1246.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:34:30.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:34:31 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:34:35 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:34:35 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:34:40 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:34:40 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:34:41 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:34:41 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:34:42 2017.

Ending at 2017-Jul-05 17:34:42 (2017-Jul-05 15:34:42 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_Ti9wrM/_qrc_techdir/ams_rc_corner_maxCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:34:42 (2017-Jul-05 15:34:42 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR2:
Start spef parsing (MEM=996.793).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=989.738 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1095.39 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1095.4M) ***
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:06:00 mem=1095.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_min2 test_min2 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 244.286 | 249.067 | 244.286 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/min2
Total CPU time: 13.65 sec
Total Real time: 15.0 sec
Total Memory Usage: 1040.148438 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/min2
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:39 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min2 test_min2 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.061  |  2.699  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_min2           |  0.061  |  0.061  |  2.699  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_min2           |  0.061  |  0.061  |  2.699  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/min2
Total CPU time: 0.07 sec
Total Real time: 0.0 sec
Total Memory Usage: 1025.742188 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min2
}
---# Analysis View: func_min2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1090.1 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1090.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_func_min2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_func_min2.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min2
}
---# Analysis View: test_min2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1090.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1090.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_test_min2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_test_min2.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR2 [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR2 [6].
Decrypted 30720 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max2
    RC-Corner Name        : ams_rc_corner_minCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_max2
    RC-Corner Name        : ams_rc_corner_minCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_minCaR2' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcZTVESh/modes/test/test.sdc' ...
Current (total cpu=0:06:01, real=2:00:30, peak res=512.2M, current mem=960.2M)
sar5
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=472.3M, current mem=969.9M)
Current (total cpu=0:06:01, real=2:00:30, peak res=512.2M, current mem=969.9M)
Reading timing constraints file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/.mmmcZTVESh/modes/func/func.sdc' ...
Current (total cpu=0:06:01, real=2:00:30, peak res=512.2M, current mem=969.9M)
sar5
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=472.6M, current mem=969.9M)
Current (total cpu=0:06:01, real=2:00:30, peak res=512.2M, current mem=969.9M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.def.gz', current time is Wed Jul  5 17:34:47 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.def.gz' is written, current time is Wed Jul  5 17:34:47 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:34:46.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR2" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:34:47 (2017-Jul-05 15:34:47 GMT) on host
s2424.it.kth.se with pid 2633.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:34:46.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:34:47 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:34:51 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:34:51 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:34:57 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:34:57 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:34:57 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:34:57 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:34:58 2017.

Ending at 2017-Jul-05 17:34:58 (2017-Jul-05 15:34:58 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_r8a3J3/_qrc_techdir/ams_rc_corner_minCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:34:58 (2017-Jul-05 15:34:58 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR2:
Start spef parsing (MEM=977.949).
Number of Resistors     : 337
Number of Ground Caps   : 282
Number of Coupling Caps : 0

End spef parsing (MEM=992.957 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef -rc_corner ams_rc_corner_minCaR2
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR2, Operating temperature 150 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 999.0M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/max2
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'sar5' of instances=67 and nets=51 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.def.gz', current time is Wed Jul  5 17:35:00 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.def.gz' is written, current time is Wed Jul  5 17:35:00 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_17342_20170705_17:34:59.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5" \
	 -file_name "sar5" \
	 -temporary_directory_name "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR2" \
	 -technology_library_file "/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Jul-05 17:35:00 (2017-Jul-05 15:35:00 GMT) on host
s2424.it.kth.se with pid 3873.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.cmd
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.cmd"
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_17342_20170705_17:34:59.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "sar5"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jul  5 17:35:00 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.def.gz

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 59: reading VIAS section. Expecting 16.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 208: reading COMPONENTS section. Expecting 67.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 345: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 372: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-195) : Line 435: reading NETS section. Expecting 48.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/qrc.def.gz

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 96%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jul  5 17:35:04 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jul  5 17:35:04 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jul  5 17:35:10 2017.

INFO (EXTHPY-175) : Output generation started at Wed Jul  5 17:35:10 2017.

INFO (EXTGRMP-103) : Output Driver started at: Wed Jul  5 17:35:10 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTGRMP-103) : Output Driver ended at: Wed Jul  5 17:35:10 2017

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jul  5 17:35:11 2017.

Ending at 2017-Jul-05 17:35:11 (2017-Jul-05 15:35:11 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_17342_s2424.it.kth.se_saul_g9syri/tmp_qrc_SPpOA5/_qrc_techdir/ams_rc_corner_minCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 352 MB
 Max (CPU) memory used:   320 MB
 Max Temp-Directory used: 1 MB
 Nets/hour:               172K nets/CPU-hr, 15K nets/clock-hr
 Design data:
    Components:           67
    Phy components:       31
    Nets:                 48
    Unconnected pins:     2
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Jul-05
17:35:11 (2017-Jul-05 15:35:11 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR2:
Start spef parsing (MEM=999.004).
Number of Resistors     : 342
Number of Ground Caps   : 287
Number of Coupling Caps : 0

End spef parsing (MEM=992.957 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1096.85 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1096.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:06:27 mem=1096.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max2 test_max2 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 242.357 | 247.770 | 242.357 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/max2
Total CPU time: 13.55 sec
Total Real time: 15.0 sec
Total Memory Usage: 1041.609375 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/max2
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:03 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_max2 test_max2 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.355  |  0.355  |  2.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|func_max2           |  0.355  |  0.355  |  2.621  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+
|test_max2           |  0.355  |  0.355  |  2.621  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   21    |    8    |   18    |
+--------------------+---------+---------+---------+

Density: 81.217%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/max2
Total CPU time: 0.08 sec
Total Real time: 0.0 sec
Total Memory Usage: 1028.203125 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max2
}
---# Analysis View: func_max2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1092.56 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1092.6M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_func_max2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_func_max2.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max2
}
---# Analysis View: test_max2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: sar5
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1092.56 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1092.6M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/sar5_test_max2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/sar5_test_max2.sdf

<CMD_INTERNAL> print ---#------------------------------------------------------
---#------------------------------------------------------
<CMD_INTERNAL> print {---# Final Timing Files written into: ../FINALDATA/last}
---# Final Timing Files written into: ../FINALDATA/last
<CMD_INTERNAL> print {---#    SDF}
---#    SDF
<CMD_INTERNAL> print {---#    SPEF}
---#    SPEF
<CMD_INTERNAL> print {---#    timingReports}
---#    timingReports

*** Memory Usage v#1 (Current mem = 1084.445M, initial mem = 151.129M) ***
*** Message Summary: 344 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:06:31, real=2:31:16, mem=1084.4M) ---
