--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Traffic_light.twx Traffic_light.ncd -o Traffic_light.twr
Traffic_light.pcf -ucf map.ucf

Design file:              Traffic_light.ncd
Physical constraint file: Traffic_light.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10808 paths analyzed, 468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.276ns.
--------------------------------------------------------------------------------

Paths for end point uut1/uut/ms_reg_20 (SLICE_X18Y40.G1), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/state_reg_FSM_FFd2 (FF)
  Destination:          uut1/uut/ms_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.276ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/state_reg_FSM_FFd2 to uut1/uut/ms_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   uut1/state_reg_FSM_FFd2
                                                       uut1/state_reg_FSM_FFd2
    SLICE_X29Y38.G4      net (fanout=6)        2.704   uut1/state_reg_FSM_FFd2
    SLICE_X29Y38.COUT    Topcyg                1.001   uut1/uut/Mcompar_timeout_cy<1>
                                                       uut1/uut/Mcompar_timeout_lut<1>
                                                       uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y40.G1      net (fanout=67)       3.262   uut1/timeout
    SLICE_X18Y40.CLK     Tgck                  0.892   uut1/uut/ms_reg<21>
                                                       uut1/uut/ms_nxt<20>1
                                                       uut1/uut/ms_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      9.276ns (3.310ns logic, 5.966ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/state_reg_FSM_FFd2 (FF)
  Destination:          uut1/uut/ms_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.038ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/state_reg_FSM_FFd2 to uut1/uut/ms_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   uut1/state_reg_FSM_FFd2
                                                       uut1/state_reg_FSM_FFd2
    SLICE_X29Y39.F3      net (fanout=6)        2.423   uut1/state_reg_FSM_FFd2
    SLICE_X29Y39.COUT    Topcyf                1.162   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_lut<2>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y40.G1      net (fanout=67)       3.262   uut1/timeout
    SLICE_X18Y40.CLK     Tgck                  0.892   uut1/uut/ms_reg<21>
                                                       uut1/uut/ms_nxt<20>1
                                                       uut1/uut/ms_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      9.038ns (3.353ns logic, 5.685ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/uut/seconds_reg_1 (FF)
  Destination:          uut1/uut/ms_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.023 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/uut/seconds_reg_1 to uut1/uut/ms_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y34.XQ      Tcko                  0.592   uut1/uut/seconds_reg<1>
                                                       uut1/uut/seconds_reg_1
    SLICE_X29Y38.F1      net (fanout=3)        1.080   uut1/uut/seconds_reg<1>
    SLICE_X29Y38.COUT    Topcyf                1.162   uut1/uut/Mcompar_timeout_cy<1>
                                                       uut1/uut/Mcompar_timeout_lut<0>1
                                                       uut1/uut/Mcompar_timeout_cy<0>
                                                       uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y40.G1      net (fanout=67)       3.262   uut1/timeout
    SLICE_X18Y40.CLK     Tgck                  0.892   uut1/uut/ms_reg<21>
                                                       uut1/uut/ms_nxt<20>1
                                                       uut1/uut/ms_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (3.472ns logic, 4.342ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point uut1/uut/ms_reg_22 (SLICE_X18Y41.G1), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/state_reg_FSM_FFd2 (FF)
  Destination:          uut1/uut/ms_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.276ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/state_reg_FSM_FFd2 to uut1/uut/ms_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   uut1/state_reg_FSM_FFd2
                                                       uut1/state_reg_FSM_FFd2
    SLICE_X29Y38.G4      net (fanout=6)        2.704   uut1/state_reg_FSM_FFd2
    SLICE_X29Y38.COUT    Topcyg                1.001   uut1/uut/Mcompar_timeout_cy<1>
                                                       uut1/uut/Mcompar_timeout_lut<1>
                                                       uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y41.G1      net (fanout=67)       3.262   uut1/timeout
    SLICE_X18Y41.CLK     Tgck                  0.892   uut1/uut/ms_reg<23>
                                                       uut1/uut/ms_nxt<22>1
                                                       uut1/uut/ms_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      9.276ns (3.310ns logic, 5.966ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/state_reg_FSM_FFd2 (FF)
  Destination:          uut1/uut/ms_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.038ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/state_reg_FSM_FFd2 to uut1/uut/ms_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   uut1/state_reg_FSM_FFd2
                                                       uut1/state_reg_FSM_FFd2
    SLICE_X29Y39.F3      net (fanout=6)        2.423   uut1/state_reg_FSM_FFd2
    SLICE_X29Y39.COUT    Topcyf                1.162   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_lut<2>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y41.G1      net (fanout=67)       3.262   uut1/timeout
    SLICE_X18Y41.CLK     Tgck                  0.892   uut1/uut/ms_reg<23>
                                                       uut1/uut/ms_nxt<22>1
                                                       uut1/uut/ms_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      9.038ns (3.353ns logic, 5.685ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/uut/seconds_reg_1 (FF)
  Destination:          uut1/uut/ms_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.023 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/uut/seconds_reg_1 to uut1/uut/ms_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y34.XQ      Tcko                  0.592   uut1/uut/seconds_reg<1>
                                                       uut1/uut/seconds_reg_1
    SLICE_X29Y38.F1      net (fanout=3)        1.080   uut1/uut/seconds_reg<1>
    SLICE_X29Y38.COUT    Topcyf                1.162   uut1/uut/Mcompar_timeout_cy<1>
                                                       uut1/uut/Mcompar_timeout_lut<0>1
                                                       uut1/uut/Mcompar_timeout_cy<0>
                                                       uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y41.G1      net (fanout=67)       3.262   uut1/timeout
    SLICE_X18Y41.CLK     Tgck                  0.892   uut1/uut/ms_reg<23>
                                                       uut1/uut/ms_nxt<22>1
                                                       uut1/uut/ms_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (3.472ns logic, 4.342ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point uut1/uut/ms_reg_23 (SLICE_X18Y41.F1), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/state_reg_FSM_FFd2 (FF)
  Destination:          uut1/uut/ms_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.271ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/state_reg_FSM_FFd2 to uut1/uut/ms_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   uut1/state_reg_FSM_FFd2
                                                       uut1/state_reg_FSM_FFd2
    SLICE_X29Y38.G4      net (fanout=6)        2.704   uut1/state_reg_FSM_FFd2
    SLICE_X29Y38.COUT    Topcyg                1.001   uut1/uut/Mcompar_timeout_cy<1>
                                                       uut1/uut/Mcompar_timeout_lut<1>
                                                       uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y41.F1      net (fanout=67)       3.257   uut1/timeout
    SLICE_X18Y41.CLK     Tfck                  0.892   uut1/uut/ms_reg<23>
                                                       uut1/uut/ms_nxt<23>1
                                                       uut1/uut/ms_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      9.271ns (3.310ns logic, 5.961ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/state_reg_FSM_FFd2 (FF)
  Destination:          uut1/uut/ms_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.033ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/state_reg_FSM_FFd2 to uut1/uut/ms_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   uut1/state_reg_FSM_FFd2
                                                       uut1/state_reg_FSM_FFd2
    SLICE_X29Y39.F3      net (fanout=6)        2.423   uut1/state_reg_FSM_FFd2
    SLICE_X29Y39.COUT    Topcyf                1.162   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_lut<2>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y41.F1      net (fanout=67)       3.257   uut1/timeout
    SLICE_X18Y41.CLK     Tfck                  0.892   uut1/uut/ms_reg<23>
                                                       uut1/uut/ms_nxt<23>1
                                                       uut1/uut/ms_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (3.353ns logic, 5.680ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/uut/seconds_reg_1 (FF)
  Destination:          uut1/uut/ms_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.023 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/uut/seconds_reg_1 to uut1/uut/ms_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y34.XQ      Tcko                  0.592   uut1/uut/seconds_reg<1>
                                                       uut1/uut/seconds_reg_1
    SLICE_X29Y38.F1      net (fanout=3)        1.080   uut1/uut/seconds_reg<1>
    SLICE_X29Y38.COUT    Topcyf                1.162   uut1/uut/Mcompar_timeout_cy<1>
                                                       uut1/uut/Mcompar_timeout_lut<0>1
                                                       uut1/uut/Mcompar_timeout_cy<0>
                                                       uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<1>
    SLICE_X29Y39.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<3>
                                                       uut1/uut/Mcompar_timeout_cy<2>
                                                       uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<3>
    SLICE_X29Y40.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<5>
                                                       uut1/uut/Mcompar_timeout_cy<4>
                                                       uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<5>
    SLICE_X29Y41.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<7>
                                                       uut1/uut/Mcompar_timeout_cy<6>
                                                       uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<7>
    SLICE_X29Y42.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<9>
                                                       uut1/uut/Mcompar_timeout_cy<8>
                                                       uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<9>
    SLICE_X29Y43.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<11>
                                                       uut1/uut/Mcompar_timeout_cy<10>
                                                       uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<11>
    SLICE_X29Y44.COUT    Tbyp                  0.118   uut1/uut/Mcompar_timeout_cy<13>
                                                       uut1/uut/Mcompar_timeout_cy<12>
                                                       uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   uut1/uut/Mcompar_timeout_cy<13>
    SLICE_X29Y45.COUT    Tbyp                  0.118   uut1/timeout
                                                       uut1/uut/Mcompar_timeout_cy<14>
                                                       uut1/uut/Mcompar_timeout_cy<15>
    SLICE_X18Y41.F1      net (fanout=67)       3.257   uut1/timeout
    SLICE_X18Y41.CLK     Tfck                  0.892   uut1/uut/ms_reg<23>
                                                       uut1/uut/ms_nxt<23>1
                                                       uut1/uut/ms_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (3.472ns logic, 4.337ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point state_reg_FSM_FFd1 (SLICE_X41Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_reg_FSM_FFd2 (FF)
  Destination:          state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_reg_FSM_FFd2 to state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.YQ      Tcko                  0.470   state_reg_FSM_FFd1
                                                       state_reg_FSM_FFd2
    SLICE_X41Y74.BX      net (fanout=1)        0.576   state_reg_FSM_FFd2
    SLICE_X41Y74.CLK     Tckdi       (-Th)    -0.093   state_reg_FSM_FFd1
                                                       state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.563ns logic, 0.576ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point uut/seconds_reg_29 (SLICE_X34Y74.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/seconds_reg_29 (FF)
  Destination:          uut/seconds_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uut/seconds_reg_29 to uut/seconds_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.XQ      Tcko                  0.474   uut/seconds_reg<29>
                                                       uut/seconds_reg_29
    SLICE_X34Y74.F4      net (fanout=3)        0.359   uut/seconds_reg<29>
    SLICE_X34Y74.CLK     Tckf        (-Th)    -0.560   uut/seconds_reg<29>
                                                       uut/Mmux_seconds_nxt441
                                                       uut/seconds_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (1.034ns logic, 0.359ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point uut1/uut/seconds_reg_19 (SLICE_X26Y43.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut1/uut/seconds_reg_19 (FF)
  Destination:          uut1/uut/seconds_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uut1/uut/seconds_reg_19 to uut1/uut/seconds_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.XQ      Tcko                  0.474   uut1/uut/seconds_reg<19>
                                                       uut1/uut/seconds_reg_19
    SLICE_X26Y43.F3      net (fanout=3)        0.374   uut1/uut/seconds_reg<19>
    SLICE_X26Y43.CLK     Tckf        (-Th)    -0.560   uut1/uut/seconds_reg<19>
                                                       uut1/uut/Mmux_seconds_nxt221
                                                       uut1/uut/seconds_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (1.034ns logic, 0.374ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: state_reg_FSM_FFd5/CLK
  Logical resource: state_reg_FSM_FFd5/CK
  Location pin: SLICE_X40Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uut1/uut/ms_reg<3>/CLK
  Logical resource: uut1/uut/ms_reg_3/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uut1/uut/ms_reg<3>/CLK
  Logical resource: uut1/uut/ms_reg_2/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.276|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10808 paths, 0 nets, and 875 connections

Design statistics:
   Minimum period:   9.276ns{1}   (Maximum frequency: 107.805MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 17 18:29:13 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4510 MB



