Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 1a20e6bae893467e93947f13e8f57b80 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.valor_absoluto [valor_absoluto_default]
Compiling architecture rtl of entity xil_defaultlib.filtro_fir [filtro_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture bench of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
