// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gzipcMulticoreStreaming_lzCompress_Pipeline_lz_compress_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lclBufStream_dout,
        lclBufStream_empty_n,
        lclBufStream_read,
        lclBufStream_din,
        lclBufStream_full_n,
        lclBufStream_write,
        downStream_0_dout,
        downStream_0_num_data_valid,
        downStream_0_fifo_cap,
        downStream_0_empty_n,
        downStream_0_read,
        compressedStream_din,
        compressedStream_num_data_valid,
        compressedStream_fifo_cap,
        compressedStream_full_n,
        compressedStream_write,
        present_window_156_reload,
        present_window_155_reload,
        present_window_154_reload,
        present_window_153_reload,
        present_window_152_reload,
        p_phi10_reload,
        empty_52,
        dict_address0,
        dict_ce0,
        dict_we0,
        dict_d0,
        dict_address1,
        dict_ce1,
        dict_q1,
        empty,
        present_window_167_out,
        present_window_167_out_ap_vld,
        present_window_166_out,
        present_window_166_out_ap_vld,
        present_window_165_out,
        present_window_165_out_ap_vld,
        present_window_164_out,
        present_window_164_out_ap_vld,
        present_window_163_out,
        present_window_163_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] lclBufStream_dout;
input   lclBufStream_empty_n;
output   lclBufStream_read;
output  [7:0] lclBufStream_din;
input   lclBufStream_full_n;
output   lclBufStream_write;
input  [8:0] downStream_0_dout;
input  [5:0] downStream_0_num_data_valid;
input  [5:0] downStream_0_fifo_cap;
input   downStream_0_empty_n;
output   downStream_0_read;
output  [32:0] compressedStream_din;
input  [2:0] compressedStream_num_data_valid;
input  [2:0] compressedStream_fifo_cap;
input   compressedStream_full_n;
output   compressedStream_write;
input  [7:0] present_window_156_reload;
input  [7:0] present_window_155_reload;
input  [7:0] present_window_154_reload;
input  [7:0] present_window_153_reload;
input  [7:0] present_window_152_reload;
input  [7:0] p_phi10_reload;
input  [0:0] empty_52;
output  [11:0] dict_address0;
output   dict_ce0;
output   dict_we0;
output  [431:0] dict_d0;
output  [11:0] dict_address1;
output   dict_ce1;
input  [431:0] dict_q1;
input  [31:0] empty;
output  [7:0] present_window_167_out;
output   present_window_167_out_ap_vld;
output  [7:0] present_window_166_out;
output   present_window_166_out_ap_vld;
output  [7:0] present_window_165_out;
output   present_window_165_out_ap_vld;
output  [7:0] present_window_164_out;
output   present_window_164_out_ap_vld;
output  [7:0] present_window_163_out;
output   present_window_163_out_ap_vld;

reg ap_idle;
reg present_window_167_out_ap_vld;
reg present_window_166_out_ap_vld;
reg present_window_165_out_ap_vld;
reg present_window_164_out_ap_vld;
reg present_window_163_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg   [0:0] nextVal_strobe_reg_456;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter7_reg;
reg    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_nextVal_strobe_phi_fu_459_p4;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    lclBufStream_i_blk_n;
wire    ap_block_pp0_stage0;
reg    lclBufStream_o_blk_n;
reg    downStream_0_blk_n;
reg    compressedStream_blk_n;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter2_reg;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter3_reg;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter4_reg;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter5_reg;
reg   [0:0] nextVal_strobe_reg_456_pp0_iter6_reg;
reg   [7:0] present_window_63_reg_2919;
reg   [7:0] present_window_63_reg_2919_pp0_iter2_reg;
reg   [7:0] present_window_63_reg_2919_pp0_iter3_reg;
reg   [7:0] present_window_63_reg_2919_pp0_iter4_reg;
reg   [7:0] present_window_63_reg_2919_pp0_iter5_reg;
reg   [7:0] present_window_63_reg_2919_pp0_iter6_reg;
reg   [7:0] present_window_64_reg_2931;
reg   [7:0] present_window_64_reg_2931_pp0_iter2_reg;
reg   [7:0] present_window_64_reg_2931_pp0_iter3_reg;
reg   [7:0] present_window_64_reg_2931_pp0_iter4_reg;
reg   [7:0] present_window_64_reg_2931_pp0_iter5_reg;
reg   [7:0] present_window_64_reg_2931_pp0_iter6_reg;
reg   [7:0] present_window_65_reg_2943;
reg   [7:0] present_window_65_reg_2943_pp0_iter2_reg;
reg   [7:0] present_window_65_reg_2943_pp0_iter3_reg;
reg   [7:0] present_window_65_reg_2943_pp0_iter4_reg;
reg   [7:0] present_window_65_reg_2943_pp0_iter5_reg;
reg   [7:0] present_window_65_reg_2943_pp0_iter6_reg;
reg   [7:0] present_window_66_reg_2955;
reg   [7:0] present_window_66_reg_2955_pp0_iter2_reg;
reg   [7:0] present_window_66_reg_2955_pp0_iter3_reg;
reg   [7:0] present_window_66_reg_2955_pp0_iter4_reg;
reg   [7:0] present_window_66_reg_2955_pp0_iter5_reg;
reg   [7:0] present_window_66_reg_2955_pp0_iter6_reg;
reg   [7:0] present_window_load_reg_2967;
reg   [7:0] present_window_load_reg_2967_pp0_iter2_reg;
reg   [7:0] present_window_load_reg_2967_pp0_iter3_reg;
reg   [7:0] present_window_load_reg_2967_pp0_iter4_reg;
reg   [7:0] present_window_load_reg_2967_pp0_iter5_reg;
reg   [7:0] present_window_load_reg_2967_pp0_iter6_reg;
reg   [7:0] present_window_load_reg_2967_pp0_iter7_reg;
reg   [7:0] inValue_reg_2979;
reg   [7:0] inValue_reg_2979_pp0_iter2_reg;
reg   [7:0] inValue_reg_2979_pp0_iter3_reg;
wire   [11:0] hash_fu_599_p2;
reg   [11:0] hash_reg_2995;
reg   [11:0] dict_addr_reg_3000;
reg   [11:0] dict_addr_reg_3000_pp0_iter3_reg;
wire   [31:0] currIdx_fu_648_p2;
reg   [31:0] currIdx_reg_3006;
wire   [359:0] trunc_ln302_fu_653_p1;
reg   [359:0] trunc_ln302_reg_3022;
wire   [23:0] trunc_ln307_fu_657_p1;
reg   [23:0] trunc_ln307_reg_3027;
reg   [23:0] compareIdx_reg_3032;
wire   [7:0] trunc_ln321_fu_671_p1;
reg   [7:0] trunc_ln321_reg_3037;
reg   [7:0] tmp_s_reg_3042;
reg   [7:0] tmp_1_reg_3047;
reg   [7:0] tmp_2_reg_3052;
reg   [7:0] tmp_3_reg_3057;
reg   [7:0] tmp_4_reg_3062;
reg   [23:0] compareIdx_1_reg_3067;
reg   [7:0] tmp_5_reg_3072;
reg   [7:0] tmp_6_reg_3077;
reg   [7:0] tmp_7_reg_3082;
reg   [7:0] tmp_8_reg_3087;
reg   [7:0] tmp_9_reg_3092;
reg   [7:0] tmp_10_reg_3097;
reg   [23:0] compareIdx_2_reg_3102;
reg   [7:0] tmp_11_reg_3107;
reg   [7:0] tmp_12_reg_3112;
reg   [7:0] tmp_17_reg_3117;
reg   [7:0] tmp_18_reg_3122;
reg   [7:0] tmp_19_reg_3127;
reg   [7:0] tmp_20_reg_3132;
reg   [23:0] compareIdx_3_reg_3137;
reg   [7:0] tmp_22_reg_3142;
reg   [7:0] tmp_23_reg_3147;
reg   [7:0] tmp_24_reg_3152;
reg   [7:0] tmp_25_reg_3157;
reg   [7:0] tmp_26_reg_3162;
reg   [7:0] tmp_27_reg_3167;
reg   [23:0] compareIdx_4_reg_3172;
reg   [7:0] tmp_29_reg_3177;
reg   [7:0] tmp_30_reg_3182;
reg   [7:0] tmp_31_reg_3187;
reg   [7:0] tmp_32_reg_3192;
reg   [7:0] tmp_33_reg_3197;
reg   [7:0] tmp_34_reg_3202;
reg   [23:0] compareIdx_5_reg_3207;
reg   [7:0] tmp_36_reg_3212;
reg   [7:0] tmp_37_reg_3217;
reg   [7:0] tmp_38_reg_3222;
reg   [7:0] tmp_39_reg_3227;
reg   [7:0] tmp_40_reg_3232;
reg   [7:0] tmp_41_reg_3237;
wire   [2:0] zext_ln317_fu_1166_p1;
reg   [2:0] zext_ln317_reg_3242;
wire   [0:0] done_3_fu_1174_p2;
reg   [0:0] done_3_reg_3247;
wire   [2:0] len_5_fu_1180_p2;
reg   [2:0] len_5_reg_3253;
wire   [0:0] icmp_ln321_4_fu_1186_p2;
reg   [0:0] icmp_ln321_4_reg_3258;
wire   [0:0] icmp_ln321_5_fu_1190_p2;
reg   [0:0] icmp_ln321_5_reg_3263;
wire   [0:0] icmp_ln327_1_fu_1194_p2;
reg   [0:0] icmp_ln327_1_reg_3268;
reg   [0:0] icmp_ln327_1_reg_3268_pp0_iter5_reg;
wire   [15:0] trunc_ln327_fu_1204_p1;
reg   [15:0] trunc_ln327_reg_3273;
wire   [0:0] icmp_ln327_2_fu_1218_p2;
reg   [0:0] icmp_ln327_2_reg_3278;
reg   [0:0] icmp_ln327_2_reg_3278_pp0_iter5_reg;
wire   [0:0] icmp_ln329_fu_1224_p2;
reg   [0:0] icmp_ln329_reg_3283;
reg   [0:0] icmp_ln329_reg_3283_pp0_iter5_reg;
wire   [2:0] zext_ln317_1_fu_1296_p1;
reg   [2:0] zext_ln317_1_reg_3288;
wire   [0:0] done_8_fu_1304_p2;
reg   [0:0] done_8_reg_3293;
wire   [2:0] len_17_fu_1310_p2;
reg   [2:0] len_17_reg_3299;
wire   [0:0] icmp_ln321_10_fu_1316_p2;
reg   [0:0] icmp_ln321_10_reg_3304;
wire   [0:0] icmp_ln321_11_fu_1320_p2;
reg   [0:0] icmp_ln321_11_reg_3309;
wire   [0:0] icmp_ln327_4_fu_1324_p2;
reg   [0:0] icmp_ln327_4_reg_3314;
reg   [0:0] icmp_ln327_4_reg_3314_pp0_iter5_reg;
wire   [15:0] trunc_ln327_1_fu_1334_p1;
reg   [15:0] trunc_ln327_1_reg_3319;
wire   [0:0] icmp_ln327_5_fu_1348_p2;
reg   [0:0] icmp_ln327_5_reg_3324;
reg   [0:0] icmp_ln327_5_reg_3324_pp0_iter5_reg;
wire   [0:0] icmp_ln329_1_fu_1354_p2;
reg   [0:0] icmp_ln329_1_reg_3329;
reg   [0:0] icmp_ln329_1_reg_3329_pp0_iter5_reg;
wire   [1:0] len_28_fu_1418_p3;
reg   [1:0] len_28_reg_3334;
wire   [0:0] done_13_fu_1430_p2;
reg   [0:0] done_13_reg_3339;
wire   [0:0] icmp_ln321_16_fu_1436_p2;
reg   [0:0] icmp_ln321_16_reg_3345;
wire   [0:0] icmp_ln321_17_fu_1440_p2;
reg   [0:0] icmp_ln321_17_reg_3350;
reg   [0:0] icmp_ln321_17_reg_3350_pp0_iter5_reg;
wire   [0:0] icmp_ln327_7_fu_1444_p2;
reg   [0:0] icmp_ln327_7_reg_3355;
reg   [0:0] icmp_ln327_7_reg_3355_pp0_iter5_reg;
wire   [15:0] trunc_ln327_2_fu_1454_p1;
reg   [15:0] trunc_ln327_2_reg_3360;
reg   [15:0] trunc_ln327_2_reg_3360_pp0_iter5_reg;
wire   [0:0] icmp_ln327_8_fu_1468_p2;
reg   [0:0] icmp_ln327_8_reg_3365;
reg   [0:0] icmp_ln327_8_reg_3365_pp0_iter5_reg;
wire   [0:0] icmp_ln329_2_fu_1474_p2;
reg   [0:0] icmp_ln329_2_reg_3370;
reg   [0:0] icmp_ln329_2_reg_3370_pp0_iter5_reg;
wire   [1:0] len_40_fu_1538_p3;
reg   [1:0] len_40_reg_3375;
wire   [0:0] done_18_fu_1550_p2;
reg   [0:0] done_18_reg_3380;
wire   [0:0] icmp_ln321_22_fu_1556_p2;
reg   [0:0] icmp_ln321_22_reg_3386;
wire   [0:0] icmp_ln321_23_fu_1560_p2;
reg   [0:0] icmp_ln321_23_reg_3391;
reg   [0:0] icmp_ln321_23_reg_3391_pp0_iter5_reg;
wire   [0:0] icmp_ln327_10_fu_1564_p2;
reg   [0:0] icmp_ln327_10_reg_3396;
reg   [0:0] icmp_ln327_10_reg_3396_pp0_iter5_reg;
wire   [15:0] trunc_ln327_3_fu_1574_p1;
reg   [15:0] trunc_ln327_3_reg_3401;
reg   [15:0] trunc_ln327_3_reg_3401_pp0_iter5_reg;
wire   [0:0] icmp_ln327_11_fu_1588_p2;
reg   [0:0] icmp_ln327_11_reg_3406;
reg   [0:0] icmp_ln327_11_reg_3406_pp0_iter5_reg;
wire   [0:0] icmp_ln329_3_fu_1594_p2;
reg   [0:0] icmp_ln329_3_reg_3411;
reg   [0:0] icmp_ln329_3_reg_3411_pp0_iter5_reg;
wire   [1:0] len_52_fu_1658_p3;
reg   [1:0] len_52_reg_3416;
wire   [0:0] done_23_fu_1670_p2;
reg   [0:0] done_23_reg_3421;
wire   [0:0] icmp_ln321_28_fu_1676_p2;
reg   [0:0] icmp_ln321_28_reg_3427;
wire   [0:0] icmp_ln321_29_fu_1680_p2;
reg   [0:0] icmp_ln321_29_reg_3432;
reg   [0:0] icmp_ln321_29_reg_3432_pp0_iter5_reg;
wire   [0:0] icmp_ln327_13_fu_1684_p2;
reg   [0:0] icmp_ln327_13_reg_3437;
reg   [0:0] icmp_ln327_13_reg_3437_pp0_iter5_reg;
wire   [15:0] trunc_ln327_4_fu_1694_p1;
reg   [15:0] trunc_ln327_4_reg_3442;
reg   [15:0] trunc_ln327_4_reg_3442_pp0_iter5_reg;
wire   [0:0] icmp_ln327_14_fu_1708_p2;
reg   [0:0] icmp_ln327_14_reg_3447;
reg   [0:0] icmp_ln327_14_reg_3447_pp0_iter5_reg;
wire   [0:0] icmp_ln329_4_fu_1714_p2;
reg   [0:0] icmp_ln329_4_reg_3452;
reg   [0:0] icmp_ln329_4_reg_3452_pp0_iter5_reg;
wire   [1:0] len_64_fu_1778_p3;
reg   [1:0] len_64_reg_3457;
wire   [0:0] done_28_fu_1790_p2;
reg   [0:0] done_28_reg_3462;
wire   [0:0] icmp_ln321_34_fu_1796_p2;
reg   [0:0] icmp_ln321_34_reg_3468;
wire   [0:0] icmp_ln321_35_fu_1800_p2;
reg   [0:0] icmp_ln321_35_reg_3473;
reg   [0:0] icmp_ln321_35_reg_3473_pp0_iter5_reg;
wire   [0:0] icmp_ln327_16_fu_1804_p2;
reg   [0:0] icmp_ln327_16_reg_3478;
reg   [0:0] icmp_ln327_16_reg_3478_pp0_iter5_reg;
wire   [15:0] trunc_ln327_5_fu_1814_p1;
reg   [15:0] trunc_ln327_5_reg_3483;
reg   [15:0] trunc_ln327_5_reg_3483_pp0_iter5_reg;
wire   [0:0] icmp_ln327_17_fu_1828_p2;
reg   [0:0] icmp_ln327_17_reg_3488;
reg   [0:0] icmp_ln327_17_reg_3488_pp0_iter5_reg;
wire   [0:0] icmp_ln329_5_fu_1834_p2;
reg   [0:0] icmp_ln329_5_reg_3493;
reg   [0:0] icmp_ln329_5_reg_3493_pp0_iter5_reg;
wire   [2:0] len_10_fu_1873_p3;
reg   [2:0] len_10_reg_3498;
wire   [15:0] match_offset_fu_1881_p2;
reg   [15:0] match_offset_reg_3505;
reg   [15:0] match_offset_reg_3505_pp0_iter6_reg;
wire   [2:0] len_22_fu_1920_p3;
reg   [2:0] len_22_reg_3512;
wire   [15:0] match_offset_2_fu_1928_p2;
reg   [15:0] match_offset_2_reg_3519;
reg   [15:0] match_offset_2_reg_3519_pp0_iter6_reg;
wire   [0:0] done_14_fu_1949_p2;
reg   [0:0] done_14_reg_3526;
wire   [2:0] len_32_fu_1959_p3;
reg   [2:0] len_32_reg_3531;
wire   [0:0] done_19_fu_1983_p2;
reg   [0:0] done_19_reg_3537;
wire   [2:0] len_44_fu_1993_p3;
reg   [2:0] len_44_reg_3542;
wire   [0:0] done_24_fu_2017_p2;
reg   [0:0] done_24_reg_3548;
wire   [2:0] len_56_fu_2027_p3;
reg   [2:0] len_56_reg_3553;
wire   [0:0] done_29_fu_2051_p2;
reg   [0:0] done_29_reg_3559;
wire   [2:0] len_68_fu_2061_p3;
reg   [2:0] len_68_reg_3564;
wire   [0:0] icmp_ln336_fu_2163_p2;
reg   [0:0] icmp_ln336_reg_3570;
wire   [0:0] icmp_ln336_1_fu_2263_p2;
reg   [0:0] icmp_ln336_1_reg_3575;
wire   [2:0] match_length_2_fu_2269_p3;
reg   [2:0] match_length_2_reg_3580;
wire   [15:0] match_offset_4_fu_2299_p2;
reg   [15:0] match_offset_4_reg_3586;
wire   [2:0] len_74_fu_2377_p9;
reg   [2:0] len_74_reg_3591;
wire   [15:0] add_ln328_fu_2419_p2;
reg   [15:0] add_ln328_reg_3597;
reg   [15:0] add_ln328_reg_3597_pp0_iter7_reg;
wire   [2:0] len_75_fu_2497_p9;
reg   [2:0] len_75_reg_3602;
wire   [15:0] add_ln328_4_fu_2539_p2;
reg   [15:0] add_ln328_4_reg_3608;
reg   [15:0] add_ln328_4_reg_3608_pp0_iter7_reg;
wire   [2:0] len_76_fu_2617_p9;
reg   [2:0] len_76_reg_3613;
reg   [2:0] len_76_reg_3613_pp0_iter7_reg;
wire   [15:0] add_ln328_5_fu_2659_p2;
reg   [15:0] add_ln328_5_reg_3619;
reg   [15:0] add_ln328_5_reg_3619_pp0_iter7_reg;
wire   [2:0] len_77_fu_2737_p9;
reg   [2:0] len_77_reg_3624;
reg   [2:0] len_77_reg_3624_pp0_iter7_reg;
wire   [15:0] match_offset_5_fu_2779_p3;
reg   [15:0] match_offset_5_reg_3630;
wire   [0:0] icmp_ln336_3_fu_2786_p2;
reg   [0:0] icmp_ln336_3_reg_3635;
wire   [2:0] match_length_6_fu_2791_p3;
reg   [2:0] match_length_6_reg_3640;
wire   [0:0] icmp_ln336_4_fu_2798_p2;
reg   [0:0] icmp_ln336_4_reg_3645;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_init;
wire   [63:0] zext_ln301_fu_635_p1;
reg   [31:0] iIdx_1_fu_302;
wire   [31:0] iIdx_fu_1075_p2;
reg   [7:0] nextVal_data_fu_306;
wire   [7:0] trunc_ln245_fu_521_p1;
reg   [7:0] present_window_fu_310;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [7:0] present_window_59_fu_314;
reg   [7:0] present_window_60_fu_318;
reg   [7:0] present_window_61_fu_322;
reg   [7:0] present_window_62_fu_326;
reg    lclBufStream_read_local;
reg    ap_block_pp0_stage0_01001;
reg    lclBufStream_write_local;
reg    downStream_0_read_local;
wire   [32:0] tmp_43_fu_2842_p5;
reg    compressedStream_write_local;
reg    dict_ce1_local;
reg    dict_we0_local;
wire   [431:0] dictWriteValue_fu_1086_p9;
reg    dict_ce0_local;
wire   [8:0] shl_ln8_fu_561_p3;
wire   [9:0] shl_ln293_3_fu_553_p3;
wire   [9:0] zext_ln293_fu_541_p1;
wire   [9:0] xor_ln294_fu_573_p2;
wire   [9:0] zext_ln294_fu_569_p1;
wire   [9:0] xor_ln294_1_fu_579_p2;
wire   [10:0] zext_ln294_1_fu_585_p1;
wire   [10:0] shl_ln293_s_fu_545_p3;
wire   [10:0] xor_ln294_2_fu_589_p2;
wire   [11:0] shl_ln_fu_533_p3;
wire   [11:0] zext_ln294_2_fu_595_p1;
wire   [31:0] add_ln276_fu_642_p2;
wire   [0:0] len_fu_1102_p2;
wire   [0:0] icmp_ln321_fu_1116_p2;
wire   [0:0] done_fu_1110_p2;
wire   [0:0] done_1_fu_1120_p2;
wire   [1:0] zext_ln321_fu_1106_p1;
wire   [1:0] len_1_fu_1126_p3;
wire   [0:0] icmp_ln321_2_fu_1142_p2;
wire   [1:0] len_2_fu_1134_p3;
wire   [0:0] done_2_fu_1146_p2;
wire   [1:0] len_3_fu_1152_p2;
wire   [1:0] len_4_fu_1158_p3;
wire   [0:0] icmp_ln321_3_fu_1170_p2;
wire   [31:0] zext_ln319_fu_1099_p1;
wire   [31:0] sub_ln327_fu_1199_p2;
wire   [16:0] tmp_15_fu_1208_p4;
wire   [0:0] len_12_fu_1232_p2;
wire   [0:0] icmp_ln321_7_fu_1246_p2;
wire   [0:0] done_5_fu_1240_p2;
wire   [0:0] done_6_fu_1250_p2;
wire   [1:0] zext_ln321_1_fu_1236_p1;
wire   [1:0] len_13_fu_1256_p3;
wire   [0:0] icmp_ln321_8_fu_1272_p2;
wire   [1:0] len_14_fu_1264_p3;
wire   [0:0] done_7_fu_1276_p2;
wire   [1:0] len_15_fu_1282_p2;
wire   [1:0] len_16_fu_1288_p3;
wire   [0:0] icmp_ln321_9_fu_1300_p2;
wire   [31:0] zext_ln319_1_fu_1229_p1;
wire   [31:0] sub_ln327_1_fu_1329_p2;
wire   [16:0] tmp_16_fu_1338_p4;
wire   [0:0] len_24_fu_1362_p2;
wire   [0:0] icmp_ln321_13_fu_1376_p2;
wire   [0:0] done_10_fu_1370_p2;
wire   [0:0] done_11_fu_1380_p2;
wire   [1:0] zext_ln321_2_fu_1366_p1;
wire   [1:0] len_25_fu_1386_p3;
wire   [0:0] icmp_ln321_14_fu_1402_p2;
wire   [1:0] len_26_fu_1394_p3;
wire   [0:0] done_12_fu_1406_p2;
wire   [1:0] len_27_fu_1412_p2;
wire   [0:0] icmp_ln321_15_fu_1426_p2;
wire   [31:0] zext_ln319_2_fu_1359_p1;
wire   [31:0] sub_ln327_2_fu_1449_p2;
wire   [16:0] tmp_21_fu_1458_p4;
wire   [0:0] len_36_fu_1482_p2;
wire   [0:0] icmp_ln321_19_fu_1496_p2;
wire   [0:0] done_15_fu_1490_p2;
wire   [0:0] done_16_fu_1500_p2;
wire   [1:0] zext_ln321_3_fu_1486_p1;
wire   [1:0] len_37_fu_1506_p3;
wire   [0:0] icmp_ln321_20_fu_1522_p2;
wire   [1:0] len_38_fu_1514_p3;
wire   [0:0] done_17_fu_1526_p2;
wire   [1:0] len_39_fu_1532_p2;
wire   [0:0] icmp_ln321_21_fu_1546_p2;
wire   [31:0] zext_ln319_3_fu_1479_p1;
wire   [31:0] sub_ln327_3_fu_1569_p2;
wire   [16:0] tmp_28_fu_1578_p4;
wire   [0:0] len_48_fu_1602_p2;
wire   [0:0] icmp_ln321_25_fu_1616_p2;
wire   [0:0] done_20_fu_1610_p2;
wire   [0:0] done_21_fu_1620_p2;
wire   [1:0] zext_ln321_4_fu_1606_p1;
wire   [1:0] len_49_fu_1626_p3;
wire   [0:0] icmp_ln321_26_fu_1642_p2;
wire   [1:0] len_50_fu_1634_p3;
wire   [0:0] done_22_fu_1646_p2;
wire   [1:0] len_51_fu_1652_p2;
wire   [0:0] icmp_ln321_27_fu_1666_p2;
wire   [31:0] zext_ln319_4_fu_1599_p1;
wire   [31:0] sub_ln327_4_fu_1689_p2;
wire   [16:0] tmp_35_fu_1698_p4;
wire   [0:0] len_60_fu_1722_p2;
wire   [0:0] icmp_ln321_31_fu_1736_p2;
wire   [0:0] done_25_fu_1730_p2;
wire   [0:0] done_26_fu_1740_p2;
wire   [1:0] zext_ln321_5_fu_1726_p1;
wire   [1:0] len_61_fu_1746_p3;
wire   [0:0] icmp_ln321_32_fu_1762_p2;
wire   [1:0] len_62_fu_1754_p3;
wire   [0:0] done_27_fu_1766_p2;
wire   [1:0] len_63_fu_1772_p2;
wire   [0:0] icmp_ln321_33_fu_1786_p2;
wire   [31:0] zext_ln319_5_fu_1719_p1;
wire   [31:0] sub_ln327_5_fu_1809_p2;
wire   [16:0] tmp_42_fu_1818_p4;
wire   [2:0] len_6_fu_1839_p3;
wire   [0:0] done_4_fu_1844_p2;
wire   [2:0] len_7_fu_1848_p2;
wire   [2:0] len_8_fu_1854_p3;
wire   [0:0] or_ln321_fu_1862_p2;
wire   [2:0] len_9_fu_1867_p2;
wire   [2:0] len_18_fu_1886_p3;
wire   [0:0] done_9_fu_1891_p2;
wire   [2:0] len_19_fu_1895_p2;
wire   [2:0] len_20_fu_1901_p3;
wire   [0:0] or_ln321_9_fu_1909_p2;
wire   [2:0] len_21_fu_1914_p2;
wire   [2:0] zext_ln317_2_fu_1933_p1;
wire   [2:0] len_29_fu_1936_p2;
wire   [2:0] len_30_fu_1942_p3;
wire   [2:0] len_31_fu_1953_p2;
wire   [2:0] zext_ln317_3_fu_1967_p1;
wire   [2:0] len_41_fu_1970_p2;
wire   [2:0] len_42_fu_1976_p3;
wire   [2:0] len_43_fu_1987_p2;
wire   [2:0] zext_ln317_4_fu_2001_p1;
wire   [2:0] len_53_fu_2004_p2;
wire   [2:0] len_54_fu_2010_p3;
wire   [2:0] len_55_fu_2021_p2;
wire   [2:0] zext_ln317_5_fu_2035_p1;
wire   [2:0] len_65_fu_2038_p2;
wire   [2:0] len_66_fu_2044_p3;
wire   [2:0] len_67_fu_2055_p2;
wire   [0:0] icmp_ln330_1_fu_2089_p2;
wire   [0:0] xor_ln329_fu_2079_p2;
wire   [0:0] icmp_ln328_fu_2074_p2;
wire   [0:0] and_ln328_1_fu_2106_p2;
wire   [0:0] icmp_ln327_fu_2069_p2;
wire   [0:0] and_ln328_2_fu_2112_p2;
wire   [0:0] and_ln328_fu_2102_p2;
wire   [0:0] and_ln328_3_fu_2118_p2;
wire   [0:0] icmp_ln330_fu_2084_p2;
wire   [0:0] and_ln330_fu_2124_p2;
wire   [0:0] xor_ln328_fu_2130_p2;
wire   [2:0] len_72_fu_2144_p2;
wire   [2:0] len_72_fu_2144_p7;
wire   [1:0] len_72_fu_2144_p8;
wire   [2:0] len_72_fu_2144_p9;
wire   [0:0] icmp_ln330_3_fu_2189_p2;
wire   [0:0] xor_ln329_1_fu_2179_p2;
wire   [0:0] icmp_ln328_1_fu_2174_p2;
wire   [0:0] and_ln328_5_fu_2206_p2;
wire   [0:0] icmp_ln327_3_fu_2169_p2;
wire   [0:0] and_ln328_6_fu_2212_p2;
wire   [0:0] and_ln328_4_fu_2202_p2;
wire   [0:0] and_ln328_7_fu_2218_p2;
wire   [0:0] icmp_ln330_2_fu_2184_p2;
wire   [0:0] and_ln330_1_fu_2224_p2;
wire   [0:0] xor_ln328_1_fu_2230_p2;
wire   [2:0] len_73_fu_2244_p2;
wire   [2:0] len_73_fu_2244_p7;
wire   [1:0] len_73_fu_2244_p8;
wire   [2:0] len_73_fu_2244_p9;
wire   [0:0] or_ln321_14_fu_2277_p2;
wire   [2:0] len_33_fu_2281_p2;
wire   [2:0] len_34_fu_2286_p3;
wire   [0:0] icmp_ln330_5_fu_2321_p2;
wire   [0:0] xor_ln329_2_fu_2310_p2;
wire   [0:0] icmp_ln328_2_fu_2304_p2;
wire   [0:0] and_ln328_9_fu_2339_p2;
wire   [0:0] icmp_ln327_6_fu_2293_p2;
wire   [0:0] and_ln328_10_fu_2345_p2;
wire   [0:0] and_ln328_8_fu_2335_p2;
wire   [0:0] and_ln328_11_fu_2351_p2;
wire   [0:0] icmp_ln330_4_fu_2315_p2;
wire   [0:0] and_ln330_2_fu_2357_p2;
wire   [0:0] xor_ln328_2_fu_2363_p2;
wire   [2:0] len_74_fu_2377_p2;
wire   [2:0] len_74_fu_2377_p7;
wire   [1:0] len_74_fu_2377_p8;
wire   [0:0] or_ln321_19_fu_2397_p2;
wire   [2:0] len_45_fu_2401_p2;
wire   [2:0] len_46_fu_2406_p3;
wire   [0:0] icmp_ln330_7_fu_2441_p2;
wire   [0:0] xor_ln329_3_fu_2430_p2;
wire   [0:0] icmp_ln328_3_fu_2424_p2;
wire   [0:0] and_ln328_13_fu_2459_p2;
wire   [0:0] icmp_ln327_9_fu_2413_p2;
wire   [0:0] and_ln328_14_fu_2465_p2;
wire   [0:0] and_ln328_12_fu_2455_p2;
wire   [0:0] and_ln328_15_fu_2471_p2;
wire   [0:0] icmp_ln330_6_fu_2435_p2;
wire   [0:0] and_ln330_3_fu_2477_p2;
wire   [0:0] xor_ln328_3_fu_2483_p2;
wire   [2:0] len_75_fu_2497_p2;
wire   [2:0] len_75_fu_2497_p7;
wire   [1:0] len_75_fu_2497_p8;
wire   [0:0] or_ln321_24_fu_2517_p2;
wire   [2:0] len_57_fu_2521_p2;
wire   [2:0] len_58_fu_2526_p3;
wire   [0:0] icmp_ln330_9_fu_2561_p2;
wire   [0:0] xor_ln329_4_fu_2550_p2;
wire   [0:0] icmp_ln328_4_fu_2544_p2;
wire   [0:0] and_ln328_17_fu_2579_p2;
wire   [0:0] icmp_ln327_12_fu_2533_p2;
wire   [0:0] and_ln328_18_fu_2585_p2;
wire   [0:0] and_ln328_16_fu_2575_p2;
wire   [0:0] and_ln328_19_fu_2591_p2;
wire   [0:0] icmp_ln330_8_fu_2555_p2;
wire   [0:0] and_ln330_4_fu_2597_p2;
wire   [0:0] xor_ln328_4_fu_2603_p2;
wire   [2:0] len_76_fu_2617_p2;
wire   [2:0] len_76_fu_2617_p7;
wire   [1:0] len_76_fu_2617_p8;
wire   [0:0] or_ln321_29_fu_2637_p2;
wire   [2:0] len_69_fu_2641_p2;
wire   [2:0] len_70_fu_2646_p3;
wire   [0:0] icmp_ln330_11_fu_2681_p2;
wire   [0:0] xor_ln329_5_fu_2670_p2;
wire   [0:0] icmp_ln328_5_fu_2664_p2;
wire   [0:0] and_ln328_21_fu_2699_p2;
wire   [0:0] icmp_ln327_15_fu_2653_p2;
wire   [0:0] and_ln328_22_fu_2705_p2;
wire   [0:0] and_ln328_20_fu_2695_p2;
wire   [0:0] and_ln328_23_fu_2711_p2;
wire   [0:0] icmp_ln330_10_fu_2675_p2;
wire   [0:0] and_ln330_5_fu_2717_p2;
wire   [0:0] xor_ln328_5_fu_2723_p2;
wire   [2:0] len_77_fu_2737_p2;
wire   [2:0] len_77_fu_2737_p7;
wire   [1:0] len_77_fu_2737_p8;
wire   [15:0] match_offset_1_fu_2757_p3;
wire   [0:0] icmp_ln336_2_fu_2769_p2;
wire   [15:0] match_offset_3_fu_2763_p3;
wire   [2:0] match_length_4_fu_2773_p3;
wire   [15:0] select_ln336_3_fu_2803_p3;
wire   [2:0] match_length_8_fu_2808_p3;
wire   [0:0] icmp_ln336_5_fu_2819_p2;
wire   [2:0] match_length_10_fu_2824_p3;
wire   [15:0] select_ln336_4_fu_2813_p3;
wire   [15:0] select_ln336_5_fu_2835_p3;
wire   [7:0] zext_ln336_fu_2831_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_73;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_enable_operation_77;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_enable_operation_125;
reg    ap_enable_state5_pp0_iter4_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2237;
reg    ap_condition_2244;
wire  signed [1:0] len_72_fu_2144_p1;
wire   [1:0] len_72_fu_2144_p3;
wire   [1:0] len_72_fu_2144_p5;
wire  signed [1:0] len_73_fu_2244_p1;
wire   [1:0] len_73_fu_2244_p3;
wire   [1:0] len_73_fu_2244_p5;
wire  signed [1:0] len_74_fu_2377_p1;
wire   [1:0] len_74_fu_2377_p3;
wire   [1:0] len_74_fu_2377_p5;
wire  signed [1:0] len_75_fu_2497_p1;
wire   [1:0] len_75_fu_2497_p3;
wire   [1:0] len_75_fu_2497_p5;
wire  signed [1:0] len_76_fu_2617_p1;
wire   [1:0] len_76_fu_2617_p3;
wire   [1:0] len_76_fu_2617_p5;
wire  signed [1:0] len_77_fu_2737_p1;
wire   [1:0] len_77_fu_2737_p3;
wire   [1:0] len_77_fu_2737_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 iIdx_1_fu_302 = 32'd0;
#0 nextVal_data_fu_306 = 8'd0;
#0 present_window_fu_310 = 8'd0;
#0 present_window_59_fu_314 = 8'd0;
#0 present_window_60_fu_318 = 8'd0;
#0 present_window_61_fu_322 = 8'd0;
#0 present_window_62_fu_326 = 8'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U221(
    .din0(len_72_fu_2144_p2),
    .din1(3'd0),
    .din2(len_10_reg_3498),
    .def(len_72_fu_2144_p7),
    .sel(len_72_fu_2144_p8),
    .dout(len_72_fu_2144_p9)
);

(* dissolve_hierarchy = "yes" *) gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U222(
    .din0(len_73_fu_2244_p2),
    .din1(3'd0),
    .din2(len_22_reg_3512),
    .def(len_73_fu_2244_p7),
    .sel(len_73_fu_2244_p8),
    .dout(len_73_fu_2244_p9)
);

(* dissolve_hierarchy = "yes" *) gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U223(
    .din0(len_74_fu_2377_p2),
    .din1(3'd0),
    .din2(len_34_fu_2286_p3),
    .def(len_74_fu_2377_p7),
    .sel(len_74_fu_2377_p8),
    .dout(len_74_fu_2377_p9)
);

(* dissolve_hierarchy = "yes" *) gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U224(
    .din0(len_75_fu_2497_p2),
    .din1(3'd0),
    .din2(len_46_fu_2406_p3),
    .def(len_75_fu_2497_p7),
    .sel(len_75_fu_2497_p8),
    .dout(len_75_fu_2497_p9)
);

(* dissolve_hierarchy = "yes" *) gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U225(
    .din0(len_76_fu_2617_p2),
    .din1(3'd0),
    .din2(len_58_fu_2526_p3),
    .def(len_76_fu_2617_p7),
    .sel(len_76_fu_2617_p8),
    .dout(len_76_fu_2617_p9)
);

(* dissolve_hierarchy = "yes" *) gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U226(
    .din0(len_77_fu_2737_p2),
    .din1(3'd0),
    .din2(len_70_fu_2646_p3),
    .def(len_77_fu_2737_p7),
    .sel(len_77_fu_2737_p8),
    .dout(len_77_fu_2737_p9)
);

gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            iIdx_1_fu_302 <= 32'd5;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (nextVal_strobe_reg_456_pp0_iter2_reg == 1'd1))) begin
            iIdx_1_fu_302 <= iIdx_fu_1075_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nextVal_data_fu_306 <= p_phi10_reload;
        end else if (((nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            nextVal_data_fu_306 <= trunc_ln245_fu_521_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2244)) begin
            nextVal_strobe_reg_456 <= downStream_0_dout[32'd8];
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            nextVal_strobe_reg_456 <= empty_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_59_fu_314 <= present_window_153_reload;
        end else if (((nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_59_fu_314 <= present_window_60_fu_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_60_fu_318 <= present_window_154_reload;
        end else if (((nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_60_fu_318 <= present_window_61_fu_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_61_fu_322 <= present_window_155_reload;
        end else if (((nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_61_fu_322 <= present_window_62_fu_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_62_fu_326 <= present_window_156_reload;
        end else if (((nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_62_fu_326 <= lclBufStream_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_fu_310 <= present_window_152_reload;
        end else if (((nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_fu_310 <= present_window_59_fu_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln328_4_reg_3608 <= add_ln328_4_fu_2539_p2;
        add_ln328_4_reg_3608_pp0_iter7_reg <= add_ln328_4_reg_3608;
        add_ln328_5_reg_3619 <= add_ln328_5_fu_2659_p2;
        add_ln328_5_reg_3619_pp0_iter7_reg <= add_ln328_5_reg_3619;
        add_ln328_reg_3597 <= add_ln328_fu_2419_p2;
        add_ln328_reg_3597_pp0_iter7_reg <= add_ln328_reg_3597;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        compareIdx_1_reg_3067 <= {{dict_q1[143:120]}};
        compareIdx_2_reg_3102 <= {{dict_q1[215:192]}};
        compareIdx_3_reg_3137 <= {{dict_q1[287:264]}};
        compareIdx_4_reg_3172 <= {{dict_q1[359:336]}};
        compareIdx_5_reg_3207 <= {{dict_q1[431:408]}};
        compareIdx_reg_3032 <= {{dict_q1[71:48]}};
        currIdx_reg_3006 <= currIdx_fu_648_p2;
        dict_addr_reg_3000 <= zext_ln301_fu_635_p1;
        dict_addr_reg_3000_pp0_iter3_reg <= dict_addr_reg_3000;
        done_13_reg_3339 <= done_13_fu_1430_p2;
        done_14_reg_3526 <= done_14_fu_1949_p2;
        done_18_reg_3380 <= done_18_fu_1550_p2;
        done_19_reg_3537 <= done_19_fu_1983_p2;
        done_23_reg_3421 <= done_23_fu_1670_p2;
        done_24_reg_3548 <= done_24_fu_2017_p2;
        done_28_reg_3462 <= done_28_fu_1790_p2;
        done_29_reg_3559 <= done_29_fu_2051_p2;
        done_3_reg_3247 <= done_3_fu_1174_p2;
        done_8_reg_3293 <= done_8_fu_1304_p2;
        icmp_ln321_10_reg_3304 <= icmp_ln321_10_fu_1316_p2;
        icmp_ln321_11_reg_3309 <= icmp_ln321_11_fu_1320_p2;
        icmp_ln321_16_reg_3345 <= icmp_ln321_16_fu_1436_p2;
        icmp_ln321_17_reg_3350 <= icmp_ln321_17_fu_1440_p2;
        icmp_ln321_17_reg_3350_pp0_iter5_reg <= icmp_ln321_17_reg_3350;
        icmp_ln321_22_reg_3386 <= icmp_ln321_22_fu_1556_p2;
        icmp_ln321_23_reg_3391 <= icmp_ln321_23_fu_1560_p2;
        icmp_ln321_23_reg_3391_pp0_iter5_reg <= icmp_ln321_23_reg_3391;
        icmp_ln321_28_reg_3427 <= icmp_ln321_28_fu_1676_p2;
        icmp_ln321_29_reg_3432 <= icmp_ln321_29_fu_1680_p2;
        icmp_ln321_29_reg_3432_pp0_iter5_reg <= icmp_ln321_29_reg_3432;
        icmp_ln321_34_reg_3468 <= icmp_ln321_34_fu_1796_p2;
        icmp_ln321_35_reg_3473 <= icmp_ln321_35_fu_1800_p2;
        icmp_ln321_35_reg_3473_pp0_iter5_reg <= icmp_ln321_35_reg_3473;
        icmp_ln321_4_reg_3258 <= icmp_ln321_4_fu_1186_p2;
        icmp_ln321_5_reg_3263 <= icmp_ln321_5_fu_1190_p2;
        icmp_ln327_10_reg_3396 <= icmp_ln327_10_fu_1564_p2;
        icmp_ln327_10_reg_3396_pp0_iter5_reg <= icmp_ln327_10_reg_3396;
        icmp_ln327_11_reg_3406 <= icmp_ln327_11_fu_1588_p2;
        icmp_ln327_11_reg_3406_pp0_iter5_reg <= icmp_ln327_11_reg_3406;
        icmp_ln327_13_reg_3437 <= icmp_ln327_13_fu_1684_p2;
        icmp_ln327_13_reg_3437_pp0_iter5_reg <= icmp_ln327_13_reg_3437;
        icmp_ln327_14_reg_3447 <= icmp_ln327_14_fu_1708_p2;
        icmp_ln327_14_reg_3447_pp0_iter5_reg <= icmp_ln327_14_reg_3447;
        icmp_ln327_16_reg_3478 <= icmp_ln327_16_fu_1804_p2;
        icmp_ln327_16_reg_3478_pp0_iter5_reg <= icmp_ln327_16_reg_3478;
        icmp_ln327_17_reg_3488 <= icmp_ln327_17_fu_1828_p2;
        icmp_ln327_17_reg_3488_pp0_iter5_reg <= icmp_ln327_17_reg_3488;
        icmp_ln327_1_reg_3268 <= icmp_ln327_1_fu_1194_p2;
        icmp_ln327_1_reg_3268_pp0_iter5_reg <= icmp_ln327_1_reg_3268;
        icmp_ln327_2_reg_3278 <= icmp_ln327_2_fu_1218_p2;
        icmp_ln327_2_reg_3278_pp0_iter5_reg <= icmp_ln327_2_reg_3278;
        icmp_ln327_4_reg_3314 <= icmp_ln327_4_fu_1324_p2;
        icmp_ln327_4_reg_3314_pp0_iter5_reg <= icmp_ln327_4_reg_3314;
        icmp_ln327_5_reg_3324 <= icmp_ln327_5_fu_1348_p2;
        icmp_ln327_5_reg_3324_pp0_iter5_reg <= icmp_ln327_5_reg_3324;
        icmp_ln327_7_reg_3355 <= icmp_ln327_7_fu_1444_p2;
        icmp_ln327_7_reg_3355_pp0_iter5_reg <= icmp_ln327_7_reg_3355;
        icmp_ln327_8_reg_3365 <= icmp_ln327_8_fu_1468_p2;
        icmp_ln327_8_reg_3365_pp0_iter5_reg <= icmp_ln327_8_reg_3365;
        icmp_ln329_1_reg_3329 <= icmp_ln329_1_fu_1354_p2;
        icmp_ln329_1_reg_3329_pp0_iter5_reg <= icmp_ln329_1_reg_3329;
        icmp_ln329_2_reg_3370 <= icmp_ln329_2_fu_1474_p2;
        icmp_ln329_2_reg_3370_pp0_iter5_reg <= icmp_ln329_2_reg_3370;
        icmp_ln329_3_reg_3411 <= icmp_ln329_3_fu_1594_p2;
        icmp_ln329_3_reg_3411_pp0_iter5_reg <= icmp_ln329_3_reg_3411;
        icmp_ln329_4_reg_3452 <= icmp_ln329_4_fu_1714_p2;
        icmp_ln329_4_reg_3452_pp0_iter5_reg <= icmp_ln329_4_reg_3452;
        icmp_ln329_5_reg_3493 <= icmp_ln329_5_fu_1834_p2;
        icmp_ln329_5_reg_3493_pp0_iter5_reg <= icmp_ln329_5_reg_3493;
        icmp_ln329_reg_3283 <= icmp_ln329_fu_1224_p2;
        icmp_ln329_reg_3283_pp0_iter5_reg <= icmp_ln329_reg_3283;
        icmp_ln336_1_reg_3575 <= icmp_ln336_1_fu_2263_p2;
        icmp_ln336_3_reg_3635 <= icmp_ln336_3_fu_2786_p2;
        icmp_ln336_4_reg_3645 <= icmp_ln336_4_fu_2798_p2;
        icmp_ln336_reg_3570 <= icmp_ln336_fu_2163_p2;
        inValue_reg_2979_pp0_iter2_reg <= inValue_reg_2979;
        inValue_reg_2979_pp0_iter3_reg <= inValue_reg_2979_pp0_iter2_reg;
        len_10_reg_3498 <= len_10_fu_1873_p3;
        len_17_reg_3299 <= len_17_fu_1310_p2;
        len_22_reg_3512 <= len_22_fu_1920_p3;
        len_28_reg_3334 <= len_28_fu_1418_p3;
        len_32_reg_3531 <= len_32_fu_1959_p3;
        len_40_reg_3375 <= len_40_fu_1538_p3;
        len_44_reg_3542 <= len_44_fu_1993_p3;
        len_52_reg_3416 <= len_52_fu_1658_p3;
        len_56_reg_3553 <= len_56_fu_2027_p3;
        len_5_reg_3253 <= len_5_fu_1180_p2;
        len_64_reg_3457 <= len_64_fu_1778_p3;
        len_68_reg_3564 <= len_68_fu_2061_p3;
        len_74_reg_3591 <= len_74_fu_2377_p9;
        len_75_reg_3602 <= len_75_fu_2497_p9;
        len_76_reg_3613 <= len_76_fu_2617_p9;
        len_76_reg_3613_pp0_iter7_reg <= len_76_reg_3613;
        len_77_reg_3624 <= len_77_fu_2737_p9;
        len_77_reg_3624_pp0_iter7_reg <= len_77_reg_3624;
        match_length_2_reg_3580 <= match_length_2_fu_2269_p3;
        match_length_6_reg_3640 <= match_length_6_fu_2791_p3;
        match_offset_2_reg_3519 <= match_offset_2_fu_1928_p2;
        match_offset_2_reg_3519_pp0_iter6_reg <= match_offset_2_reg_3519;
        match_offset_4_reg_3586 <= match_offset_4_fu_2299_p2;
        match_offset_5_reg_3630 <= match_offset_5_fu_2779_p3;
        match_offset_reg_3505 <= match_offset_fu_1881_p2;
        match_offset_reg_3505_pp0_iter6_reg <= match_offset_reg_3505;
        nextVal_strobe_reg_456_pp0_iter2_reg <= nextVal_strobe_reg_456_pp0_iter1_reg;
        nextVal_strobe_reg_456_pp0_iter3_reg <= nextVal_strobe_reg_456_pp0_iter2_reg;
        nextVal_strobe_reg_456_pp0_iter4_reg <= nextVal_strobe_reg_456_pp0_iter3_reg;
        nextVal_strobe_reg_456_pp0_iter5_reg <= nextVal_strobe_reg_456_pp0_iter4_reg;
        nextVal_strobe_reg_456_pp0_iter6_reg <= nextVal_strobe_reg_456_pp0_iter5_reg;
        nextVal_strobe_reg_456_pp0_iter7_reg <= nextVal_strobe_reg_456_pp0_iter6_reg;
        present_window_63_reg_2919_pp0_iter2_reg <= present_window_63_reg_2919;
        present_window_63_reg_2919_pp0_iter3_reg <= present_window_63_reg_2919_pp0_iter2_reg;
        present_window_63_reg_2919_pp0_iter4_reg <= present_window_63_reg_2919_pp0_iter3_reg;
        present_window_63_reg_2919_pp0_iter5_reg <= present_window_63_reg_2919_pp0_iter4_reg;
        present_window_63_reg_2919_pp0_iter6_reg <= present_window_63_reg_2919_pp0_iter5_reg;
        present_window_64_reg_2931_pp0_iter2_reg <= present_window_64_reg_2931;
        present_window_64_reg_2931_pp0_iter3_reg <= present_window_64_reg_2931_pp0_iter2_reg;
        present_window_64_reg_2931_pp0_iter4_reg <= present_window_64_reg_2931_pp0_iter3_reg;
        present_window_64_reg_2931_pp0_iter5_reg <= present_window_64_reg_2931_pp0_iter4_reg;
        present_window_64_reg_2931_pp0_iter6_reg <= present_window_64_reg_2931_pp0_iter5_reg;
        present_window_65_reg_2943_pp0_iter2_reg <= present_window_65_reg_2943;
        present_window_65_reg_2943_pp0_iter3_reg <= present_window_65_reg_2943_pp0_iter2_reg;
        present_window_65_reg_2943_pp0_iter4_reg <= present_window_65_reg_2943_pp0_iter3_reg;
        present_window_65_reg_2943_pp0_iter5_reg <= present_window_65_reg_2943_pp0_iter4_reg;
        present_window_65_reg_2943_pp0_iter6_reg <= present_window_65_reg_2943_pp0_iter5_reg;
        present_window_66_reg_2955_pp0_iter2_reg <= present_window_66_reg_2955;
        present_window_66_reg_2955_pp0_iter3_reg <= present_window_66_reg_2955_pp0_iter2_reg;
        present_window_66_reg_2955_pp0_iter4_reg <= present_window_66_reg_2955_pp0_iter3_reg;
        present_window_66_reg_2955_pp0_iter5_reg <= present_window_66_reg_2955_pp0_iter4_reg;
        present_window_66_reg_2955_pp0_iter6_reg <= present_window_66_reg_2955_pp0_iter5_reg;
        present_window_load_reg_2967_pp0_iter2_reg <= present_window_load_reg_2967;
        present_window_load_reg_2967_pp0_iter3_reg <= present_window_load_reg_2967_pp0_iter2_reg;
        present_window_load_reg_2967_pp0_iter4_reg <= present_window_load_reg_2967_pp0_iter3_reg;
        present_window_load_reg_2967_pp0_iter5_reg <= present_window_load_reg_2967_pp0_iter4_reg;
        present_window_load_reg_2967_pp0_iter6_reg <= present_window_load_reg_2967_pp0_iter5_reg;
        present_window_load_reg_2967_pp0_iter7_reg <= present_window_load_reg_2967_pp0_iter6_reg;
        tmp_10_reg_3097 <= {{dict_q1[119:112]}};
        tmp_11_reg_3107 <= {{dict_q1[151:144]}};
        tmp_12_reg_3112 <= {{dict_q1[159:152]}};
        tmp_17_reg_3117 <= {{dict_q1[167:160]}};
        tmp_18_reg_3122 <= {{dict_q1[175:168]}};
        tmp_19_reg_3127 <= {{dict_q1[183:176]}};
        tmp_1_reg_3047 <= {{dict_q1[23:16]}};
        tmp_20_reg_3132 <= {{dict_q1[191:184]}};
        tmp_22_reg_3142 <= {{dict_q1[223:216]}};
        tmp_23_reg_3147 <= {{dict_q1[231:224]}};
        tmp_24_reg_3152 <= {{dict_q1[239:232]}};
        tmp_25_reg_3157 <= {{dict_q1[247:240]}};
        tmp_26_reg_3162 <= {{dict_q1[255:248]}};
        tmp_27_reg_3167 <= {{dict_q1[263:256]}};
        tmp_29_reg_3177 <= {{dict_q1[295:288]}};
        tmp_2_reg_3052 <= {{dict_q1[31:24]}};
        tmp_30_reg_3182 <= {{dict_q1[303:296]}};
        tmp_31_reg_3187 <= {{dict_q1[311:304]}};
        tmp_32_reg_3192 <= {{dict_q1[319:312]}};
        tmp_33_reg_3197 <= {{dict_q1[327:320]}};
        tmp_34_reg_3202 <= {{dict_q1[335:328]}};
        tmp_36_reg_3212 <= {{dict_q1[367:360]}};
        tmp_37_reg_3217 <= {{dict_q1[375:368]}};
        tmp_38_reg_3222 <= {{dict_q1[383:376]}};
        tmp_39_reg_3227 <= {{dict_q1[391:384]}};
        tmp_3_reg_3057 <= {{dict_q1[39:32]}};
        tmp_40_reg_3232 <= {{dict_q1[399:392]}};
        tmp_41_reg_3237 <= {{dict_q1[407:400]}};
        tmp_4_reg_3062 <= {{dict_q1[47:40]}};
        tmp_5_reg_3072 <= {{dict_q1[79:72]}};
        tmp_6_reg_3077 <= {{dict_q1[87:80]}};
        tmp_7_reg_3082 <= {{dict_q1[95:88]}};
        tmp_8_reg_3087 <= {{dict_q1[103:96]}};
        tmp_9_reg_3092 <= {{dict_q1[111:104]}};
        tmp_s_reg_3042 <= {{dict_q1[15:8]}};
        trunc_ln302_reg_3022 <= trunc_ln302_fu_653_p1;
        trunc_ln307_reg_3027 <= trunc_ln307_fu_657_p1;
        trunc_ln321_reg_3037 <= trunc_ln321_fu_671_p1;
        trunc_ln327_1_reg_3319 <= trunc_ln327_1_fu_1334_p1;
        trunc_ln327_2_reg_3360 <= trunc_ln327_2_fu_1454_p1;
        trunc_ln327_2_reg_3360_pp0_iter5_reg <= trunc_ln327_2_reg_3360;
        trunc_ln327_3_reg_3401 <= trunc_ln327_3_fu_1574_p1;
        trunc_ln327_3_reg_3401_pp0_iter5_reg <= trunc_ln327_3_reg_3401;
        trunc_ln327_4_reg_3442 <= trunc_ln327_4_fu_1694_p1;
        trunc_ln327_4_reg_3442_pp0_iter5_reg <= trunc_ln327_4_reg_3442;
        trunc_ln327_5_reg_3483 <= trunc_ln327_5_fu_1814_p1;
        trunc_ln327_5_reg_3483_pp0_iter5_reg <= trunc_ln327_5_reg_3483;
        trunc_ln327_reg_3273 <= trunc_ln327_fu_1204_p1;
        zext_ln317_1_reg_3288[1 : 0] <= zext_ln317_1_fu_1296_p1[1 : 0];
        zext_ln317_reg_3242[1 : 0] <= zext_ln317_fu_1166_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        hash_reg_2995 <= hash_fu_599_p2;
        inValue_reg_2979 <= lclBufStream_dout;
        nextVal_strobe_reg_456_pp0_iter1_reg <= nextVal_strobe_reg_456;
        present_window_load_reg_2967 <= present_window_fu_310;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_63_reg_2919 <= present_window_59_fu_314;
        present_window_64_reg_2931 <= present_window_60_fu_318;
        present_window_65_reg_2943 <= present_window_61_fu_322;
        present_window_66_reg_2955 <= present_window_62_fu_326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_nextVal_strobe_phi_fu_459_p4 == 1'd0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (nextVal_strobe_reg_456 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2237)) begin
            ap_phi_mux_nextVal_strobe_phi_fu_459_p4 = downStream_0_dout[32'd8];
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_nextVal_strobe_phi_fu_459_p4 = empty_52;
        end else begin
            ap_phi_mux_nextVal_strobe_phi_fu_459_p4 = nextVal_strobe_reg_456;
        end
    end else begin
        ap_phi_mux_nextVal_strobe_phi_fu_459_p4 = nextVal_strobe_reg_456;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (nextVal_strobe_reg_456_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        compressedStream_blk_n = compressedStream_full_n;
    end else begin
        compressedStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (nextVal_strobe_reg_456_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        compressedStream_write_local = 1'b1;
    end else begin
        compressedStream_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dict_ce0_local = 1'b1;
    end else begin
        dict_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dict_ce1_local = 1'b1;
    end else begin
        dict_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (nextVal_strobe_reg_456_pp0_iter3_reg == 1'd1))) begin
        dict_we0_local = 1'b1;
    end else begin
        dict_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        downStream_0_blk_n = downStream_0_empty_n;
    end else begin
        downStream_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        downStream_0_read_local = 1'b1;
    end else begin
        downStream_0_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lclBufStream_i_blk_n = lclBufStream_empty_n;
    end else begin
        lclBufStream_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lclBufStream_o_blk_n = lclBufStream_full_n;
    end else begin
        lclBufStream_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lclBufStream_read_local = 1'b1;
    end else begin
        lclBufStream_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lclBufStream_write_local = 1'b1;
    end else begin
        lclBufStream_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (nextVal_strobe_reg_456_pp0_iter6_reg == 1'd0))) begin
        present_window_163_out_ap_vld = 1'b1;
    end else begin
        present_window_163_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (nextVal_strobe_reg_456_pp0_iter6_reg == 1'd0))) begin
        present_window_164_out_ap_vld = 1'b1;
    end else begin
        present_window_164_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (nextVal_strobe_reg_456_pp0_iter6_reg == 1'd0))) begin
        present_window_165_out_ap_vld = 1'b1;
    end else begin
        present_window_165_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (nextVal_strobe_reg_456_pp0_iter6_reg == 1'd0))) begin
        present_window_166_out_ap_vld = 1'b1;
    end else begin
        present_window_166_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (nextVal_strobe_reg_456_pp0_iter6_reg == 1'd0))) begin
        present_window_167_out_ap_vld = 1'b1;
    end else begin
        present_window_167_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln276_fu_642_p2 = ($signed(iIdx_1_fu_302) + $signed(32'd4294967291));

assign add_ln328_4_fu_2539_p2 = ($signed(trunc_ln327_4_reg_3442_pp0_iter5_reg) + $signed(16'd65535));

assign add_ln328_5_fu_2659_p2 = ($signed(trunc_ln327_5_reg_3483_pp0_iter5_reg) + $signed(16'd65535));

assign add_ln328_fu_2419_p2 = ($signed(trunc_ln327_3_reg_3401_pp0_iter5_reg) + $signed(16'd65535));

assign and_ln328_10_fu_2345_p2 = (icmp_ln327_6_fu_2293_p2 & and_ln328_9_fu_2339_p2);

assign and_ln328_11_fu_2351_p2 = (and_ln328_8_fu_2335_p2 & and_ln328_10_fu_2345_p2);

assign and_ln328_12_fu_2455_p2 = (icmp_ln327_11_reg_3406_pp0_iter5_reg & icmp_ln327_10_reg_3396_pp0_iter5_reg);

assign and_ln328_13_fu_2459_p2 = (xor_ln329_3_fu_2430_p2 & icmp_ln328_3_fu_2424_p2);

assign and_ln328_14_fu_2465_p2 = (icmp_ln327_9_fu_2413_p2 & and_ln328_13_fu_2459_p2);

assign and_ln328_15_fu_2471_p2 = (and_ln328_14_fu_2465_p2 & and_ln328_12_fu_2455_p2);

assign and_ln328_16_fu_2575_p2 = (icmp_ln327_14_reg_3447_pp0_iter5_reg & icmp_ln327_13_reg_3437_pp0_iter5_reg);

assign and_ln328_17_fu_2579_p2 = (xor_ln329_4_fu_2550_p2 & icmp_ln328_4_fu_2544_p2);

assign and_ln328_18_fu_2585_p2 = (icmp_ln327_12_fu_2533_p2 & and_ln328_17_fu_2579_p2);

assign and_ln328_19_fu_2591_p2 = (and_ln328_18_fu_2585_p2 & and_ln328_16_fu_2575_p2);

assign and_ln328_1_fu_2106_p2 = (xor_ln329_fu_2079_p2 & icmp_ln328_fu_2074_p2);

assign and_ln328_20_fu_2695_p2 = (icmp_ln327_17_reg_3488_pp0_iter5_reg & icmp_ln327_16_reg_3478_pp0_iter5_reg);

assign and_ln328_21_fu_2699_p2 = (xor_ln329_5_fu_2670_p2 & icmp_ln328_5_fu_2664_p2);

assign and_ln328_22_fu_2705_p2 = (icmp_ln327_15_fu_2653_p2 & and_ln328_21_fu_2699_p2);

assign and_ln328_23_fu_2711_p2 = (and_ln328_22_fu_2705_p2 & and_ln328_20_fu_2695_p2);

assign and_ln328_2_fu_2112_p2 = (icmp_ln327_fu_2069_p2 & and_ln328_1_fu_2106_p2);

assign and_ln328_3_fu_2118_p2 = (and_ln328_fu_2102_p2 & and_ln328_2_fu_2112_p2);

assign and_ln328_4_fu_2202_p2 = (icmp_ln327_5_reg_3324_pp0_iter5_reg & icmp_ln327_4_reg_3314_pp0_iter5_reg);

assign and_ln328_5_fu_2206_p2 = (xor_ln329_1_fu_2179_p2 & icmp_ln328_1_fu_2174_p2);

assign and_ln328_6_fu_2212_p2 = (icmp_ln327_3_fu_2169_p2 & and_ln328_5_fu_2206_p2);

assign and_ln328_7_fu_2218_p2 = (and_ln328_6_fu_2212_p2 & and_ln328_4_fu_2202_p2);

assign and_ln328_8_fu_2335_p2 = (icmp_ln327_8_reg_3365_pp0_iter5_reg & icmp_ln327_7_reg_3355_pp0_iter5_reg);

assign and_ln328_9_fu_2339_p2 = (xor_ln329_2_fu_2310_p2 & icmp_ln328_2_fu_2304_p2);

assign and_ln328_fu_2102_p2 = (icmp_ln327_2_reg_3278_pp0_iter5_reg & icmp_ln327_1_reg_3268_pp0_iter5_reg);

assign and_ln330_1_fu_2224_p2 = (icmp_ln330_2_fu_2184_p2 & and_ln328_7_fu_2218_p2);

assign and_ln330_2_fu_2357_p2 = (icmp_ln330_4_fu_2315_p2 & and_ln328_11_fu_2351_p2);

assign and_ln330_3_fu_2477_p2 = (icmp_ln330_6_fu_2435_p2 & and_ln328_15_fu_2471_p2);

assign and_ln330_4_fu_2597_p2 = (icmp_ln330_8_fu_2555_p2 & and_ln328_19_fu_2591_p2);

assign and_ln330_5_fu_2717_p2 = (icmp_ln330_10_fu_2675_p2 & and_ln328_23_fu_2711_p2);

assign and_ln330_fu_2124_p2 = (icmp_ln330_fu_2084_p2 & and_ln328_3_fu_2118_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((downStream_0_empty_n == 1'b0) & (nextVal_strobe_reg_456 == 1'd1)) | ((lclBufStream_full_n == 1'b0) & (nextVal_strobe_reg_456 == 1'd1)) | ((nextVal_strobe_reg_456 == 1'd1) & (lclBufStream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = ((nextVal_strobe_reg_456_pp0_iter7_reg == 1'd1) & (compressedStream_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2237 = ((1'b0 == ap_block_pp0_stage0) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2244 = ((1'b0 == ap_block_pp0_stage0_11001) & (nextVal_strobe_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_125 = (nextVal_strobe_reg_456_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_73 = (nextVal_strobe_reg_456_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_77 = (nextVal_strobe_reg_456_pp0_iter2_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign compressedStream_din = tmp_43_fu_2842_p5;

assign compressedStream_write = compressedStream_write_local;

assign currIdx_fu_648_p2 = (add_ln276_fu_642_p2 + empty);

assign dictWriteValue_fu_1086_p9 = {{{{{{{{trunc_ln302_reg_3022}, {trunc_ln307_reg_3027}}, {inValue_reg_2979_pp0_iter3_reg}}, {present_window_66_reg_2955_pp0_iter3_reg}}, {present_window_65_reg_2943_pp0_iter3_reg}}, {present_window_64_reg_2931_pp0_iter3_reg}}, {present_window_63_reg_2919_pp0_iter3_reg}}, {present_window_load_reg_2967_pp0_iter3_reg}};

assign dict_address0 = dict_addr_reg_3000_pp0_iter3_reg;

assign dict_address1 = zext_ln301_fu_635_p1;

assign dict_ce0 = dict_ce0_local;

assign dict_ce1 = dict_ce1_local;

assign dict_d0 = dictWriteValue_fu_1086_p9;

assign dict_we0 = dict_we0_local;

assign done_10_fu_1370_p2 = (len_24_fu_1362_p2 ^ 1'd1);

assign done_11_fu_1380_p2 = (icmp_ln321_13_fu_1376_p2 | done_10_fu_1370_p2);

assign done_12_fu_1406_p2 = (icmp_ln321_14_fu_1402_p2 | done_11_fu_1380_p2);

assign done_13_fu_1430_p2 = (icmp_ln321_15_fu_1426_p2 | done_12_fu_1406_p2);

assign done_14_fu_1949_p2 = (icmp_ln321_16_reg_3345 | done_13_reg_3339);

assign done_15_fu_1490_p2 = (len_36_fu_1482_p2 ^ 1'd1);

assign done_16_fu_1500_p2 = (icmp_ln321_19_fu_1496_p2 | done_15_fu_1490_p2);

assign done_17_fu_1526_p2 = (icmp_ln321_20_fu_1522_p2 | done_16_fu_1500_p2);

assign done_18_fu_1550_p2 = (icmp_ln321_21_fu_1546_p2 | done_17_fu_1526_p2);

assign done_19_fu_1983_p2 = (icmp_ln321_22_reg_3386 | done_18_reg_3380);

assign done_1_fu_1120_p2 = (icmp_ln321_fu_1116_p2 | done_fu_1110_p2);

assign done_20_fu_1610_p2 = (len_48_fu_1602_p2 ^ 1'd1);

assign done_21_fu_1620_p2 = (icmp_ln321_25_fu_1616_p2 | done_20_fu_1610_p2);

assign done_22_fu_1646_p2 = (icmp_ln321_26_fu_1642_p2 | done_21_fu_1620_p2);

assign done_23_fu_1670_p2 = (icmp_ln321_27_fu_1666_p2 | done_22_fu_1646_p2);

assign done_24_fu_2017_p2 = (icmp_ln321_28_reg_3427 | done_23_reg_3421);

assign done_25_fu_1730_p2 = (len_60_fu_1722_p2 ^ 1'd1);

assign done_26_fu_1740_p2 = (icmp_ln321_31_fu_1736_p2 | done_25_fu_1730_p2);

assign done_27_fu_1766_p2 = (icmp_ln321_32_fu_1762_p2 | done_26_fu_1740_p2);

assign done_28_fu_1790_p2 = (icmp_ln321_33_fu_1786_p2 | done_27_fu_1766_p2);

assign done_29_fu_2051_p2 = (icmp_ln321_34_reg_3468 | done_28_reg_3462);

assign done_2_fu_1146_p2 = (icmp_ln321_2_fu_1142_p2 | done_1_fu_1120_p2);

assign done_3_fu_1174_p2 = (icmp_ln321_3_fu_1170_p2 | done_2_fu_1146_p2);

assign done_4_fu_1844_p2 = (icmp_ln321_4_reg_3258 | done_3_reg_3247);

assign done_5_fu_1240_p2 = (len_12_fu_1232_p2 ^ 1'd1);

assign done_6_fu_1250_p2 = (icmp_ln321_7_fu_1246_p2 | done_5_fu_1240_p2);

assign done_7_fu_1276_p2 = (icmp_ln321_8_fu_1272_p2 | done_6_fu_1250_p2);

assign done_8_fu_1304_p2 = (icmp_ln321_9_fu_1300_p2 | done_7_fu_1276_p2);

assign done_9_fu_1891_p2 = (icmp_ln321_10_reg_3304 | done_8_reg_3293);

assign done_fu_1110_p2 = (len_fu_1102_p2 ^ 1'd1);

assign downStream_0_read = downStream_0_read_local;

assign hash_fu_599_p2 = (zext_ln294_2_fu_595_p1 ^ shl_ln_fu_533_p3);

assign iIdx_fu_1075_p2 = (iIdx_1_fu_302 + 32'd1);

assign icmp_ln321_10_fu_1316_p2 = ((tmp_9_reg_3092 != present_window_66_reg_2955_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_11_fu_1320_p2 = ((tmp_10_reg_3097 != inValue_reg_2979_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_13_fu_1376_p2 = ((tmp_12_reg_3112 != present_window_63_reg_2919_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_14_fu_1402_p2 = ((tmp_17_reg_3117 != present_window_64_reg_2931_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_15_fu_1426_p2 = ((tmp_18_reg_3122 != present_window_65_reg_2943_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_16_fu_1436_p2 = ((tmp_19_reg_3127 != present_window_66_reg_2955_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_17_fu_1440_p2 = ((tmp_20_reg_3132 != inValue_reg_2979_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_19_fu_1496_p2 = ((tmp_23_reg_3147 != present_window_63_reg_2919_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_20_fu_1522_p2 = ((tmp_24_reg_3152 != present_window_64_reg_2931_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_21_fu_1546_p2 = ((tmp_25_reg_3157 != present_window_65_reg_2943_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_22_fu_1556_p2 = ((tmp_26_reg_3162 != present_window_66_reg_2955_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_23_fu_1560_p2 = ((tmp_27_reg_3167 != inValue_reg_2979_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_25_fu_1616_p2 = ((tmp_30_reg_3182 != present_window_63_reg_2919_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_26_fu_1642_p2 = ((tmp_31_reg_3187 != present_window_64_reg_2931_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_27_fu_1666_p2 = ((tmp_32_reg_3192 != present_window_65_reg_2943_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_28_fu_1676_p2 = ((tmp_33_reg_3197 != present_window_66_reg_2955_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_29_fu_1680_p2 = ((tmp_34_reg_3202 != inValue_reg_2979_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_2_fu_1142_p2 = ((tmp_1_reg_3047 != present_window_64_reg_2931_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_31_fu_1736_p2 = ((tmp_37_reg_3217 != present_window_63_reg_2919_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_32_fu_1762_p2 = ((tmp_38_reg_3222 != present_window_64_reg_2931_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_33_fu_1786_p2 = ((tmp_39_reg_3227 != present_window_65_reg_2943_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_34_fu_1796_p2 = ((tmp_40_reg_3232 != present_window_66_reg_2955_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_35_fu_1800_p2 = ((tmp_41_reg_3237 != inValue_reg_2979_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_3_fu_1170_p2 = ((tmp_2_reg_3052 != present_window_65_reg_2943_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_4_fu_1186_p2 = ((tmp_3_reg_3057 != present_window_66_reg_2955_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_5_fu_1190_p2 = ((tmp_4_reg_3062 != inValue_reg_2979_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_7_fu_1246_p2 = ((tmp_6_reg_3077 != present_window_63_reg_2919_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_8_fu_1272_p2 = ((tmp_7_reg_3082 != present_window_64_reg_2931_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_9_fu_1300_p2 = ((tmp_8_reg_3087 != present_window_65_reg_2943_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_1116_p2 = ((tmp_s_reg_3042 != present_window_63_reg_2919_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln327_10_fu_1564_p2 = ((currIdx_reg_3006 > zext_ln319_3_fu_1479_p1) ? 1'b1 : 1'b0);

assign icmp_ln327_11_fu_1588_p2 = ((tmp_28_fu_1578_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_12_fu_2533_p2 = ((len_58_fu_2526_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_13_fu_1684_p2 = ((currIdx_reg_3006 > zext_ln319_4_fu_1599_p1) ? 1'b1 : 1'b0);

assign icmp_ln327_14_fu_1708_p2 = ((tmp_35_fu_1698_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_15_fu_2653_p2 = ((len_70_fu_2646_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_16_fu_1804_p2 = ((currIdx_reg_3006 > zext_ln319_5_fu_1719_p1) ? 1'b1 : 1'b0);

assign icmp_ln327_17_fu_1828_p2 = ((tmp_42_fu_1818_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_1_fu_1194_p2 = ((currIdx_reg_3006 > zext_ln319_fu_1099_p1) ? 1'b1 : 1'b0);

assign icmp_ln327_2_fu_1218_p2 = ((tmp_15_fu_1208_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_3_fu_2169_p2 = ((len_22_reg_3512 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_4_fu_1324_p2 = ((currIdx_reg_3006 > zext_ln319_1_fu_1229_p1) ? 1'b1 : 1'b0);

assign icmp_ln327_5_fu_1348_p2 = ((tmp_16_fu_1338_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_6_fu_2293_p2 = ((len_34_fu_2286_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_7_fu_1444_p2 = ((currIdx_reg_3006 > zext_ln319_2_fu_1359_p1) ? 1'b1 : 1'b0);

assign icmp_ln327_8_fu_1468_p2 = ((tmp_21_fu_1458_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_9_fu_2413_p2 = ((len_46_fu_2406_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_fu_2069_p2 = ((len_10_reg_3498 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln328_1_fu_2174_p2 = ((match_offset_2_reg_3519 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln328_2_fu_2304_p2 = ((match_offset_4_fu_2299_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln328_3_fu_2424_p2 = ((add_ln328_fu_2419_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln328_4_fu_2544_p2 = ((add_ln328_4_fu_2539_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln328_5_fu_2664_p2 = ((add_ln328_5_fu_2659_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_2074_p2 = ((match_offset_reg_3505 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_1_fu_1354_p2 = ((zext_ln319_1_fu_1229_p1 < empty) ? 1'b1 : 1'b0);

assign icmp_ln329_2_fu_1474_p2 = ((zext_ln319_2_fu_1359_p1 < empty) ? 1'b1 : 1'b0);

assign icmp_ln329_3_fu_1594_p2 = ((zext_ln319_3_fu_1479_p1 < empty) ? 1'b1 : 1'b0);

assign icmp_ln329_4_fu_1714_p2 = ((zext_ln319_4_fu_1599_p1 < empty) ? 1'b1 : 1'b0);

assign icmp_ln329_5_fu_1834_p2 = ((zext_ln319_5_fu_1719_p1 < empty) ? 1'b1 : 1'b0);

assign icmp_ln329_fu_1224_p2 = ((zext_ln319_fu_1099_p1 < empty) ? 1'b1 : 1'b0);

assign icmp_ln330_10_fu_2675_p2 = ((len_70_fu_2646_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln330_11_fu_2681_p2 = ((add_ln328_5_fu_2659_p2 < 16'd4097) ? 1'b1 : 1'b0);

assign icmp_ln330_1_fu_2089_p2 = ((match_offset_reg_3505 < 16'd4097) ? 1'b1 : 1'b0);

assign icmp_ln330_2_fu_2184_p2 = ((len_22_reg_3512 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln330_3_fu_2189_p2 = ((match_offset_2_reg_3519 < 16'd4097) ? 1'b1 : 1'b0);

assign icmp_ln330_4_fu_2315_p2 = ((len_34_fu_2286_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln330_5_fu_2321_p2 = ((match_offset_4_fu_2299_p2 < 16'd4097) ? 1'b1 : 1'b0);

assign icmp_ln330_6_fu_2435_p2 = ((len_46_fu_2406_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln330_7_fu_2441_p2 = ((add_ln328_fu_2419_p2 < 16'd4097) ? 1'b1 : 1'b0);

assign icmp_ln330_8_fu_2555_p2 = ((len_58_fu_2526_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln330_9_fu_2561_p2 = ((add_ln328_4_fu_2539_p2 < 16'd4097) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_2084_p2 = ((len_10_reg_3498 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln336_1_fu_2263_p2 = ((len_73_fu_2244_p9 > len_72_fu_2144_p9) ? 1'b1 : 1'b0);

assign icmp_ln336_2_fu_2769_p2 = ((len_74_reg_3591 > match_length_2_reg_3580) ? 1'b1 : 1'b0);

assign icmp_ln336_3_fu_2786_p2 = ((len_75_reg_3602 > match_length_4_fu_2773_p3) ? 1'b1 : 1'b0);

assign icmp_ln336_4_fu_2798_p2 = ((len_76_reg_3613 > match_length_6_fu_2791_p3) ? 1'b1 : 1'b0);

assign icmp_ln336_5_fu_2819_p2 = ((len_77_reg_3624_pp0_iter7_reg > match_length_8_fu_2808_p3) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_2163_p2 = ((len_72_fu_2144_p9 != 3'd0) ? 1'b1 : 1'b0);

assign lclBufStream_din = nextVal_data_fu_306;

assign lclBufStream_read = lclBufStream_read_local;

assign lclBufStream_write = lclBufStream_write_local;

assign len_10_fu_1873_p3 = ((or_ln321_fu_1862_p2[0:0] == 1'b1) ? len_8_fu_1854_p3 : len_9_fu_1867_p2);

assign len_12_fu_1232_p2 = ((tmp_5_reg_3072 == present_window_load_reg_2967_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign len_13_fu_1256_p3 = ((len_12_fu_1232_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_14_fu_1264_p3 = ((done_6_fu_1250_p2[0:0] == 1'b1) ? zext_ln321_1_fu_1236_p1 : len_13_fu_1256_p3);

assign len_15_fu_1282_p2 = (len_14_fu_1264_p3 + 2'd1);

assign len_16_fu_1288_p3 = ((done_7_fu_1276_p2[0:0] == 1'b1) ? len_14_fu_1264_p3 : len_15_fu_1282_p2);

assign len_17_fu_1310_p2 = (zext_ln317_1_fu_1296_p1 + 3'd1);

assign len_18_fu_1886_p3 = ((done_8_reg_3293[0:0] == 1'b1) ? zext_ln317_1_reg_3288 : len_17_reg_3299);

assign len_19_fu_1895_p2 = (len_18_fu_1886_p3 + 3'd1);

assign len_1_fu_1126_p3 = ((len_fu_1102_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_20_fu_1901_p3 = ((done_9_fu_1891_p2[0:0] == 1'b1) ? len_18_fu_1886_p3 : len_19_fu_1895_p2);

assign len_21_fu_1914_p2 = (len_20_fu_1901_p3 + 3'd1);

assign len_22_fu_1920_p3 = ((or_ln321_9_fu_1909_p2[0:0] == 1'b1) ? len_20_fu_1901_p3 : len_21_fu_1914_p2);

assign len_24_fu_1362_p2 = ((tmp_11_reg_3107 == present_window_load_reg_2967_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign len_25_fu_1386_p3 = ((len_24_fu_1362_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_26_fu_1394_p3 = ((done_11_fu_1380_p2[0:0] == 1'b1) ? zext_ln321_2_fu_1366_p1 : len_25_fu_1386_p3);

assign len_27_fu_1412_p2 = (len_26_fu_1394_p3 + 2'd1);

assign len_28_fu_1418_p3 = ((done_12_fu_1406_p2[0:0] == 1'b1) ? len_26_fu_1394_p3 : len_27_fu_1412_p2);

assign len_29_fu_1936_p2 = (zext_ln317_2_fu_1933_p1 + 3'd1);

assign len_2_fu_1134_p3 = ((done_1_fu_1120_p2[0:0] == 1'b1) ? zext_ln321_fu_1106_p1 : len_1_fu_1126_p3);

assign len_30_fu_1942_p3 = ((done_13_reg_3339[0:0] == 1'b1) ? zext_ln317_2_fu_1933_p1 : len_29_fu_1936_p2);

assign len_31_fu_1953_p2 = (len_30_fu_1942_p3 + 3'd1);

assign len_32_fu_1959_p3 = ((done_14_fu_1949_p2[0:0] == 1'b1) ? len_30_fu_1942_p3 : len_31_fu_1953_p2);

assign len_33_fu_2281_p2 = (len_32_reg_3531 + 3'd1);

assign len_34_fu_2286_p3 = ((or_ln321_14_fu_2277_p2[0:0] == 1'b1) ? len_32_reg_3531 : len_33_fu_2281_p2);

assign len_36_fu_1482_p2 = ((tmp_22_reg_3142 == present_window_load_reg_2967_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign len_37_fu_1506_p3 = ((len_36_fu_1482_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_38_fu_1514_p3 = ((done_16_fu_1500_p2[0:0] == 1'b1) ? zext_ln321_3_fu_1486_p1 : len_37_fu_1506_p3);

assign len_39_fu_1532_p2 = (len_38_fu_1514_p3 + 2'd1);

assign len_3_fu_1152_p2 = (len_2_fu_1134_p3 + 2'd1);

assign len_40_fu_1538_p3 = ((done_17_fu_1526_p2[0:0] == 1'b1) ? len_38_fu_1514_p3 : len_39_fu_1532_p2);

assign len_41_fu_1970_p2 = (zext_ln317_3_fu_1967_p1 + 3'd1);

assign len_42_fu_1976_p3 = ((done_18_reg_3380[0:0] == 1'b1) ? zext_ln317_3_fu_1967_p1 : len_41_fu_1970_p2);

assign len_43_fu_1987_p2 = (len_42_fu_1976_p3 + 3'd1);

assign len_44_fu_1993_p3 = ((done_19_fu_1983_p2[0:0] == 1'b1) ? len_42_fu_1976_p3 : len_43_fu_1987_p2);

assign len_45_fu_2401_p2 = (len_44_reg_3542 + 3'd1);

assign len_46_fu_2406_p3 = ((or_ln321_19_fu_2397_p2[0:0] == 1'b1) ? len_44_reg_3542 : len_45_fu_2401_p2);

assign len_48_fu_1602_p2 = ((tmp_29_reg_3177 == present_window_load_reg_2967_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign len_49_fu_1626_p3 = ((len_48_fu_1602_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_4_fu_1158_p3 = ((done_2_fu_1146_p2[0:0] == 1'b1) ? len_2_fu_1134_p3 : len_3_fu_1152_p2);

assign len_50_fu_1634_p3 = ((done_21_fu_1620_p2[0:0] == 1'b1) ? zext_ln321_4_fu_1606_p1 : len_49_fu_1626_p3);

assign len_51_fu_1652_p2 = (len_50_fu_1634_p3 + 2'd1);

assign len_52_fu_1658_p3 = ((done_22_fu_1646_p2[0:0] == 1'b1) ? len_50_fu_1634_p3 : len_51_fu_1652_p2);

assign len_53_fu_2004_p2 = (zext_ln317_4_fu_2001_p1 + 3'd1);

assign len_54_fu_2010_p3 = ((done_23_reg_3421[0:0] == 1'b1) ? zext_ln317_4_fu_2001_p1 : len_53_fu_2004_p2);

assign len_55_fu_2021_p2 = (len_54_fu_2010_p3 + 3'd1);

assign len_56_fu_2027_p3 = ((done_24_fu_2017_p2[0:0] == 1'b1) ? len_54_fu_2010_p3 : len_55_fu_2021_p2);

assign len_57_fu_2521_p2 = (len_56_reg_3553 + 3'd1);

assign len_58_fu_2526_p3 = ((or_ln321_24_fu_2517_p2[0:0] == 1'b1) ? len_56_reg_3553 : len_57_fu_2521_p2);

assign len_5_fu_1180_p2 = (zext_ln317_fu_1166_p1 + 3'd1);

assign len_60_fu_1722_p2 = ((tmp_36_reg_3212 == present_window_load_reg_2967_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign len_61_fu_1746_p3 = ((len_60_fu_1722_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_62_fu_1754_p3 = ((done_26_fu_1740_p2[0:0] == 1'b1) ? zext_ln321_5_fu_1726_p1 : len_61_fu_1746_p3);

assign len_63_fu_1772_p2 = (len_62_fu_1754_p3 + 2'd1);

assign len_64_fu_1778_p3 = ((done_27_fu_1766_p2[0:0] == 1'b1) ? len_62_fu_1754_p3 : len_63_fu_1772_p2);

assign len_65_fu_2038_p2 = (zext_ln317_5_fu_2035_p1 + 3'd1);

assign len_66_fu_2044_p3 = ((done_28_reg_3462[0:0] == 1'b1) ? zext_ln317_5_fu_2035_p1 : len_65_fu_2038_p2);

assign len_67_fu_2055_p2 = (len_66_fu_2044_p3 + 3'd1);

assign len_68_fu_2061_p3 = ((done_29_fu_2051_p2[0:0] == 1'b1) ? len_66_fu_2044_p3 : len_67_fu_2055_p2);

assign len_69_fu_2641_p2 = (len_68_reg_3564 + 3'd1);

assign len_6_fu_1839_p3 = ((done_3_reg_3247[0:0] == 1'b1) ? zext_ln317_reg_3242 : len_5_reg_3253);

assign len_70_fu_2646_p3 = ((or_ln321_29_fu_2637_p2[0:0] == 1'b1) ? len_68_reg_3564 : len_69_fu_2641_p2);

assign len_72_fu_2144_p2 = ((icmp_ln330_1_fu_2089_p2[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign len_72_fu_2144_p7 = 'bx;

assign len_72_fu_2144_p8 = {{and_ln330_fu_2124_p2}, {xor_ln328_fu_2130_p2}};

assign len_73_fu_2244_p2 = ((icmp_ln330_3_fu_2189_p2[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign len_73_fu_2244_p7 = 'bx;

assign len_73_fu_2244_p8 = {{and_ln330_1_fu_2224_p2}, {xor_ln328_1_fu_2230_p2}};

assign len_74_fu_2377_p2 = ((icmp_ln330_5_fu_2321_p2[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign len_74_fu_2377_p7 = 'bx;

assign len_74_fu_2377_p8 = {{and_ln330_2_fu_2357_p2}, {xor_ln328_2_fu_2363_p2}};

assign len_75_fu_2497_p2 = ((icmp_ln330_7_fu_2441_p2[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign len_75_fu_2497_p7 = 'bx;

assign len_75_fu_2497_p8 = {{and_ln330_3_fu_2477_p2}, {xor_ln328_3_fu_2483_p2}};

assign len_76_fu_2617_p2 = ((icmp_ln330_9_fu_2561_p2[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign len_76_fu_2617_p7 = 'bx;

assign len_76_fu_2617_p8 = {{and_ln330_4_fu_2597_p2}, {xor_ln328_4_fu_2603_p2}};

assign len_77_fu_2737_p2 = ((icmp_ln330_11_fu_2681_p2[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign len_77_fu_2737_p7 = 'bx;

assign len_77_fu_2737_p8 = {{and_ln330_5_fu_2717_p2}, {xor_ln328_5_fu_2723_p2}};

assign len_7_fu_1848_p2 = (len_6_fu_1839_p3 + 3'd1);

assign len_8_fu_1854_p3 = ((done_4_fu_1844_p2[0:0] == 1'b1) ? len_6_fu_1839_p3 : len_7_fu_1848_p2);

assign len_9_fu_1867_p2 = (len_8_fu_1854_p3 + 3'd1);

assign len_fu_1102_p2 = ((trunc_ln321_reg_3037 == present_window_load_reg_2967_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign match_length_10_fu_2824_p3 = ((icmp_ln336_5_fu_2819_p2[0:0] == 1'b1) ? len_77_reg_3624_pp0_iter7_reg : match_length_8_fu_2808_p3);

assign match_length_2_fu_2269_p3 = ((icmp_ln336_1_fu_2263_p2[0:0] == 1'b1) ? len_73_fu_2244_p9 : len_72_fu_2144_p9);

assign match_length_4_fu_2773_p3 = ((icmp_ln336_2_fu_2769_p2[0:0] == 1'b1) ? len_74_reg_3591 : match_length_2_reg_3580);

assign match_length_6_fu_2791_p3 = ((icmp_ln336_3_fu_2786_p2[0:0] == 1'b1) ? len_75_reg_3602 : match_length_4_fu_2773_p3);

assign match_length_8_fu_2808_p3 = ((icmp_ln336_4_reg_3645[0:0] == 1'b1) ? len_76_reg_3613_pp0_iter7_reg : match_length_6_reg_3640);

assign match_offset_1_fu_2757_p3 = ((icmp_ln336_reg_3570[0:0] == 1'b1) ? match_offset_reg_3505_pp0_iter6_reg : 16'd0);

assign match_offset_2_fu_1928_p2 = ($signed(trunc_ln327_1_reg_3319) + $signed(16'd65535));

assign match_offset_3_fu_2763_p3 = ((icmp_ln336_1_reg_3575[0:0] == 1'b1) ? match_offset_2_reg_3519_pp0_iter6_reg : match_offset_1_fu_2757_p3);

assign match_offset_4_fu_2299_p2 = ($signed(trunc_ln327_2_reg_3360_pp0_iter5_reg) + $signed(16'd65535));

assign match_offset_5_fu_2779_p3 = ((icmp_ln336_2_fu_2769_p2[0:0] == 1'b1) ? match_offset_4_reg_3586 : match_offset_3_fu_2763_p3);

assign match_offset_fu_1881_p2 = ($signed(trunc_ln327_reg_3273) + $signed(16'd65535));

assign or_ln321_14_fu_2277_p2 = (icmp_ln321_17_reg_3350_pp0_iter5_reg | done_14_reg_3526);

assign or_ln321_19_fu_2397_p2 = (icmp_ln321_23_reg_3391_pp0_iter5_reg | done_19_reg_3537);

assign or_ln321_24_fu_2517_p2 = (icmp_ln321_29_reg_3432_pp0_iter5_reg | done_24_reg_3548);

assign or_ln321_29_fu_2637_p2 = (icmp_ln321_35_reg_3473_pp0_iter5_reg | done_29_reg_3559);

assign or_ln321_9_fu_1909_p2 = (icmp_ln321_11_reg_3309 | done_9_fu_1891_p2);

assign or_ln321_fu_1862_p2 = (icmp_ln321_5_reg_3263 | done_4_fu_1844_p2);

assign present_window_163_out = present_window_fu_310;

assign present_window_164_out = present_window_63_reg_2919_pp0_iter6_reg;

assign present_window_165_out = present_window_64_reg_2931_pp0_iter6_reg;

assign present_window_166_out = present_window_65_reg_2943_pp0_iter6_reg;

assign present_window_167_out = present_window_66_reg_2955_pp0_iter6_reg;

assign select_ln336_3_fu_2803_p3 = ((icmp_ln336_3_reg_3635[0:0] == 1'b1) ? add_ln328_reg_3597_pp0_iter7_reg : match_offset_5_reg_3630);

assign select_ln336_4_fu_2813_p3 = ((icmp_ln336_4_reg_3645[0:0] == 1'b1) ? add_ln328_4_reg_3608_pp0_iter7_reg : select_ln336_3_fu_2803_p3);

assign select_ln336_5_fu_2835_p3 = ((icmp_ln336_5_fu_2819_p2[0:0] == 1'b1) ? add_ln328_5_reg_3619_pp0_iter7_reg : select_ln336_4_fu_2813_p3);

assign shl_ln293_3_fu_553_p3 = {{present_window_60_fu_318}, {2'd0}};

assign shl_ln293_s_fu_545_p3 = {{present_window_59_fu_314}, {3'd0}};

assign shl_ln8_fu_561_p3 = {{present_window_fu_310}, {1'd0}};

assign shl_ln_fu_533_p3 = {{present_window_fu_310}, {4'd0}};

assign sub_ln327_1_fu_1329_p2 = (currIdx_reg_3006 - zext_ln319_1_fu_1229_p1);

assign sub_ln327_2_fu_1449_p2 = (currIdx_reg_3006 - zext_ln319_2_fu_1359_p1);

assign sub_ln327_3_fu_1569_p2 = (currIdx_reg_3006 - zext_ln319_3_fu_1479_p1);

assign sub_ln327_4_fu_1689_p2 = (currIdx_reg_3006 - zext_ln319_4_fu_1599_p1);

assign sub_ln327_5_fu_1809_p2 = (currIdx_reg_3006 - zext_ln319_5_fu_1719_p1);

assign sub_ln327_fu_1199_p2 = (currIdx_reg_3006 - zext_ln319_fu_1099_p1);

assign tmp_15_fu_1208_p4 = {{sub_ln327_fu_1199_p2[31:15]}};

assign tmp_16_fu_1338_p4 = {{sub_ln327_1_fu_1329_p2[31:15]}};

assign tmp_21_fu_1458_p4 = {{sub_ln327_2_fu_1449_p2[31:15]}};

assign tmp_28_fu_1578_p4 = {{sub_ln327_3_fu_1569_p2[31:15]}};

assign tmp_35_fu_1698_p4 = {{sub_ln327_4_fu_1689_p2[31:15]}};

assign tmp_42_fu_1818_p4 = {{sub_ln327_5_fu_1809_p2[31:15]}};

assign tmp_43_fu_2842_p5 = {{{{{{1'd1}, {select_ln336_5_fu_2835_p3}}}, {zext_ln336_fu_2831_p1}}}, {present_window_load_reg_2967_pp0_iter7_reg}};

assign trunc_ln245_fu_521_p1 = downStream_0_dout[7:0];

assign trunc_ln302_fu_653_p1 = dict_q1[359:0];

assign trunc_ln307_fu_657_p1 = currIdx_fu_648_p2[23:0];

assign trunc_ln321_fu_671_p1 = dict_q1[7:0];

assign trunc_ln327_1_fu_1334_p1 = sub_ln327_1_fu_1329_p2[15:0];

assign trunc_ln327_2_fu_1454_p1 = sub_ln327_2_fu_1449_p2[15:0];

assign trunc_ln327_3_fu_1574_p1 = sub_ln327_3_fu_1569_p2[15:0];

assign trunc_ln327_4_fu_1694_p1 = sub_ln327_4_fu_1689_p2[15:0];

assign trunc_ln327_5_fu_1814_p1 = sub_ln327_5_fu_1809_p2[15:0];

assign trunc_ln327_fu_1204_p1 = sub_ln327_fu_1199_p2[15:0];

assign xor_ln294_1_fu_579_p2 = (zext_ln294_fu_569_p1 ^ xor_ln294_fu_573_p2);

assign xor_ln294_2_fu_589_p2 = (zext_ln294_1_fu_585_p1 ^ shl_ln293_s_fu_545_p3);

assign xor_ln294_fu_573_p2 = (zext_ln293_fu_541_p1 ^ shl_ln293_3_fu_553_p3);

assign xor_ln328_1_fu_2230_p2 = (1'd1 ^ and_ln328_7_fu_2218_p2);

assign xor_ln328_2_fu_2363_p2 = (1'd1 ^ and_ln328_11_fu_2351_p2);

assign xor_ln328_3_fu_2483_p2 = (1'd1 ^ and_ln328_15_fu_2471_p2);

assign xor_ln328_4_fu_2603_p2 = (1'd1 ^ and_ln328_19_fu_2591_p2);

assign xor_ln328_5_fu_2723_p2 = (1'd1 ^ and_ln328_23_fu_2711_p2);

assign xor_ln328_fu_2130_p2 = (1'd1 ^ and_ln328_3_fu_2118_p2);

assign xor_ln329_1_fu_2179_p2 = (icmp_ln329_1_reg_3329_pp0_iter5_reg ^ 1'd1);

assign xor_ln329_2_fu_2310_p2 = (icmp_ln329_2_reg_3370_pp0_iter5_reg ^ 1'd1);

assign xor_ln329_3_fu_2430_p2 = (icmp_ln329_3_reg_3411_pp0_iter5_reg ^ 1'd1);

assign xor_ln329_4_fu_2550_p2 = (icmp_ln329_4_reg_3452_pp0_iter5_reg ^ 1'd1);

assign xor_ln329_5_fu_2670_p2 = (icmp_ln329_5_reg_3493_pp0_iter5_reg ^ 1'd1);

assign xor_ln329_fu_2079_p2 = (icmp_ln329_reg_3283_pp0_iter5_reg ^ 1'd1);

assign zext_ln293_fu_541_p1 = present_window_59_fu_314;

assign zext_ln294_1_fu_585_p1 = xor_ln294_1_fu_579_p2;

assign zext_ln294_2_fu_595_p1 = xor_ln294_2_fu_589_p2;

assign zext_ln294_fu_569_p1 = shl_ln8_fu_561_p3;

assign zext_ln301_fu_635_p1 = hash_reg_2995;

assign zext_ln317_1_fu_1296_p1 = len_16_fu_1288_p3;

assign zext_ln317_2_fu_1933_p1 = len_28_reg_3334;

assign zext_ln317_3_fu_1967_p1 = len_40_reg_3375;

assign zext_ln317_4_fu_2001_p1 = len_52_reg_3416;

assign zext_ln317_5_fu_2035_p1 = len_64_reg_3457;

assign zext_ln317_fu_1166_p1 = len_4_fu_1158_p3;

assign zext_ln319_1_fu_1229_p1 = compareIdx_1_reg_3067;

assign zext_ln319_2_fu_1359_p1 = compareIdx_2_reg_3102;

assign zext_ln319_3_fu_1479_p1 = compareIdx_3_reg_3137;

assign zext_ln319_4_fu_1599_p1 = compareIdx_4_reg_3172;

assign zext_ln319_5_fu_1719_p1 = compareIdx_5_reg_3207;

assign zext_ln319_fu_1099_p1 = compareIdx_reg_3032;

assign zext_ln321_1_fu_1236_p1 = len_12_fu_1232_p2;

assign zext_ln321_2_fu_1366_p1 = len_24_fu_1362_p2;

assign zext_ln321_3_fu_1486_p1 = len_36_fu_1482_p2;

assign zext_ln321_4_fu_1606_p1 = len_48_fu_1602_p2;

assign zext_ln321_5_fu_1726_p1 = len_60_fu_1722_p2;

assign zext_ln321_fu_1106_p1 = len_fu_1102_p2;

assign zext_ln336_fu_2831_p1 = match_length_10_fu_2824_p3;

always @ (posedge ap_clk) begin
    zext_ln317_reg_3242[2] <= 1'b0;
    zext_ln317_1_reg_3288[2] <= 1'b0;
end

endmodule //gzipcMulticoreStreaming_lzCompress_Pipeline_lz_compress_7
