
t186ref/tegra/t186/release/bl31/bl31.elf:     file format elf64-littleaarch64
t186ref/tegra/t186/release/bl31/bl31.elf
architecture: aarch64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000030000000

Program Header:
    LOAD off    0x0000000000010000 vaddr 0x0000000030000000 paddr 0x0000000030000000 align 2**16
         filesz 0x0000000000014b90 memsz 0x0000000000036000 flags rwx
   STACK off    0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**4
         filesz 0x0000000000000000 memsz 0x0000000000000000 flags rw-
private flags = 0:

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         0000e000  0000000030000000  0000000030000000  00010000  2**11
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00004000  000000003000e000  000000003000e000  0001e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data         00002b10  0000000030012000  0000000030012000  00022000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  3 .got          00000068  0000000030014b10  0000000030014b10  00024b10  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .got.plt      00000018  0000000030014b78  0000000030014b78  00024b78  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 stacks        00002000  0000000030014bc0  0000000030014bc0  00024b90  2**6
                  ALLOC
  6 .bss          00005e80  0000000030016c00  0000000030016c00  00024b90  2**8
                  ALLOC
  7 xlat_table    00019000  000000003001d000  000000003001d000  00024b90  2**12
                  ALLOC
  8 .comment      00000030  0000000000000000  0000000000000000  00024b90  2**0
                  CONTENTS, READONLY
  9 .debug_frame  00001418  0000000000000000  0000000000000000  00024bc0  2**3
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000000030000000 l    d  .text	0000000000000000 .text
000000003000e000 l    d  .rodata	0000000000000000 .rodata
0000000030012000 l    d  .data	0000000000000000 .data
0000000030014b10 l    d  .got	0000000000000000 .got
0000000030014b78 l    d  .got.plt	0000000000000000 .got.plt
0000000030014bc0 l    d  stacks	0000000000000000 stacks
0000000030016c00 l    d  .bss	0000000000000000 .bss
000000003001d000 l    d  xlat_table	0000000000000000 xlat_table
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
0000000000000000 l    df *ABS*	0000000000000000 delay_timer.c
0000000030016c00 l     O .bss	0000000000000008 ops
0000000000000000 l    df *ABS*	0000000000000000 profiler.c
0000000030016c08 l     O .bss	0000000000000008 cur
0000000030016c10 l     O .bss	0000000000000008 head
0000000030016c18 l     O .bss	0000000000000001 is_shmem_buf_mapped
0000000030016c20 l     O .bss	0000000000000008 shmem_base_addr
0000000030016c28 l     O .bss	0000000000000008 tail
0000000030016c30 l     O .bss	0000000000000004 tmr
0000000000000000 l    df *ABS*	0000000000000000 tegra_bl31_setup.c
0000000030016c38 l     O .bss	0000000000000058 bl32_image_ep_info
0000000030016c90 l     O .bss	0000000000000058 bl33_image_ep_info
0000000030012000 l     O .data	0000000000000038 plat_bl31_params_from_bl2
0000000000000000 l    df *ABS*	0000000000000000 tegra_common.c
0000000000000000 l    df *ABS*	0000000000000000 tegra_delay_timer.c
00000000300007d0 l     F .text	0000000000000014 tegra_timer_get_value
0000000030016ce8 l     O .bss	0000000000000010 tegra_timer_ops.2562
0000000000000000 l    df *ABS*	0000000000000000 tegra_fiq_glue.c
000000003000084c l     F .text	0000000000000090 tegra_fiq_interrupt_handler
0000000030016cf8 l     O .bss	0000000000000004 fiq_handler_active
0000000030016d00 l     O .bss	0000000000000080 fiq_state
0000000030016d80 l     O .bss	0000000000000008 ns_fiq_handler_addr
0000000000000000 l    df *ABS*	0000000000000000 tegra_platform.c
00000000300009b4 l     F .text	0000000000000070 tegra_get_platform
000000003000e2e5 l     O .rodata	0000000000000007 CSWTCH.8
000000003000e2ec l     O .rodata	0000000000000008 CSWTCH.9
0000000000000000 l    df *ABS*	0000000000000000 tegra_pm.c
0000000030012038 l     O .data	0000000000000078 tegra_plat_psci_ops
000000003000e2f4 l     O .rodata	0000000000000012 __func__.2750
0000000000000000 l    df *ABS*	0000000000000000 tegra_sip_calls.c
000000003000e350 l     O .rodata	0000000000000012 __func__.2520
0000000030010e48 l     O .rodata	0000000000000020 __svc_desc_tegra_sip_fast
0000000000000000 l    df *ABS*	0000000000000000 gic_v2.c
0000000000000000 l    df *ABS*	0000000000000000 intf.c
0000000030000f58 l     F .text	0000000000000014 tegra_bpmp_ivc_notify
0000000030000f6c l     F .text	0000000000000134 tegra_bpmp_ipc_send_req_atomic.constprop.0
0000000030016d88 l     O .bss	0000000000000028 ivc_ccplex_bpmp_channel
0000000030016db0 l     O .bss	0000000000000010 s_channel
000000003000e4ad l     O .rodata	000000000000001e __func__.1480
000000003000e4cb l     O .rodata	000000000000001f __func__.1527
000000003000e4ea l     O .rodata	0000000000000014 __func__.1538
000000003000e4fe l     O .rodata	000000000000001c __func__.1553
000000003000e51a l     O .rodata	000000000000001d __func__.1559
0000000000000000 l    df *ABS*	0000000000000000 ivc.c
00000000300012b0 l     F .text	000000000000002c ivc_advance_tx
00000000300012dc l     F .text	000000000000002c ivc_advance_rx
0000000030001308 l     F .text	0000000000000050 ivc_check_write
0000000030001358 l     F .text	0000000000000020 ivc_frame_pointer.part.4
0000000030001378 l     F .text	000000000000006c ivc_check_read
0000000000000000 l    df *ABS*	0000000000000000 gic.c
0000000030001754 l     F .text	0000000000000110 tegra_gic_pcpu_distif_init.constprop.1
0000000030016dc0 l     O .bss	0000000000000008 g_irq_sec_ptr
0000000030016dc8 l     O .bss	0000000000000004 g_num_irqs
0000000000000000 l    df *ABS*	0000000000000000 gpcdma.c
0000000030001bac l     F .text	0000000000000194 tegra_gpcdma_memcpy_priv
0000000030016dcc l     O .bss	0000000000000001 init_done
0000000000000000 l    df *ABS*	0000000000000000 memctrl_v2.c
0000000030001d58 l     F .text	0000000000000060 tegra_clear_videomem
0000000030016dd0 l     O .bss	0000000000000008 video_mem_base
0000000030016dd8 l     O .bss	0000000000000008 video_mem_size_mb
0000000000000000 l    df *ABS*	0000000000000000 smmu.c
0000000000000000 l    df *ABS*	0000000000000000 mce.c
000000003000232c l     F .text	0000000000000030 mce_get_curr_cpu_ari_base
000000003000235c l     F .text	0000000000000030 mce_get_curr_cpu_ops
000000003000238c l     F .text	000000000000002c mce_update_ccplex_gsc
00000000300120b0 l     O .data	0000000000000098 ari_mce_ops
0000000030012148 l     O .data	0000000000000098 nvg_mce_ops
00000000300121e0 l     O .data	0000000000000060 mce_cfg_table
000000003000ea93 l     O .rodata	0000000000000014 __func__.2968
0000000000000000 l    df *ABS*	0000000000000000 ari.c
00000000300028b0 l     F .text	0000000000000010 ari_clobber_response
00000000300028c0 l     F .text	00000000000000a0 ari_request_wait.constprop.1
000000003000ecbc l     O .rodata	0000000000000011 __func__.3093
000000003000eccd l     O .rodata	0000000000000013 __func__.3136
000000003000ece0 l     O .rodata	0000000000000013 __func__.3144
000000003000ecf3 l     O .rodata	0000000000000010 __func__.3153
000000003000ed03 l     O .rodata	0000000000000010 __func__.3209
0000000000000000 l    df *ABS*	0000000000000000 nvg.c
000000003000ee45 l     O .rodata	0000000000000011 __func__.3115
000000003000ee56 l     O .rodata	0000000000000013 __func__.3155
000000003000ee69 l     O .rodata	0000000000000010 __func__.3163
0000000000000000 l    df *ABS*	0000000000000000 se.c
000000003000ee79 l     O .rodata	000000000000001c __func__.2561
000000003000ee95 l     O .rodata	000000000000001a __func__.2610
0000000000000000 l    df *ABS*	0000000000000000 plat_memctrl.c
00000000300034e0 l     F .text	0000000000000458 tegra186_memctrl_reconfig_mss_clients
0000000030003938 l     F .text	00000000000000d0 tegra186_memctrl_set_overrides
0000000030012240 l     O .data	0000000000000040 tegra186_mc_settings
000000003000f2a8 l     O .rodata	0000000000000120 tegra186_streamid_override_regs
0000000030012280 l     O .data	00000000000006c0 tegra186_streamid_sec_cfgs
000000003000f3c8 l     O .rodata	00000000000000f8 tegra186_txn_override_cfgs
0000000000000000 l    df *ABS*	0000000000000000 plat_psci_handlers.c
0000000030016de0 l     O .bss	000000000000000c se_regs
0000000030016e00 l     O .bss	0000000000000200 tegra_percpu_data
000000003000f4c0 l     O .rodata	000000000000001f __func__.3380
000000003000f4df l     O .rodata	0000000000000018 __func__.3438
0000000000000000 l    df *ABS*	0000000000000000 plat_setup.c
000000003000f694 l     O .rodata	0000000000000018 tegra186_sec_irqs
000000003000f6ac l     O .rodata	0000000000000020 tegra186_uart_addresses
000000003000f6d0 l     O .rodata	00000000000002e0 tegra_mmap
000000003000f9b0 l     O .rodata	0000000000000004 tegra_power_domain_tree_desc
0000000000000000 l    df *ABS*	0000000000000000 plat_secondary.c
0000000000000000 l    df *ABS*	0000000000000000 plat_sip_calls.c
0000000000000000 l    df *ABS*	0000000000000000 plat_smmu.c
0000000030012940 l     O .data	00000000000020e0 tegra186_smmu_context
0000000000000000 l    df *ABS*	0000000000000000 bl31_main.c
0000000030017000 l     O .bss	0000000000000008 bl32_init
0000000030014a20 l     O .data	0000000000000004 next_image_type
0000000030014a28 l     O .data	0000000000000010 psci_args.2559
0000000000000000 l    df *ABS*	0000000000000000 interrupt_mgmt.c
0000000030004500 l     F .text	0000000000000084 set_scr_el3_from_rm
0000000030017008 l     O .bss	0000000000000048 intr_type_descs
0000000000000000 l    df *ABS*	0000000000000000 bl31_context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 runtime_svc.c
0000000030017050 l     O .bss	0000000000000008 rt_svc_descs
0000000000000000 l    df *ABS*	0000000000000000 arm_arch_svc_setup.c
0000000030004964 l     F .text	00000000000000c8 arm_arch_svc_smc_handler
0000000030010e68 l     O .rodata	0000000000000020 __svc_desc_arm_arch_svc
0000000000000000 l    df *ABS*	0000000000000000 std_svc_setup.c
0000000030004ac4 l     F .text	0000000000000034 std_svc_setup
0000000030010e88 l     O .rodata	0000000000000020 __svc_desc_std_svc
0000000000000000 l    df *ABS*	0000000000000000 context_mgmt.c
0000000030004af8 l     F .text	0000000000000120 cm_init_context_common
0000000030004c18 l     F .text	0000000000000038 cm_set_next_context
0000000000000000 l    df *ABS*	0000000000000000 psci_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_on.c
0000000000000000 l    df *ABS*	0000000000000000 psci_suspend.c
0000000000000000 l    df *ABS*	0000000000000000 psci_common.c
0000000030017058 l     O .bss	0000000000000010 psci_req_local_pwr_states
0000000000000000 l    df *ABS*	0000000000000000 psci_main.c
0000000000000000 l    df *ABS*	0000000000000000 psci_setup.c
0000000030017070 l     O .bss	0000000000001180 psci_ns_context
0000000000000000 l    df *ABS*	0000000000000000 psci_system_off.c
0000000000000000 l    df *ABS*	0000000000000000 bakery_lock_normal.c
0000000000000000 l    df *ABS*	0000000000000000 trusty.c
0000000030006ba8 l     F .text	0000000000000148 trusty_context_switch
00000000300181f0 l     O .bss	0000000000003c00 trusty_cpu_ctx_array
0000000030006cf0 l     F .text	00000000000000e4 trusty_fiq_handler
0000000030006dd4 l     F .text	0000000000000030 trusty_cpu_resume
0000000030006e04 l     F .text	0000000000000004 trusty_cpu_suspend_finish_handler
0000000030006e08 l     F .text	0000000000000030 trusty_cpu_suspend
0000000030006e38 l     F .text	0000000000000004 trusty_cpu_suspend_handler
0000000030006e3c l     F .text	0000000000000018 trusty_cpu_off_handler
0000000030006e54 l     F .text	0000000000000090 trusty_setup
0000000030006ee4 l     F .text	0000000000000138 trusty_init
000000003000701c l     F .text	000000000000004c trusty_cpu_on_finish_handler
0000000030007068 l     F .text	0000000000000244 trusty_smc_handler
0000000030014a38 l     O .data	0000000000000048 trusty_pm
0000000030010584 l     O .rodata	0000000000000017 __func__.2572
000000003001059b l     O .rodata	0000000000000010 __func__.2586
0000000030010ea8 l     O .rodata	0000000000000020 __svc_desc_trusty_std
0000000030010ec8 l     O .rodata	0000000000000020 __svc_desc_trusty_fast
0000000000000000 l    df *ABS*	0000000000000000 bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 tf_printf.c
00000000300072b0 l     F .text	0000000000000074 unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 assert.c
0000000000000000 l    df *ABS*	0000000000000000 mem.c
0000000000000000 l    df *ABS*	0000000000000000 putchar.c
0000000000000000 l    df *ABS*	0000000000000000 strlen.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_arch.c
000000003001bdf0 l     O .bss	0000000000000008 tcr_ps_bits
000000003001079c l     O .rodata	0000000000000018 pa_range_bits_arr
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_common.c
000000003001be00 l     O .bss	0000000000000100 tf_base_xlat_table
000000003001bf00 l     O .bss	0000000000000380 tf_mmap
000000003001c280 l     O .bss	0000000000000064 xlat_tables_mapped_regions
0000000030014a80 l     O .data	0000000000000070 tf_xlat_ctx
000000003001d000 l     O xlat_table	0000000000019000 tf_xlat_tables
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_internal.c
0000000030007b0c l     F .text	0000000000000144 mmap_add_region_check
0000000030007c50 l     F .text	0000000000000054 xlat_table_get_index
0000000030007ca4 l     F .text	000000000000034c xlat_tables_map_region
0000000030007ff0 l     F .text	0000000000000228 xlat_tables_unmap_region
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/console.o
0000000030014af0 l       .data	0000000000000000 console_base
000000003000884c l       .text	0000000000000000 init_fail
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000030 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
000000003000895c l       .text	0000000000000000 _loop16
0000000030008974 l       .text	0000000000000000 _loop1
0000000030008988 l       .text	0000000000000000 _end
0000000030008a80 l       .text	0000000000000000 restore_oslock
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/16550_console.o
0000000030008b0c l       .text	0000000000000000 init_fail
0000000030008b4c l       .text	0000000000000000 putc_error
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/denver.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000030 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
000000003000c000 l     F .text	0000000000000000 workaround_bpflush_sync_exception_sp_el0
000000003000c080 l     F .text	0000000000000000 workaround_bpflush_irq_sp_el0
000000003000c100 l     F .text	0000000000000000 workaround_bpflush_fiq_sp_el0
000000003000c180 l     F .text	0000000000000000 workaround_bpflush_serror_sp_el0
000000003000c200 l     F .text	0000000000000000 workaround_bpflush_sync_exception_sp_elx
000000003000c280 l     F .text	0000000000000000 workaround_bpflush_irq_sp_elx
000000003000c300 l     F .text	0000000000000000 workaround_bpflush_fiq_sp_elx
000000003000c380 l     F .text	0000000000000000 workaround_bpflush_serror_sp_elx
000000003000c400 l     F .text	0000000000000000 workaround_bpflush_sync_exception_aarch64
000000003000c480 l     F .text	0000000000000000 workaround_bpflush_irq_aarch64
000000003000c500 l     F .text	0000000000000000 workaround_bpflush_fiq_aarch64
000000003000c580 l     F .text	0000000000000000 workaround_bpflush_serror_aarch64
000000003000c600 l     F .text	0000000000000000 workaround_bpflush_sync_exception_aarch32
000000003000c680 l     F .text	0000000000000000 workaround_bpflush_irq_aarch32
000000003000c700 l     F .text	0000000000000000 workaround_bpflush_fiq_aarch32
000000003000c780 l     F .text	0000000000000000 workaround_bpflush_serror_aarch32
0000000030008b5c l     F .text	0000000000000014 denver_disable_ext_debug
0000000030008b70 l     F .text	000000000000001c denver_enable_dco
0000000030008bc4 l     F .text	000000000000001c check_errata_cve_2017_5715
0000000030008be0 l     F .text	000000000000006c denver_reset_func
0000000030008c4c l     F .text	000000000000000c denver_core_pwr_dwn
0000000030008c58 l     F .text	0000000000000004 denver_cluster_pwr_dwn
0000000030010a9c l       .rodata	0000000000000000 denver_regs
0000000030008c5c l     F .text	000000000000000c denver_cpu_reg_dump
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000030 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000030008c68 l     F .text	0000000000000014 cortex_a57_disable_dcache
0000000030008c7c l     F .text	0000000000000024 cortex_a57_disable_l2_prefetch
0000000030008ca0 l     F .text	0000000000000010 cortex_a57_disable_smp
0000000030008cb0 l     F .text	0000000000000014 cortex_a57_disable_ext_debug
0000000030008cc4 l     F .text	000000000000001c errata_a57_806969_wa
0000000030008ce0 l     F .text	0000000000000008 check_errata_806969
0000000030008ce8 l     F .text	000000000000001c errata_a57_813420_wa
0000000030008d04 l     F .text	0000000000000008 check_errata_813420
0000000030008d0c l     F .text	000000000000001c a57_disable_ldnp_overread
0000000030008d28 l     F .text	0000000000000008 check_errata_disable_ldnp_overread
0000000030008d30 l     F .text	000000000000001c errata_a57_826974_wa
0000000030008d4c l     F .text	0000000000000008 check_errata_826974
0000000030008d54 l     F .text	000000000000001c errata_a57_826977_wa
0000000030008d70 l     F .text	0000000000000008 check_errata_826977
0000000030008d78 l     F .text	0000000000000020 errata_a57_828024_wa
0000000030008d98 l     F .text	0000000000000008 check_errata_828024
0000000030008da0 l     F .text	000000000000001c errata_a57_829520_wa
0000000030008dbc l     F .text	0000000000000008 check_errata_829520
0000000030008dc4 l     F .text	000000000000001c errata_a57_833471_wa
0000000030008de0 l     F .text	0000000000000008 check_errata_833471
0000000030008de8 l     F .text	000000000000001c errata_a57_859972_wa
0000000030008e04 l     F .text	0000000000000008 check_errata_859972
0000000030008e0c l     F .text	0000000000000008 check_errata_cve_2017_5715
0000000030008e14 l     F .text	0000000000000090 cortex_a57_reset_func
0000000030008ea4 l     F .text	0000000000000020 cortex_a57_core_pwr_dwn
0000000030008ec4 l     F .text	000000000000002c cortex_a57_cluster_pwr_dwn
0000000030010aa7 l       .rodata	0000000000000000 cortex_a57_regs
0000000030008ef0 l     F .text	0000000000000014 cortex_a57_cpu_reg_dump
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
0000000030008f90 l       .text	0000000000000000 boot_cpu
0000000030008f64 l       .text	0000000000000000 m_loop16
0000000030008f7c l       .text	0000000000000000 m_loop1
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
000000003000b128 l       .text	0000000000000000 smc_handler32
000000003000b12c l       .text	0000000000000000 smc_handler64
000000003000ccd8 l       .text	0000000000000000 interrupt_exit_irq_aarch64
000000003000cd58 l       .text	0000000000000000 interrupt_exit_fiq_aarch64
000000003000ced8 l       .text	0000000000000000 interrupt_exit_irq_aarch32
000000003000cf58 l       .text	0000000000000000 interrupt_exit_fiq_aarch32
000000003000b128 l     F .text	0000000000000088 smc_handler
000000003000b194 l       .text	0000000000000000 smc_prohibited
000000003000b188 l       .text	0000000000000000 smc_unknown
000000003000b1a8 l       .text	0000000000000000 rt_svc_fw_critical_error
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
0000000030010ad0 l       .rodata	0000000000000000 gicc_regs
0000000030010af2 l       .rodata	0000000000000000 gicd_pend_reg
0000000030010b2e l       .rodata	0000000000000000 newline
0000000030010b30 l       .rodata	0000000000000000 spacer
0000000030010b36 l       .rodata	0000000000000000 print_spacer
0000000030010b3d l       .rodata	0000000000000000 gp_regs
0000000030010bac l       .rodata	0000000000000000 el3_sys_regs
0000000030010c09 l       .rodata	0000000000000000 non_el3_sys_regs
0000000030010d77 l       .rodata	0000000000000000 panic_msg
0000000030010d90 l       .rodata	0000000000000000 excpt_msg
0000000030010db6 l       .rodata	0000000000000000 intr_excpt_msg
000000003000b1b0 l     F .text	0000000000000008 print_newline
000000003000b1b8 l     F .text	000000000000004c size_controlled_print
000000003000b1c0 l       .text	0000000000000000 test_size_list
000000003000b1fc l       .text	0000000000000000 exit_size_print
000000003000b204 l     F .text	0000000000000018 str_in_crash_buf_print
000000003000b298 l     F .text	00000000000001bc do_crash_reporting
000000003000b454 l     F .text	0000000000000004 crash_panic
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
0000000030014bc0 l       stacks	0000000000000000 platform_normal_stacks
0000000000000006 l       *ABS*	0000000000000000 TZ_COUNT
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/cpu_data.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000030 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
000000003000b5a0 l       .text	0000000000000000 error_exit
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/spinlock.o
000000003000b604 l       .text	0000000000000000 l1
000000003000b608 l       .text	0000000000000000 l2
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/context.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/debug.o
0000000030010e05 l       .rodata	0000000000000000 assert_msg1
0000000030010e13 l       .rodata	0000000000000000 assert_msg2
000000003000b9a8 l       .text	0000000000000000 _assert_loop
000000003000b98c l       .text	0000000000000000 dec_print_loop
0000000030010e1a l       .rodata	0000000000000000 panic_msg
000000003000ba0c l       .text	0000000000000000 panic_common
000000003000ba30 l       .text	0000000000000000 _panic_handler
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
000000003000ba54 l       .text	0000000000000000 loop_civac
000000003000ba88 l       .text	0000000000000000 loop_cvac
000000003000babc l       .text	0000000000000000 loop_ivac
000000003000bad4 l     F .text	000000000000007c do_dcsw_op
000000003000bb4c l       .text	0000000000000000 exit
000000003000bb50 l       .text	0000000000000000 dcsw_loop_table
000000003000bae8 l       .text	0000000000000000 loop1
000000003000bb34 l       .text	0000000000000000 level_done
000000003000bb50 l       .text	0000000000000000 loop2_isw
000000003000bb54 l       .text	0000000000000000 loop3_isw
000000003000bb70 l       .text	0000000000000000 loop2_cisw
000000003000bb74 l       .text	0000000000000000 loop3_cisw
000000003000bb90 l       .text	0000000000000000 loop2_csw
000000003000bb94 l       .text	0000000000000000 loop3_csw
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
000000003000bbd8 l     F .text	0000000000000114 zeromem_dczva
000000003000bd04 l       .text	0000000000000000 m_loop16
000000003000bd1c l       .text	0000000000000000 m_loop1
000000003000bd30 l       .text	0000000000000000 m_end
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
000000003000d000 l     F .text	0000000000000000 mmu_sync_exception_sp_el0
000000003000d080 l     F .text	0000000000000000 mmu_irq_sp_el0
000000003000d100 l     F .text	0000000000000000 mmu_fiq_sp_el0
000000003000d180 l     F .text	0000000000000000 mmu_serror_sp_el0
000000003000d200 l     F .text	0000000000000000 mmu_sync_exception_sp_elx
000000003000d280 l     F .text	0000000000000000 mmu_irq_sp_elx
000000003000d300 l     F .text	0000000000000000 mmu_fiq_sp_elx
000000003000d380 l     F .text	0000000000000000 mmu_serror_sp_elx
000000003000d400 l     F .text	0000000000000000 mmu_sync_exception_aarch64
000000003000d480 l     F .text	0000000000000000 mmu_irq_aarch64
000000003000d500 l     F .text	0000000000000000 mmu_fiq_aarch64
000000003000d580 l     F .text	0000000000000000 mmu_serror_aarch64
000000003000d600 l     F .text	0000000000000000 mmu_sync_exception_aarch32
000000003000d680 l     F .text	0000000000000000 mmu_irq_aarch32
000000003000d700 l     F .text	0000000000000000 mmu_fiq_aarch32
000000003000d780 l     F .text	0000000000000000 mmu_serror_aarch32
0000000000000000 l    df *ABS*	0000000000000000 
0000000000000000 l    df *ABS*	0000000000000000 
0000000030014b10 l     O .got	0000000000000000 _GLOBAL_OFFSET_TABLE_
0000000030002a74 g     F .text	0000000000000054 ari_read_cstate_stats
00000000300076f8 g     F .text	0000000000000028 putchar
0000000030001864 g     F .text	000000000000001c tegra_gic_cpuif_deactivate
0000000030004cac g     F .text	00000000000000e0 cm_prepare_el3_exit
0000000030001d48 g     F .text	0000000000000010 tegra_gpcdma_zeromem
000000003000783c g     F .text	0000000000000074 init_xlat_tables_arch
000000003000b0d8 g     F .text	0000000000000010 tegra186_get_smmu_ctx_offset
0000000030014b00 g       .data	0000000000000000 tegra_bl31_phys_base
0000000030000218 g     F .text	000000000000000c mdelay
0000000030001ad0 g     F .text	0000000000000068 plat_ic_get_pending_interrupt_type
0000000030004dc0 g     F .text	0000000000000034 cm_el1_sysregs_context_restore
0000000030006288 g     F .text	0000000000000028 psci_migrate_info_up_cpu
0000000030036000 g       xlat_table	0000000000000000 __BL31_END__
0000000030005f20 g     F .text	000000000000013c psci_cpu_suspend
0000000030004150 g     F .text	00000000000000ec plat_relocate_bl32_image
00000000000000a0 g       *ABS*	0000000000000000 __RT_SVC_DESCS_SIZE__
000000003000b4a8 g     F .text	0000000000000034 reset_handler
0000000030004e34 g     F .text	0000000000000044 cm_set_elr_spsr_el3
000000003000ce00 g     F .text	0000000000000000 sync_exception_aarch32
000000003000bbd0 g     F .text	0000000000000008 zeromem
000000003000e01e g     O .rodata	000000000000000f version_string
0000000030002b44 g     F .text	0000000000000060 ari_is_ccx_allowed
0000000030005c40 g     F .text	00000000000000fc psci_validate_entry_point
00000000300072ac g     F .text	0000000000000004 print_entry_point_info
000000003000470c g     F .text	0000000000000034 cm_get_context
000000003000b7e4 g     F .text	0000000000000048 save_gp_registers
0000000030008894 g     F .text	0000000000000010 tegra_set_console_base
00000000300083c8 g     F .text	0000000000000224 mmap_add_dynamic_region_ctx
0000000030008758 g     F .text	0000000000000004 xlat_tables_print
0000000030005bb4 g     F .text	000000000000006c psci_release_pwr_domain_locks
00000000300055b8 g     F .text	000000000000004c psci_validate_power_state
000000003000411c g     F .text	0000000000000034 plat_core_pos_by_mpidr
00000000300043b0 g     F .text	0000000000000008 plat_get_num_smmu_devices
0000000030012000 g       .rodata	0000000000000000 __RW_START__
0000000030007afc g     F .text	000000000000000c enable_mmu_el1
0000000030002154 g     F .text	0000000000000004 tegra_memctrl_clear_pending_interrupts
00000000300054e8 g     F .text	00000000000000d0 psci_cpu_suspend_finish
000000003000b8ac g     F .text	000000000000007c trusty_context_switch_helper
000000003000228c g     F .text	00000000000000a0 tegra_smmu_init
0000000030007a00 g     F .text	000000000000002c mmap_add_dynamic_region
000000003000b950 g     F .text	000000000000005c asm_assert
0000000030000414 g     F .text	0000000000000038 bl31_plat_get_next_image_ep_info
000000003000bbb0 g     F .text	0000000000000010 dcsw_op_level1
000000003000b9f4 g     F .text	0000000000000044 do_panic
000000003000123c g     F .text	0000000000000074 tegra_bpmp_ipc_disable_clock
00000000300040f4 g     F .text	0000000000000014 plat_get_bl31_params
00000000300076b0 g     F .text	0000000000000048 memmove
000000003001c2e4 g     O .bss	0000000000000080 rt_svc_descs_indices
0000000030000e14 g     F .text	0000000000000014 gicd_write_isenabler
0000000030000c50 g     F .text	0000000000000054 plat_setup_psci_ops
00000000300027d4 g     F .text	0000000000000008 mce_update_gsc_tzram
000000003000ca00 g     F .text	0000000000000000 sync_exception_sp_elx
000000003000c800 g     F .text	0000000000000000 sync_exception_sp_el0
0000000030003004 g     F .text	0000000000000068 nvg_update_cstate_info
000000003000b660 g     F .text	000000000000000c psci_power_down_wfi
0000000030001a30 g     F .text	0000000000000064 tegra_gic_setup
00000000300085ec g     F .text	000000000000016c mmap_remove_dynamic_region_ctx
00000000300030c8 g     F .text	0000000000000024 nvg_write_cstate_stats
0000000030006180 g     F .text	0000000000000038 psci_affinity_info
00000000300044f4 g     F .text	000000000000000c bl31_register_bl32_init
000000003000161c g     F .text	0000000000000038 tegra_ivc_total_queue_size
00000000300061b8 g     F .text	00000000000000b8 psci_migrate
0000000030001db8 g     F .text	00000000000000e8 tegra_memctrl_setup
00000000300027dc g     F .text	0000000000000030 mce_enter_ccplex_state
000000003000e000 g     O .rodata	000000000000001e build_message
00000000300003ac g     F .text	0000000000000064 boot_profiler_deinit
000000003000bcec g     F .text	0000000000000048 memcpy16
000000003000b888 g     F .text	0000000000000024 el3_exit
0000000030000b64 g     F .text	0000000000000014 tegra_pwr_domain_power_down_wfi
000000003000651c g     F .text	0000000000000398 psci_setup
0000000030004740 g     F .text	0000000000000034 cm_set_context
0000000030007a40 g     F .text	00000000000000bc init_xlat_tables
0000000030000498 g     F .text	0000000000000024 bl31_plat_runtime_setup
0000000030012000 g       .data	0000000000000000 __DATA_START__
000000003001c880 g     O .bss	000000000000000c psci_locks
00000000300013e4 g     F .text	000000000000004c tegra_ivc_read_get_next_frame
0000000030003f2c g     F .text	0000000000000010 tegra_soc_prepare_system_reset
0000000030000a98 g     F .text	000000000000001c tegra_platform_is_virt_dev_kit
0000000030001550 g     F .text	00000000000000c0 tegra_ivc_channel_notified
000000003000bd38  w    F .text	0000000000000004 plat_disable_acp
0000000030001430 g     F .text	0000000000000064 tegra_ivc_read_advance
0000000030005a5c g     F .text	0000000000000034 psci_find_target_suspend_lvl
0000000030002af0 g     F .text	0000000000000054 ari_enumeration_misc
00000000300027a0 g     F .text	0000000000000024 mce_update_reset_vector
00000000300088d0 g     F .text	0000000000000008 tegra_get_bl31_rodata_start
0000000030000eb0 g     F .text	000000000000000c gicd_set_isenabler
0000000030002e88 g     F .text	0000000000000028 ari_enter_ccplex_state
0000000030006500 g     F .text	000000000000001c psci_arch_setup
000000003000b5c8 g     F .text	0000000000000034 check_wa_cve_2017_5715
000000003000c000 g       .text	0000000000000000 workaround_bpflush_runtime_exceptions
000000003000439c g     F .text	0000000000000014 plat_get_smmu_ctx
0000000030008f18 g     F .text	0000000000000008 nvg_get_result
0000000030006924 g     F .text	0000000000000070 psci_system_reset
0000000030000ebc g     F .text	0000000000000064 gicd_set_ipriorityr
0000000030007690 g     F .text	0000000000000020 memcpy
00000000300014dc g     F .text	0000000000000060 tegra_ivc_write_advance
0000000030005c20 g     F .text	0000000000000020 psci_validate_mpidr
000000003000605c g     F .text	00000000000000ec psci_system_suspend
000000003000cb80 g     F .text	0000000000000000 serror_sp_elx
0000000030004c54 g     F .text	000000000000002c cm_init_context_by_index
0000000030000a7c g     F .text	000000000000001c tegra_platform_is_fpga
0000000030002ba4 g     F .text	0000000000000094 ari_is_sc7_allowed
00000000300088a4 g     F .text	000000000000000c tegra_get_bl31_phys_base
000000003000c880 g     F .text	0000000000000000 irq_sp_el0
000000003000bbd8 g     F .text	0000000000000114 zero_normalmem
0000000030005780 g     F .text	0000000000000048 psci_get_parent_pwr_domain_nodes
0000000030003c9c g     F .text	0000000000000118 tegra_soc_get_target_pwr_state
0000000030008b10 g     F .text	0000000000000044 console_core_putc
0000000030008850 g     F .text	0000000000000010 console_uninit
000000003000b82c g     F .text	0000000000000048 restore_gp_registers
00000000300068b4 g     F .text	0000000000000070 psci_system_off
00000000300088fc g     F .text	0000000000000008 platform_mem_init
0000000030002f48 g     F .text	0000000000000050 ari_misc_ccplex
00000000300088c8 g     F .text	0000000000000008 tegra_get_bl31_rw_end
0000000030003e0c g     F .text	00000000000000d4 tegra_soc_pwr_domain_on_finish
0000000030000e28 g     F .text	0000000000000014 gicd_write_icenabler
0000000030004108 g     F .text	0000000000000014 plat_get_bl31_plat_params
00000000300079c0 g     F .text	0000000000000040 mmap_add
00000000300000d8 g     F .text	000000000000008c bl31_warm_entrypoint
0000000030004040 g     F .text	000000000000000c plat_get_syscnt_freq2
000000003000bd3c  w    F .text	0000000000000008 plat_panic_handler
0000000030010e48 g       .rodata	0000000000000000 __RT_SVC_DESCS_START__
0000000030016bc0 g       stacks	0000000000000000 __STACKS_END__
000000003000ba6c g     F .text	0000000000000034 clean_dcache_range
000000003000b4dc g     F .text	0000000000000038 prepare_cpu_pwr_dwn
0000000030003a08 g     F .text	000000000000000c tegra_get_mc_settings
0000000030008f04 g     F .text	000000000000000c nvg_set_request_data
0000000030000a24 g     F .text	000000000000001c tegra_chipid_is_t186
0000000030000ca8 g     F .text	0000000000000130 tegra_sip_handler
0000000030005d3c g     F .text	00000000000000b8 psci_warmboot_entrypoint
00000000300023b8 g     F .text	00000000000003e8 mce_command_handler
000000003000b478  w    F .text	0000000000000010 plat_set_my_stack
0000000030002f98 g     F .text	000000000000006c nvg_enter_cstate
00000000300047b8 g     F .text	0000000000000048 cm_set_context_by_index
00000000300042b4 g     F .text	00000000000000e8 plat_sip_handler
0000000030010ee8 g       .rodata	0000000000000000 __RT_SVC_DESCS_END__
0000000030002150 g     F .text	0000000000000004 tegra_memctrl_disable_ahb_redirection
0000000030001b58 g     F .text	0000000000000054 plat_interrupt_type_to_line
00000000300005a8 g     F .text	0000000000000098 bl31_check_ns_address
000000003000b0c0 g       .text	0000000000000000 __tegra186_cpu_reset_handler_end
0000000030004d8c g     F .text	0000000000000034 cm_el1_sysregs_context_save
000000003000b9c4 g     F .text	0000000000000030 asm_print_hex
00000000300004bc g     F .text	00000000000000ec bl31_plat_arch_setup
0000000030004490 g     F .text	0000000000000064 bl31_main
0000000030008218 g     F .text	0000000000000004 print_mmap
000000003000b0e8 g     F .text	0000000000000040 tegra186_set_system_suspend_entry
000000003001c780 g     O .bss	0000000000000080 psci_cpu_pd_nodes
0000000000005e80 g       *ABS*	0000000000000000 __BSS_SIZE__
000000003000b9ac g     F .text	0000000000000018 asm_print_str
000000003000423c g     F .text	0000000000000008 plat_supports_system_suspend
0000000030008aa8 g     F .text	0000000000000068 console_core_init
0000000030000410 g     F .text	0000000000000004 bl31_plat_enable_mmu
0000000030008888 g     F .text	000000000000000c tegra_get_console_base
0000000030000c18 g     F .text	0000000000000010 tegra_system_reset
0000000030004c50 g     F .text	0000000000000004 cm_init
000000003000bd34  w    F .text	0000000000000004 plat_crash_console_flush
000000003000c800 g       .text	0000000000000000 runtime_exceptions
0000000030002e48 g     F .text	0000000000000040 ari_update_ccplex_gsc
0000000030004df4 g     F .text	0000000000000040 cm_set_elr_el3
00000000300009a0 g     F .text	0000000000000014 tegra_get_chipid_minor
000000003000883c g     F .text	0000000000000014 console_init
0000000030005e60 g     F .text	0000000000000058 psci_spd_migrate_info
000000003000b49c g     F .text	000000000000000c _cpu_data_by_index
0000000030005eb8 g     F .text	0000000000000004 psci_print_power_domain_map
0000000030000ca4 g     F .text	0000000000000004 plat_get_target_pwr_state
0000000030002018 g     F .text	0000000000000138 tegra_memctrl_videomem_setup
0000000030008860 g     F .text	000000000000000c console_putc
0000000030000e4c g     F .text	0000000000000014 gicd_write_icfgr
0000000030014b08 g       .data	0000000000000000 tegra_console_base
000000003000026c g     F .text	000000000000006c boot_profiler_init
0000000030002d78 g     F .text	0000000000000028 ari_roc_flush_cache
000000003000563c g     F .text	000000000000007c psci_is_last_on_cpu
0000000030008904 g     F .text	0000000000000018 plat_crash_console_init
0000000030001654 g     F .text	0000000000000100 tegra_ivc_init
000000003000ce80 g     F .text	0000000000000000 irq_aarch32
000000003000ba38 g     F .text	0000000000000034 flush_dcache_range
000000003000406c g     F .text	000000000000004c plat_early_platform_setup
0000000030008a9c g     F .text	000000000000000c tegra_memcpy16
0000000030000224 g     F .text	0000000000000048 timer_init
0000000030001a04 g     F .text	000000000000002c tegra_gic_pcpu_init
0000000030001880 g     F .text	0000000000000184 tegra_gic_init
00000000300029c8 g     F .text	0000000000000070 ari_update_cstate_info
0000000030008b8c g     F .text	0000000000000038 denver_disable_dco
0000000030000ae4 g     F .text	0000000000000048 tegra_cpu_standby
000000003000c980 g     F .text	0000000000000000 serror_sp_el0
0000000030000b2c g     F .text	0000000000000004 tegra_pwr_domain_on
000000003000b928 g     F .text	0000000000000028 trusty_init_context_stack
00000000300045dc g     F .text	0000000000000098 set_routing_model
000000003000306c g     F .text	0000000000000034 nvg_update_crossover_time
000000003000b21c g     F .text	0000000000000028 report_unhandled_exception
0000000030005288 g     F .text	00000000000000c8 psci_cpu_on_finish
0000000030006148 g     F .text	0000000000000038 psci_cpu_off
00000000300031d8 g     F .text	0000000000000038 nvg_cc3_ctrl
0000000030008940 g     F .text	0000000000000114 plat_reset_handler
000000003000b568 g     F .text	000000000000003c get_cpu_ops_ptr
0000000030000000 g     F .text	00000000000000c4 bl31_entrypoint
0000000030004774 g     F .text	0000000000000044 cm_get_context_by_index
0000000030003b60 g     F .text	000000000000013c tegra_soc_pwr_domain_suspend
000000003000d000 g       .text	0000000000000000 wa_cve_2017_5715_mmu_vbar
0000000030008878 g     F .text	0000000000000010 tegra_set_sec_entry_point
0000000030004c80 g     F .text	000000000000002c cm_init_my_context
000000003000cd80 g     F .text	0000000000000000 serror_aarch64
0000000030003db4 g     F .text	0000000000000058 tegra_soc_pwr_domain_on
0000000030001b38 g     F .text	0000000000000010 plat_ic_acknowledge_interrupt
000000003000b488 g     F .text	0000000000000014 init_cpu_data_ptr
0000000030004034 g     F .text	000000000000000c plat_get_mmio_map
0000000030012000 g       .rodata	0000000000000000 __RODATA_END__
00000000300030a0 g     F .text	0000000000000028 nvg_read_cstate_stats
0000000030002dc8 g     F .text	0000000000000080 ari_read_write_mca
00000000300077cc g     F .text	0000000000000030 xlat_arch_current_el
0000000030001d40 g     F .text	0000000000000008 tegra_gpcdma_memcpy
000000003000b0c0 g     F .text	0000000000000010 tegra186_get_cpu_reset_handler_size
0000000000000040 g       *ABS*	0000000000000000 __PERCPU_BAKERY_LOCK_SIZE__
0000000030003210 g     F .text	00000000000002d0 tegra_se_save_sha256_hash
0000000030000dec g     F .text	0000000000000014 gicd_read_icfgr
0000000030004f38 g     F .text	0000000000000134 psci_do_cpu_off
000000003001c840 g     O .bss	0000000000000004 psci_caps
000000003000b548 g     F .text	0000000000000020 do_cpu_reg_dump
0000000030003f3c g     F .text	00000000000000ec tegra_soc_pwr_domain_power_down_wfi
0000000030001494 g     F .text	0000000000000048 tegra_ivc_write_get_next_frame
000000003000ca80 g     F .text	0000000000000000 irq_sp_elx
000000003000c900 g     F .text	0000000000000000 fiq_sp_el0
000000003000e000 g       .rodata	0000000000000000 __RODATA_START__
0000000030014b10 g       .data	0000000000000000 __DATA_END__
0000000030010ee8 g       .rodata	0000000000000000 __CPU_OPS_START__
0000000030000164 g     F .text	00000000000000b4 udelay
0000000030000f20 g     F .text	0000000000000014 gicd_set_itargetsr
000000003000baa0 g     F .text	0000000000000034 inv_dcache_range
00000000300040b8 g     F .text	0000000000000004 plat_late_platform_setup
000000003000b874 g     F .text	0000000000000014 restore_gp_registers_eret
00000000300063c4 g     F .text	000000000000013c psci_smc_handler
0000000030005350 g     F .text	0000000000000198 psci_cpu_suspend_start
0000000030002d50 g     F .text	0000000000000028 ari_roc_flush_cache_trbits
00000000300056b8 g     F .text	0000000000000014 psci_init_req_local_pwr_states
00000000300030f4 g     F .text	000000000000005c nvg_is_sc7_allowed
000000003000b0d0 g     F .text	0000000000000008 tegra186_get_cpu_reset_handler_base
000000003001ca80 g       .bss	0000000000000000 __BAKERY_LOCK_END__
000000003000b5a4 g     F .text	0000000000000010 cpu_get_rev_var
000000003000506c g     F .text	000000000000021c psci_cpu_on_start
0000000030005a04 g     F .text	0000000000000058 psci_find_max_off_lvl
000000003001c800 g     O .bss	0000000000000030 psci_non_cpu_pd_nodes
000000003001ca80 g       .bss	0000000000000000 __BSS_END__
0000000030011038 g       .rodata	0000000000000000 __CPU_OPS_END__
0000000030003a14 g     F .text	00000000000000bc plat_memctrl_tzdram_setup
0000000030005ebc g     F .text	0000000000000004 psci_do_pwrdown_sequence
000000003000b624 g     F .text	000000000000003c psci_do_pwrdown_cache_maintenance
000000003000044c g     F .text	000000000000000c bl31_get_plat_params
00000000300088f0 g     F .text	000000000000000c plat_get_my_entrypoint
0000000030004244 g     F .text	0000000000000070 plat_secondary_setup
0000000030004f08 g     F .text	0000000000000030 cm_set_next_eret_context
0000000030014af8 g       .data	0000000000000000 tegra_sec_entry_point
0000000030005ec0 g     F .text	0000000000000060 psci_cpu_on
000000003000875c g     F .text	00000000000000e0 init_xlation_table
00000000300043f0 g     F .text	00000000000000a0 bl31_prepare_next_image_entry
0000000030005a90 g     F .text	00000000000000a8 psci_validate_suspend_req
0000000030006340 g     F .text	0000000000000084 psci_features
0000000030007674 g     F .text	000000000000001c memset
0000000030000a5c g     F .text	0000000000000020 tegra_platform_is_linsim
000000003001c880 g       .bss	0000000000000000 __BAKERY_LOCK_START__
0000000030004a2c g     F .text	0000000000000098 std_svc_smc_handler
00000000300056cc g     F .text	00000000000000b4 psci_get_target_local_pwr_states
0000000030004e78 g     F .text	0000000000000090 cm_write_scr_el3_bit
0000000030000640 g     F .text	0000000000000188 bl31_early_platform_setup
0000000030000b34 g     F .text	0000000000000030 tegra_pwr_domain_suspend
0000000030002cdc g     F .text	0000000000000044 ari_cc3_ctrl
0000000030008fb0 g       .text	0000000000000000 __tegra186_system_suspend_state
000000003001c830 g     O .bss	0000000000000008 psci_plat_pm_ops
00000000300007e4 g     F .text	0000000000000068 tegra_delay_timer_init
0000000030000a40 g     F .text	000000000000001c tegra_platform_is_silicon
0000000030000e60 g     F .text	0000000000000020 gicd_get_igroupr
0000000030001b48 g     F .text	0000000000000010 plat_ic_end_of_interrupt
0000000030000ab4 g     F .text	0000000000000014 tegra_get_sys_suspend_power_state
0000000030001f3c g     F .text	00000000000000dc tegra_memctrl_tzram_setup
00000000300043b8 g     F .text	0000000000000038 get_arm_std_svc_args
0000000030002960 g     F .text	0000000000000068 ari_enter_cstate
0000000030006994 g     F .text	000000000000018c bakery_lock_get
000000003000e000 g       .text	0000000000000000 __TEXT_END__
0000000030000924 g     F .text	000000000000000c tegra_fiq_set_ns_entrypoint
00000000300030ec g     F .text	0000000000000008 nvg_is_ccx_allowed
0000000030006b20 g     F .text	0000000000000088 bakery_lock_release
00000000300002d8 g     F .text	00000000000000d4 boot_profiler_add_record
00000000300046e0 g     F .text	000000000000002c get_interrupt_type_handler
0000000030004028 g     F .text	000000000000000c plat_get_power_domain_tree_desc
000000003000280c g     F .text	0000000000000034 mce_update_cstate_info
0000000030000e3c g     F .text	0000000000000010 gicd_write_ipriorityr
0000000030007324 g     F .text	0000000000000328 tf_printf
0000000030008b54 g     F .text	0000000000000008 console_core_flush
0000000030000c08 g     F .text	0000000000000004 tegra_pwr_domain_suspend_finish
00000000300027c4 g     F .text	0000000000000008 mce_update_gsc_videomem
00000000300062b0 g     F .text	0000000000000090 psci_node_hw_state
000000003000b66c g     F .text	00000000000000bc el1_sysregs_context_save
000000003000bbc0 g     F .text	0000000000000010 dcsw_op_level2
000000003000b514 g     F .text	0000000000000034 init_cpu_ops
0000000030008fa0 g     O .text	0000000000002120 __tegra186_cpu_reset_handler_data
000000003000886c g     F .text	000000000000000c console_flush
000000003000cb00 g     F .text	0000000000000000 fiq_sp_elx
00000000300077c0 g     F .text	000000000000000c xlat_arch_tlbi_va_sync
0000000030002a38 g     F .text	000000000000003c ari_update_crossover_time
000000003000cc00 g     F .text	0000000000000000 sync_exception_aarch64
000000003000cd00 g     F .text	0000000000000000 fiq_aarch64
0000000030002158 g     F .text	0000000000000134 tegra_smmu_save_context
0000000030000dd8 g     F .text	0000000000000014 gicd_read_igroupr
000000003000b61c g     F .text	0000000000000008 spin_unlock
000000003000098c g     F .text	0000000000000014 tegra_get_chipid_major
0000000030001a94 g     F .text	000000000000003c plat_ic_get_pending_interrupt_id
0000000030016c00 g       .bss	0000000000000000 __BSS_START__
000000003000821c g     F .text	00000000000001ac mmap_add_region_ctx
000000003000891c g     F .text	000000000000000c plat_crash_console_putc
00000000300078b0 g     F .text	00000000000000e4 enable_mmu_arch
000000003001c380 g     O .bss	0000000000000400 percpu_data
0000000030005df4 g     F .text	000000000000006c psci_register_spd_pm_hook
0000000030008f10 g     F .text	0000000000000008 nvg_set_request
0000000030008a80 g     F .text	0000000000000010 tegra_secure_entrypoint
0000000030003ad0 g     F .text	0000000000000088 tegra_soc_validate_power_state
0000000030002c38 g     F .text	00000000000000a4 ari_online_core
000000003000153c g     F .text	0000000000000014 tegra_ivc_channel_reset
000000003000b5fc g     F .text	0000000000000020 spin_lock
0000000030008f20 g     F .text	000000000000007c tegra186_cpu_reset_handler
0000000030008a90 g     F .text	000000000000000c tegra_zeromem16
00000000300007cc g     F .text	0000000000000004 tegra_zeromem
0000000030005604 g     F .text	0000000000000038 psci_query_sys_suspend_pwrstate
0000000030000b30 g     F .text	0000000000000004 tegra_pwr_domain_off
00000000300027cc g     F .text	0000000000000008 mce_update_gsc_tzdram
0000000030003f1c g     F .text	0000000000000010 tegra_soc_prepare_system_off
00000000300088b8 g     F .text	0000000000000008 tegra_get_bl31_text_end
000000003000b5b4 g     F .text	0000000000000014 cpu_rev_var_ls
0000000030004584 g     F .text	0000000000000058 get_scr_el3_from_routing_model
0000000030000ac8 g     F .text	000000000000001c tegra_validate_ns_entrypoint
0000000030036000 g       xlat_table	0000000000000000 __RW_END__
0000000030001f34 g     F .text	0000000000000008 tegra_memctrl_tzdram_setup
00000000300077fc g     F .text	0000000000000040 xlat_arch_get_xn_desc
0000000030000458 g     F .text	0000000000000040 bl31_platform_setup
00000000300011c8 g     F .text	0000000000000074 tegra_bpmp_ipc_enable_clock
0000000030014bc0 g       stacks	0000000000000000 __STACKS_START__
0000000030005868 g     F .text	000000000000019c psci_do_state_coordination
0000000030007b08 g     F .text	0000000000000004 enable_mmu_el3
0000000030003150 g     F .text	0000000000000088 nvg_online_core
00000000300008dc g     F .text	0000000000000048 tegra_fiq_handler_setup
000000003000cf80 g     F .text	0000000000000000 serror_aarch32
0000000030000b78 g     F .text	0000000000000090 tegra_pwr_domain_on_finish
0000000030008fc0 g       .text	0000000000000000 __tegra186_smmu_context
0000000030002d20 g     F .text	0000000000000030 ari_reset_vector_update
00000000300040bc g     F .text	0000000000000038 plat_gic_setup
00000000300088e0 g     F .text	0000000000000010 plat_my_core_pos
0000000030000c28 g     F .text	0000000000000028 tegra_validate_power_state
0000000030003b58 g     F .text	0000000000000008 tegra_soc_cpu_standby
0000000030002840 g     F .text	0000000000000070 mce_verify_firmware_version
0000000030004800 g     F .text	0000000000000164 runtime_svc_init
00000000300088c0 g     F .text	0000000000000008 tegra_get_bl31_rw_start
000000003000773c g     F .text	000000000000003c is_mmu_enabled
0000000030001ea0 g     F .text	0000000000000094 tegra_memctrl_restore_settings
0000000030007720 g     F .text	000000000000001c strlen
000000003000cc80 g     F .text	0000000000000000 irq_aarch64
0000000030003ee0 g     F .text	000000000000003c tegra_soc_pwr_domain_off
0000000030006270 g     F .text	0000000000000018 psci_migrate_info_type
0000000030007778 g     F .text	0000000000000048 xlat_arch_tlbi_va
0000000030002da0 g     F .text	0000000000000028 ari_roc_clean_cache
000000003000764c g     F .text	0000000000000028 __assert
000000003000b26c g     F .text	000000000000002c el3_panic
0000000030000f34 g     F .text	0000000000000024 gicv2_interrupt_type_to_line
0000000030000e80 g     F .text	0000000000000030 gicd_clr_igroupr
0000000030004674 g     F .text	000000000000006c register_interrupt_type_handler
0000000030001610 g     F .text	000000000000000c tegra_ivc_align
0000000030002ac8 g     F .text	0000000000000028 ari_write_cstate_stats
00000000300010a0 g     F .text	0000000000000128 tegra_bpmp_ipc_init
00000000300007c8 g     F .text	0000000000000004 tegra_memcpy
0000000030000930 g     F .text	000000000000005c tegra_fiq_get_intr_context
0000000030005b38 g     F .text	000000000000007c psci_acquire_pwr_domain_locks
000000003000404c g     F .text	0000000000000020 plat_get_console_from_id
000000003000b728 g     F .text	00000000000000bc el1_sysregs_context_restore
0000000030000c0c g     F .text	000000000000000c tegra_system_off
0000000030007a2c g     F .text	0000000000000014 mmap_remove_dynamic_region
00000000300088d8 g     F .text	0000000000000008 tegra_get_bl31_rodata_end
000000003000bbd0 g     F .text	0000000000000008 zeromem16
00000000300088b0 g     F .text	0000000000000008 tegra_get_bl31_text_start
00000000300057c8 g     F .text	00000000000000a0 psci_set_pwr_domains_to_run
0000000030002eb0 g     F .text	0000000000000098 ari_read_write_uncore_perfmon
0000000030000e00 g     F .text	0000000000000014 gicd_write_igroupr
000000003000b244 g     F .text	0000000000000028 report_unhandled_interrupt
000000003000cf00 g     F .text	0000000000000000 fiq_aarch32
000000003000b458  w    F .text	0000000000000018 plat_get_my_stack
0000000030007994 g     F .text	000000000000002c mmap_add_region
0000000030000000 g       .text	0000000000000000 __TEXT_START__
000000003001c838 g     O .bss	0000000000000008 psci_spd_pm



Disassembly of section .text:

0000000030000000 <bl31_entrypoint>:
    30000000:	d53e1000 	mrs	x0, sctlr_el3
    30000004:	9266f800 	and	x0, x0, #0xfffffffffdffffff
    30000008:	d51e1000 	msr	sctlr_el3, x0
    3000000c:	d5033fdf 	isb
    30000010:	10063f80 	adr	x0, 3000c800 <sync_exception_sp_el0>
    30000014:	d51ec000 	msr	vbar_el3, x0
    30000018:	d5033fdf 	isb
    3000001c:	94002d23 	bl	3000b4a8 <reset_handler>
    30000020:	d2820141 	mov	x1, #0x100a                	// #4106
    30000024:	d53e1000 	mrs	x0, sctlr_el3
    30000028:	aa010000 	orr	x0, x0, x1
    3000002c:	d51e1000 	msr	sctlr_el3, x0
    30000030:	d5033fdf 	isb
    30000034:	94002d15 	bl	3000b488 <init_cpu_data_ptr>
    30000038:	d2804700 	mov	x0, #0x238                 	// #568
    3000003c:	d51e1100 	msr	scr_el3, x0
    30000040:	d2900000 	mov	x0, #0x8000                	// #32768
    30000044:	f2a00020 	movk	x0, #0x1, lsl #16
    30000048:	d51e1320 	msr	mdcr_el3, x0
    3000004c:	d50344ff 	msr	daifclr, #0x4
    30000050:	d53e1140 	mrs	x0, cptr_el3
    30000054:	12007800 	and	w0, w0, #0x7fffffff
    30000058:	120b7800 	and	w0, w0, #0xffefffff
    3000005c:	12157800 	and	w0, w0, #0xfffffbff
    30000060:	d51e1140 	msr	cptr_el3, x0
    30000064:	94002226 	bl	300088fc <platform_mem_init>
    30000068:	1008fcc0 	adr	x0, 30012000 <__RODATA_END__>
    3000006c:	101afca1 	adr	x1, 30036000 <__BL31_END__>
    30000070:	cb000021 	sub	x1, x1, x0
    30000074:	94002e8b 	bl	3000baa0 <inv_dcache_range>
    30000078:	58000280 	ldr	x0, 300000c8 <bl31_entrypoint+0xc8>
    3000007c:	580002a1 	ldr	x1, 300000d0 <bl31_entrypoint+0xd0>
    30000080:	94002ed4 	bl	3000bbd0 <zeromem>
    30000084:	d50040bf 	msr	spsel, #0x0
    30000088:	94002cfc 	bl	3000b478 <plat_set_my_stack>
    3000008c:	d2800000 	mov	x0, #0x0                   	// #0
    30000090:	d2800001 	mov	x1, #0x0                   	// #0
    30000094:	9400016b 	bl	30000640 <bl31_early_platform_setup>
    30000098:	94000109 	bl	300004bc <bl31_plat_arch_setup>
    3000009c:	940010fd 	bl	30004490 <bl31_main>
    300000a0:	1008fb00 	adr	x0, 30012000 <__RODATA_END__>
    300000a4:	100a5361 	adr	x1, 30014b10 <__DATA_END__>
    300000a8:	cb000021 	sub	x1, x1, x0
    300000ac:	94002e70 	bl	3000ba6c <clean_dcache_range>
    300000b0:	100b5a80 	adr	x0, 30016c00 <__BSS_START__>
    300000b4:	100e4e61 	adr	x1, 3001ca80 <__BAKERY_LOCK_END__>
    300000b8:	cb000021 	sub	x1, x1, x0
    300000bc:	94002e6c 	bl	3000ba6c <clean_dcache_range>
    300000c0:	14002df2 	b	3000b888 <el3_exit>
    300000c4:	00000000 	.inst	0x00000000 ; undefined
    300000c8:	30016c00 	.word	0x30016c00
    300000cc:	00000000 	.word	0x00000000
    300000d0:	00005e80 	.word	0x00005e80
    300000d4:	00000000 	.word	0x00000000

00000000300000d8 <bl31_warm_entrypoint>:
    300000d8:	d53e1000 	mrs	x0, sctlr_el3
    300000dc:	9266f800 	and	x0, x0, #0xfffffffffdffffff
    300000e0:	d51e1000 	msr	sctlr_el3, x0
    300000e4:	d5033fdf 	isb
    300000e8:	100638c0 	adr	x0, 3000c800 <sync_exception_sp_el0>
    300000ec:	d51ec000 	msr	vbar_el3, x0
    300000f0:	d5033fdf 	isb
    300000f4:	94002ced 	bl	3000b4a8 <reset_handler>
    300000f8:	d2820141 	mov	x1, #0x100a                	// #4106
    300000fc:	d53e1000 	mrs	x0, sctlr_el3
    30000100:	aa010000 	orr	x0, x0, x1
    30000104:	d51e1000 	msr	sctlr_el3, x0
    30000108:	d5033fdf 	isb
    3000010c:	94002cdf 	bl	3000b488 <init_cpu_data_ptr>
    30000110:	d2804700 	mov	x0, #0x238                 	// #568
    30000114:	d51e1100 	msr	scr_el3, x0
    30000118:	d2900000 	mov	x0, #0x8000                	// #32768
    3000011c:	f2a00020 	movk	x0, #0x1, lsl #16
    30000120:	d51e1320 	msr	mdcr_el3, x0
    30000124:	d50344ff 	msr	daifclr, #0x4
    30000128:	d53e1140 	mrs	x0, cptr_el3
    3000012c:	12007800 	and	w0, w0, #0x7fffffff
    30000130:	120b7800 	and	w0, w0, #0xffefffff
    30000134:	12157800 	and	w0, w0, #0xfffffbff
    30000138:	d51e1140 	msr	cptr_el3, x0
    3000013c:	d50040bf 	msr	spsel, #0x0
    30000140:	94002cce 	bl	3000b478 <plat_set_my_stack>
    30000144:	d2800020 	mov	x0, #0x1                   	// #1
    30000148:	940000b2 	bl	30000410 <bl31_plat_enable_mmu>
    3000014c:	d53e1000 	mrs	x0, sctlr_el3
    30000150:	b27e0000 	orr	x0, x0, #0x4
    30000154:	d51e1000 	msr	sctlr_el3, x0
    30000158:	d5033fdf 	isb
    3000015c:	940016f8 	bl	30005d3c <psci_warmboot_entrypoint>
    30000160:	14002dca 	b	3000b888 <el3_exit>

0000000030000164 <udelay>:
    30000164:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30000168:	910003fd 	mov	x29, sp
    3000016c:	a90153f3 	stp	x19, x20, [sp, #16]
    30000170:	d00000b4 	adrp	x20, 30016000 <__STACKS_START__+0x1440>
    30000174:	2a0003f3 	mov	w19, w0
    30000178:	f90013f5 	str	x21, [sp, #32]
    3000017c:	f9460280 	ldr	x0, [x20, #3072]
    30000180:	b40000e0 	cbz	x0, 3000019c <udelay+0x38>
    30000184:	b9400801 	ldr	w1, [x0, #8]
    30000188:	340000a1 	cbz	w1, 3000019c <udelay+0x38>
    3000018c:	b9400c02 	ldr	w2, [x0, #12]
    30000190:	34000062 	cbz	w2, 3000019c <udelay+0x38>
    30000194:	f9400001 	ldr	x1, [x0]
    30000198:	b50000e1 	cbnz	x1, 300001b4 <udelay+0x50>
    3000019c:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300001a0:	91027842 	add	x2, x2, #0x9e
    300001a4:	52800321 	mov	w1, #0x19                  	// #25
    300001a8:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300001ac:	9103fc00 	add	x0, x0, #0xff
    300001b0:	94001d27 	bl	3000764c <__assert>
    300001b4:	12800000 	mov	w0, #0xffffffff            	// #-1
    300001b8:	1ac20800 	udiv	w0, w0, w2
    300001bc:	6b13001f 	cmp	w0, w19
    300001c0:	540000a8 	b.hi	300001d4 <udelay+0x70>  // b.pmore
    300001c4:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300001c8:	528003a1 	mov	w1, #0x1d                  	// #29
    300001cc:	91048442 	add	x2, x2, #0x121
    300001d0:	17fffff6 	b	300001a8 <udelay+0x44>
    300001d4:	d63f0020 	blr	x1
    300001d8:	2a0003f5 	mov	w21, w0
    300001dc:	f9460280 	ldr	x0, [x20, #3072]
    300001e0:	b9400c01 	ldr	w1, [x0, #12]
    300001e4:	b9400800 	ldr	w0, [x0, #8]
    300001e8:	1b017e73 	mul	w19, w19, w1
    300001ec:	1ac00a73 	udiv	w19, w19, w0
    300001f0:	f9460280 	ldr	x0, [x20, #3072]
    300001f4:	f9400000 	ldr	x0, [x0]
    300001f8:	d63f0000 	blr	x0
    300001fc:	4b150000 	sub	w0, w0, w21
    30000200:	6b00027f 	cmp	w19, w0
    30000204:	54ffff68 	b.hi	300001f0 <udelay+0x8c>  // b.pmore
    30000208:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000020c:	f94013f5 	ldr	x21, [sp, #32]
    30000210:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30000214:	d65f03c0 	ret

0000000030000218 <mdelay>:
    30000218:	52807d01 	mov	w1, #0x3e8                 	// #1000
    3000021c:	1b017c00 	mul	w0, w0, w1
    30000220:	17ffffd1 	b	30000164 <udelay>

0000000030000224 <timer_init>:
    30000224:	b40000e0 	cbz	x0, 30000240 <timer_init+0x1c>
    30000228:	b9400801 	ldr	w1, [x0, #8]
    3000022c:	340000a1 	cbz	w1, 30000240 <timer_init+0x1c>
    30000230:	b9400c01 	ldr	w1, [x0, #12]
    30000234:	34000061 	cbz	w1, 30000240 <timer_init+0x1c>
    30000238:	f9400001 	ldr	x1, [x0]
    3000023c:	b5000121 	cbnz	x1, 30000260 <timer_init+0x3c>
    30000240:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000244:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30000248:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000024c:	9100b442 	add	x2, x2, #0x2d
    30000250:	910003fd 	mov	x29, sp
    30000254:	528007e1 	mov	w1, #0x3f                  	// #63
    30000258:	9103fc00 	add	x0, x0, #0xff
    3000025c:	94001cfc 	bl	3000764c <__assert>
    30000260:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30000264:	f9060020 	str	x0, [x1, #3072]
    30000268:	d65f03c0 	ret

000000003000026c <boot_profiler_init>:
    3000026c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000270:	910003fd 	mov	x29, sp
    30000274:	b50000e0 	cbnz	x0, 30000290 <boot_profiler_init+0x24>
    30000278:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    3000027c:	91050842 	add	x2, x2, #0x142
    30000280:	52800761 	mov	w1, #0x3b                  	// #59
    30000284:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000288:	91055c00 	add	x0, x0, #0x157
    3000028c:	94001cf0 	bl	3000764c <__assert>
    30000290:	350000a1 	cbnz	w1, 300002a4 <boot_profiler_init+0x38>
    30000294:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30000298:	52800781 	mov	w1, #0x3c                  	// #60
    3000029c:	91061442 	add	x2, x2, #0x185
    300002a0:	17fffff9 	b	30000284 <boot_profiler_init+0x18>
    300002a4:	d00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    300002a8:	910f0003 	add	x3, x0, #0x3c0
    300002ac:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300002b0:	f9061040 	str	x0, [x2, #3104]
    300002b4:	d00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    300002b8:	f9060840 	str	x0, [x2, #3088]
    300002bc:	d00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    300002c0:	f9061443 	str	x3, [x2, #3112]
    300002c4:	d00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    300002c8:	f9060440 	str	x0, [x2, #3080]
    300002cc:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    300002d0:	b90c3001 	str	w1, [x0, #3120]
    300002d4:	d65f03c0 	ret

00000000300002d8 <boot_profiler_add_record>:
    300002d8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300002dc:	910003fd 	mov	x29, sp
    300002e0:	a90153f3 	stp	x19, x20, [sp, #16]
    300002e4:	a9025bf5 	stp	x21, x22, [sp, #32]
    300002e8:	aa0003f6 	mov	x22, x0
    300002ec:	94001d0d 	bl	30007720 <strlen>
    300002f0:	aa0003f3 	mov	x19, x0
    300002f4:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    300002f8:	f9460801 	ldr	x1, [x0, #3088]
    300002fc:	b40004c1 	cbz	x1, 30000394 <boot_profiler_add_record+0xbc>
    30000300:	d00000b4 	adrp	x20, 30016000 <__STACKS_START__+0x1440>
    30000304:	aa0003f5 	mov	x21, x0
    30000308:	39706280 	ldrb	w0, [x20, #3096]
    3000030c:	35000160 	cbnz	w0, 30000338 <boot_profiler_add_record+0x60>
    30000310:	d53e1000 	mrs	x0, sctlr_el3
    30000314:	36000120 	tbz	w0, #0, 30000338 <boot_profiler_add_record+0x60>
    30000318:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    3000031c:	52800703 	mov	w3, #0x38                  	// #56
    30000320:	d2820002 	mov	x2, #0x1000                	// #4096
    30000324:	f9461001 	ldr	x1, [x0, #3104]
    30000328:	aa0103e0 	mov	x0, x1
    3000032c:	94001db5 	bl	30007a00 <mmap_add_dynamic_region>
    30000330:	52800020 	mov	w0, #0x1                   	// #1
    30000334:	39306280 	strb	w0, [x20, #3096]
    30000338:	11000673 	add	w19, w19, #0x1
    3000033c:	d00000b4 	adrp	x20, 30016000 <__STACKS_START__+0x1440>
    30000340:	7100e27f 	cmp	w19, #0x38
    30000344:	52800700 	mov	w0, #0x38                  	// #56
    30000348:	1a809273 	csel	w19, w19, w0, ls  // ls = plast
    3000034c:	f9460680 	ldr	x0, [x20, #3080]
    30000350:	aa1603e1 	mov	x1, x22
    30000354:	2a1303e2 	mov	w2, w19
    30000358:	51000673 	sub	w19, w19, #0x1
    3000035c:	94001ccd 	bl	30007690 <memcpy>
    30000360:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30000364:	f9460680 	ldr	x0, [x20, #3080]
    30000368:	b94c3021 	ldr	w1, [x1, #3120]
    3000036c:	3833681f 	strb	wzr, [x0, x19]
    30000370:	b9400021 	ldr	w1, [x1]
    30000374:	2a0103e1 	mov	w1, w1
    30000378:	f9001c01 	str	x1, [x0, #56]
    3000037c:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30000380:	f9461421 	ldr	x1, [x1, #3112]
    30000384:	eb01001f 	cmp	x0, x1
    30000388:	540000e1 	b.ne	300003a4 <boot_profiler_add_record+0xcc>  // b.any
    3000038c:	f9460aa0 	ldr	x0, [x21, #3088]
    30000390:	f9060680 	str	x0, [x20, #3080]
    30000394:	a94153f3 	ldp	x19, x20, [sp, #16]
    30000398:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000039c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300003a0:	d65f03c0 	ret
    300003a4:	91010000 	add	x0, x0, #0x40
    300003a8:	17fffffa 	b	30000390 <boot_profiler_add_record+0xb8>

00000000300003ac <boot_profiler_deinit>:
    300003ac:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300003b0:	910003fd 	mov	x29, sp
    300003b4:	f9000bf3 	str	x19, [sp, #16]
    300003b8:	d00000b3 	adrp	x19, 30016000 <__STACKS_START__+0x1440>
    300003bc:	f9461260 	ldr	x0, [x19, #3104]
    300003c0:	b4000220 	cbz	x0, 30000404 <boot_profiler_deinit+0x58>
    300003c4:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    300003c8:	f906043f 	str	xzr, [x1, #3080]
    300003cc:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    300003d0:	f906083f 	str	xzr, [x1, #3088]
    300003d4:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    300003d8:	f906143f 	str	xzr, [x1, #3112]
    300003dc:	d2820001 	mov	x1, #0x1000                	// #4096
    300003e0:	94002d96 	bl	3000ba38 <flush_dcache_range>
    300003e4:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    300003e8:	39706000 	ldrb	w0, [x0, #3096]
    300003ec:	340000c0 	cbz	w0, 30000404 <boot_profiler_deinit+0x58>
    300003f0:	f9461260 	ldr	x0, [x19, #3104]
    300003f4:	d2820001 	mov	x1, #0x1000                	// #4096
    300003f8:	f9400bf3 	ldr	x19, [sp, #16]
    300003fc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30000400:	14001d8b 	b	30007a2c <mmap_remove_dynamic_region>
    30000404:	f9400bf3 	ldr	x19, [sp, #16]
    30000408:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3000040c:	d65f03c0 	ret

0000000030000410 <bl31_plat_enable_mmu>:
    30000410:	14001dbe 	b	30007b08 <enable_mmu_el3>

0000000030000414 <bl31_plat_get_next_image_ep_info>:
    30000414:	7100041f 	cmp	w0, #0x1
    30000418:	54000100 	b.eq	30000438 <bl31_plat_get_next_image_ep_info+0x24>  // b.none
    3000041c:	35000140 	cbnz	w0, 30000444 <bl31_plat_get_next_image_ep_info+0x30>
    30000420:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    30000424:	9130e000 	add	x0, x0, #0xc38
    30000428:	f9400401 	ldr	x1, [x0, #8]
    3000042c:	f100003f 	cmp	x1, #0x0
    30000430:	9a9f1000 	csel	x0, x0, xzr, ne  // ne = any
    30000434:	d65f03c0 	ret
    30000438:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    3000043c:	91324000 	add	x0, x0, #0xc90
    30000440:	17fffffd 	b	30000434 <bl31_plat_get_next_image_ep_info+0x20>
    30000444:	d2800000 	mov	x0, #0x0                   	// #0
    30000448:	17fffffb 	b	30000434 <bl31_plat_get_next_image_ep_info+0x20>

000000003000044c <bl31_get_plat_params>:
    3000044c:	d0000080 	adrp	x0, 30012000 <__RODATA_END__>
    30000450:	91000000 	add	x0, x0, #0x0
    30000454:	d65f03c0 	ret

0000000030000458 <bl31_platform_setup>:
    30000458:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000045c:	910ae800 	add	x0, x0, #0x2ba
    30000460:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000464:	910003fd 	mov	x29, sp
    30000468:	97ffff9c 	bl	300002d8 <boot_profiler_add_record>
    3000046c:	94000f14 	bl	300040bc <plat_gic_setup>
    30000470:	94000f75 	bl	30004244 <plat_secondary_setup>
    30000474:	94000651 	bl	30001db8 <tegra_memctrl_setup>
    30000478:	52a00081 	mov	w1, #0x40000               	// #262144
    3000047c:	d2a60000 	mov	x0, #0x30000000            	// #805306368
    30000480:	940006af 	bl	30001f3c <tegra_memctrl_tzram_setup>
    30000484:	94000f0d 	bl	300040b8 <plat_late_platform_setup>
    30000488:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000048c:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000490:	910b4000 	add	x0, x0, #0x2d0
    30000494:	17ffff91 	b	300002d8 <boot_profiler_add_record>

0000000030000498 <bl31_plat_runtime_setup>:
    30000498:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000049c:	910003fd 	mov	x29, sp
    300004a0:	9400072d 	bl	30002154 <tegra_memctrl_clear_pending_interrupts>
    300004a4:	9400072b 	bl	30002150 <tegra_memctrl_disable_ahb_redirection>
    300004a8:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300004ac:	910aac00 	add	x0, x0, #0x2ab
    300004b0:	97ffff8a 	bl	300002d8 <boot_profiler_add_record>
    300004b4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300004b8:	17ffffbd 	b	300003ac <boot_profiler_deinit>

00000000300004bc <bl31_plat_arch_setup>:
    300004bc:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    300004c0:	910003fd 	mov	x29, sp
    300004c4:	a90153f3 	stp	x19, x20, [sp, #16]
    300004c8:	a9025bf5 	stp	x21, x22, [sp, #32]
    300004cc:	a90363f7 	stp	x23, x24, [sp, #48]
    300004d0:	940020fc 	bl	300088c0 <tegra_get_bl31_rw_start>
    300004d4:	aa0003f6 	mov	x22, x0
    300004d8:	940020fc 	bl	300088c8 <tegra_get_bl31_rw_end>
    300004dc:	aa0003f8 	mov	x24, x0
    300004e0:	940020fc 	bl	300088d0 <tegra_get_bl31_rodata_start>
    300004e4:	aa0003f5 	mov	x21, x0
    300004e8:	940020fc 	bl	300088d8 <tegra_get_bl31_rodata_end>
    300004ec:	aa0003f3 	mov	x19, x0
    300004f0:	940020f0 	bl	300088b0 <tegra_get_bl31_text_start>
    300004f4:	aa0003f4 	mov	x20, x0
    300004f8:	940020f0 	bl	300088b8 <tegra_get_bl31_text_end>
    300004fc:	cb140017 	sub	x23, x0, x20
    30000500:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000504:	910a0000 	add	x0, x0, #0x280
    30000508:	97ffff74 	bl	300002d8 <boot_profiler_add_record>
    3000050c:	94000eca 	bl	30004034 <plat_get_mmio_map>
    30000510:	b4000040 	cbz	x0, 30000518 <bl31_plat_arch_setup+0x5c>
    30000514:	94001d2b 	bl	300079c0 <mmap_add>
    30000518:	52800143 	mov	w3, #0xa                   	// #10
    3000051c:	cb160302 	sub	x2, x24, x22
    30000520:	aa1603e1 	mov	x1, x22
    30000524:	aa1603e0 	mov	x0, x22
    30000528:	cb150273 	sub	x19, x19, x21
    3000052c:	94001d1a 	bl	30007994 <mmap_add_region>
    30000530:	52800443 	mov	w3, #0x22                  	// #34
    30000534:	aa1303e2 	mov	x2, x19
    30000538:	aa1503e1 	mov	x1, x21
    3000053c:	aa1503e0 	mov	x0, x21
    30000540:	94001d15 	bl	30007994 <mmap_add_region>
    30000544:	aa1403e1 	mov	x1, x20
    30000548:	aa1703e2 	mov	x2, x23
    3000054c:	aa1403e0 	mov	x0, x20
    30000550:	52800043 	mov	w3, #0x2                   	// #2
    30000554:	94001d10 	bl	30007994 <mmap_add_region>
    30000558:	940020d3 	bl	300088a4 <tegra_get_bl31_phys_base>
    3000055c:	d2a60001 	mov	x1, #0x30000000            	// #805306368
    30000560:	eb01001f 	cmp	x0, x1
    30000564:	540000e1 	b.ne	30000580 <bl31_plat_arch_setup+0xc4>  // b.any
    30000568:	d0000080 	adrp	x0, 30012000 <__RODATA_END__>
    3000056c:	52800103 	mov	w3, #0x8                   	// #8
    30000570:	d2a00082 	mov	x2, #0x40000               	// #262144
    30000574:	f9400401 	ldr	x1, [x0, #8]
    30000578:	aa0103e0 	mov	x0, x1
    3000057c:	94001d06 	bl	30007994 <mmap_add_region>
    30000580:	94001d30 	bl	30007a40 <init_xlat_tables>
    30000584:	52800000 	mov	w0, #0x0                   	// #0
    30000588:	94001d60 	bl	30007b08 <enable_mmu_el3>
    3000058c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30000590:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000594:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30000598:	910a5800 	add	x0, x0, #0x296
    3000059c:	a94363f7 	ldp	x23, x24, [sp, #48]
    300005a0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    300005a4:	17ffff4d 	b	300002d8 <boot_profiler_add_record>

00000000300005a8 <bl31_check_ns_address>:
    300005a8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300005ac:	d1000421 	sub	x1, x1, #0x1
    300005b0:	910003fd 	mov	x29, sp
    300005b4:	a90153f3 	stp	x19, x20, [sp, #16]
    300005b8:	aa0003f4 	mov	x20, x0
    300005bc:	8b000033 	add	x19, x1, x0
    300005c0:	f90013f5 	str	x21, [sp, #32]
    300005c4:	940020b8 	bl	300088a4 <tegra_get_bl31_phys_base>
    300005c8:	aa0003f5 	mov	x21, x0
    300005cc:	b26183e0 	mov	x0, #0xffffffff80000000    	// #-2147483648
    300005d0:	8b000280 	add	x0, x20, x0
    300005d4:	b27f7fe1 	mov	x1, #0x1fffffffe           	// #8589934590
    300005d8:	eb01001f 	cmp	x0, x1
    300005dc:	540000a8 	b.hi	300005f0 <bl31_check_ns_address+0x48>  // b.pmore
    300005e0:	b2407be0 	mov	x0, #0x7fffffff            	// #2147483647
    300005e4:	f2c00040 	movk	x0, #0x2, lsl #32
    300005e8:	eb00027f 	cmp	x19, x0
    300005ec:	54000269 	b.ls	30000638 <bl31_check_ns_address+0x90>  // b.plast
    300005f0:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300005f4:	91065800 	add	x0, x0, #0x196
    300005f8:	94001b4b 	bl	30007324 <tf_printf>
    300005fc:	128001a0 	mov	w0, #0xfffffff2            	// #-14
    30000600:	eb13029f 	cmp	x20, x19
    30000604:	540000a2 	b.cs	30000618 <bl31_check_ns_address+0x70>  // b.hs, b.nlast
    30000608:	d2a60801 	mov	x1, #0x30400000            	// #809500672
    3000060c:	eb01029f 	cmp	x20, x1
    30000610:	fa559260 	ccmp	x19, x21, #0x0, ls  // ls = plast
    30000614:	540000a3 	b.cc	30000628 <bl31_check_ns_address+0x80>  // b.lo, b.ul, b.last
    30000618:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000061c:	9106f400 	add	x0, x0, #0x1bd
    30000620:	94001b41 	bl	30007324 <tf_printf>
    30000624:	12800580 	mov	w0, #0xffffffd3            	// #-45
    30000628:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000062c:	f94013f5 	ldr	x21, [sp, #32]
    30000630:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30000634:	d65f03c0 	ret
    30000638:	52800000 	mov	w0, #0x0                   	// #0
    3000063c:	17fffff1 	b	30000600 <bl31_check_ns_address+0x58>

0000000030000640 <bl31_early_platform_setup>:
    30000640:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30000644:	910003fd 	mov	x29, sp
    30000648:	a90153f3 	stp	x19, x20, [sp, #16]
    3000064c:	aa0103f3 	mov	x19, x1
    30000650:	a9025bf5 	stp	x21, x22, [sp, #32]
    30000654:	b5000aa0 	cbnz	x0, 300007a8 <bl31_early_platform_setup+0x168>
    30000658:	94000ea7 	bl	300040f4 <plat_get_bl31_params>
    3000065c:	aa0003f4 	mov	x20, x0
    30000660:	b5000073 	cbnz	x19, 3000066c <bl31_early_platform_setup+0x2c>
    30000664:	94000ea9 	bl	30004108 <plat_get_bl31_plat_params>
    30000668:	aa0003f3 	mov	x19, x0
    3000066c:	b5000a34 	cbnz	x20, 300007b0 <bl31_early_platform_setup+0x170>
    30000670:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30000674:	91078c42 	add	x2, x2, #0x1e3
    30000678:	52800d41 	mov	w1, #0x6a                  	// #106
    3000067c:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000680:	9107d000 	add	x0, x0, #0x1f4
    30000684:	94001bf2 	bl	3000764c <__assert>
    30000688:	d2800b02 	mov	x2, #0x58                  	// #88
    3000068c:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    30000690:	91324000 	add	x0, x0, #0xc90
    30000694:	94001bff 	bl	30007690 <memcpy>
    30000698:	f9400a81 	ldr	x1, [x20, #16]
    3000069c:	b40000a1 	cbz	x1, 300006b0 <bl31_early_platform_setup+0x70>
    300006a0:	d00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    300006a4:	d2800b02 	mov	x2, #0x58                  	// #88
    300006a8:	9130e000 	add	x0, x0, #0xc38
    300006ac:	94001bf9 	bl	30007690 <memcpy>
    300006b0:	b50000b3 	cbnz	x19, 300006c4 <bl31_early_platform_setup+0x84>
    300006b4:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300006b8:	52800ea1 	mov	w1, #0x75                  	// #117
    300006bc:	9108fc42 	add	x2, x2, #0x23f
    300006c0:	17ffffef 	b	3000067c <bl31_early_platform_setup+0x3c>
    300006c4:	d0000096 	adrp	x22, 30012000 <__RODATA_END__>
    300006c8:	910002d5 	add	x21, x22, #0x0
    300006cc:	f9400660 	ldr	x0, [x19, #8]
    300006d0:	d2820001 	mov	x1, #0x1000                	// #4096
    300006d4:	f90006a0 	str	x0, [x21, #8]
    300006d8:	f9400260 	ldr	x0, [x19]
    300006dc:	f90002c0 	str	x0, [x22]
    300006e0:	b9401260 	ldr	w0, [x19, #16]
    300006e4:	b90012a0 	str	w0, [x21, #16]
    300006e8:	b9401660 	ldr	w0, [x19, #20]
    300006ec:	b90016a0 	str	w0, [x21, #20]
    300006f0:	f9401260 	ldr	x0, [x19, #32]
    300006f4:	f90012a0 	str	x0, [x21, #32]
    300006f8:	f9401660 	ldr	x0, [x19, #40]
    300006fc:	f90016a0 	str	x0, [x21, #40]
    30000700:	f9400e60 	ldr	x0, [x19, #24]
    30000704:	97ffffa9 	bl	300005a8 <bl31_check_ns_address>
    30000708:	350000c0 	cbnz	w0, 30000720 <bl31_early_platform_setup+0xe0>
    3000070c:	f9400e60 	ldr	x0, [x19, #24]
    30000710:	52a185c1 	mov	w1, #0xc2e0000             	// #204341248
    30000714:	f9000ea0 	str	x0, [x21, #24]
    30000718:	f9400e60 	ldr	x0, [x19, #24]
    3000071c:	97fffed4 	bl	3000026c <boot_profiler_init>
    30000720:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000724:	91094c00 	add	x0, x0, #0x253
    30000728:	97fffeec 	bl	300002d8 <boot_profiler_add_record>
    3000072c:	528ba815 	mov	w21, #0x5d40                	// #23872
    30000730:	72a018d5 	movk	w21, #0xc6, lsl #16
    30000734:	9400002c 	bl	300007e4 <tegra_delay_timer_init>
    30000738:	940000d1 	bl	30000a7c <tegra_platform_is_fpga>
    3000073c:	72001c1f 	tst	w0, #0xff
    30000740:	b9401260 	ldr	w0, [x19, #16]
    30000744:	5292c001 	mov	w1, #0x9600                	// #38400
    30000748:	72a30a21 	movk	w1, #0x1851, lsl #16
    3000074c:	1a8112b5 	csel	w21, w21, w1, ne  // ne = any
    30000750:	94000e3f 	bl	3000404c <plat_get_console_from_id>
    30000754:	2a0003f3 	mov	w19, w0
    30000758:	aa1303e0 	mov	x0, x19
    3000075c:	9400204e 	bl	30008894 <tegra_set_console_base>
    30000760:	2a1503e1 	mov	w1, w21
    30000764:	52984002 	mov	w2, #0xc200                	// #49664
    30000768:	72a00022 	movk	w2, #0x1, lsl #16
    3000076c:	aa1303e0 	mov	x0, x19
    30000770:	94002033 	bl	3000883c <console_init>
    30000774:	94000e3e 	bl	3000406c <plat_early_platform_setup>
    30000778:	910002c0 	add	x0, x22, #0x0
    3000077c:	b94002c1 	ldr	w1, [x22]
    30000780:	f9400400 	ldr	x0, [x0, #8]
    30000784:	940005ec 	bl	30001f34 <tegra_memctrl_tzdram_setup>
    30000788:	f9400e80 	ldr	x0, [x20, #24]
    3000078c:	94000e71 	bl	30004150 <plat_relocate_bl32_image>
    30000790:	a94153f3 	ldp	x19, x20, [sp, #16]
    30000794:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000798:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000079c:	9109a800 	add	x0, x0, #0x26a
    300007a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300007a4:	17fffecd 	b	300002d8 <boot_profiler_add_record>
    300007a8:	aa0003f4 	mov	x20, x0
    300007ac:	b4fff5c1 	cbz	x1, 30000664 <bl31_early_platform_setup+0x24>
    300007b0:	f9401281 	ldr	x1, [x20, #32]
    300007b4:	b5fff6a1 	cbnz	x1, 30000688 <bl31_early_platform_setup+0x48>
    300007b8:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300007bc:	52800d61 	mov	w1, #0x6b                  	// #107
    300007c0:	91088042 	add	x2, x2, #0x220
    300007c4:	17ffffae 	b	3000067c <bl31_early_platform_setup+0x3c>

00000000300007c8 <tegra_memcpy>:
    300007c8:	1400055e 	b	30001d40 <tegra_gpcdma_memcpy>

00000000300007cc <tegra_zeromem>:
    300007cc:	1400055f 	b	30001d48 <tegra_gpcdma_zeromem>

00000000300007d0 <tegra_timer_get_value>:
    300007d0:	d2800060 	mov	x0, #0x3                   	// #3
    300007d4:	d51fe220 	msr	cntps_ctl_el1, x0
    300007d8:	d53fe200 	mrs	x0, cntps_tval_el1
    300007dc:	2a2003e0 	mvn	w0, w0
    300007e0:	d65f03c0 	ret

00000000300007e4 <tegra_delay_timer_init>:
    300007e4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300007e8:	910003fd 	mov	x29, sp
    300007ec:	94000e15 	bl	30004040 <plat_get_syscnt_freq2>
    300007f0:	52884801 	mov	w1, #0x4240                	// #16960
    300007f4:	528000e3 	mov	w3, #0x7                   	// #7
    300007f8:	72a001e1 	movk	w1, #0xf, lsl #16
    300007fc:	52800142 	mov	w2, #0xa                   	// #10
    30000800:	71000463 	subs	w3, w3, #0x1
    30000804:	54000181 	b.ne	30000834 <tegra_delay_timer_init+0x50>  // b.any
    30000808:	d2800062 	mov	x2, #0x3                   	// #3
    3000080c:	d51fe222 	msr	cntps_ctl_el1, x2
    30000810:	d00000a4 	adrp	x4, 30016000 <__STACKS_START__+0x1440>
    30000814:	9133a082 	add	x2, x4, #0xce8
    30000818:	90000003 	adrp	x3, 30000000 <bl31_entrypoint>
    3000081c:	911f4063 	add	x3, x3, #0x7d0
    30000820:	f9067483 	str	x3, [x4, #3304]
    30000824:	29010041 	stp	w1, w0, [x2, #8]
    30000828:	aa0203e0 	mov	x0, x2
    3000082c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000830:	17fffe7d 	b	30000224 <timer_init>
    30000834:	1ac20804 	udiv	w4, w0, w2
    30000838:	1b028085 	msub	w5, w4, w2, w0
    3000083c:	35fffe65 	cbnz	w5, 30000808 <tegra_delay_timer_init+0x24>
    30000840:	1ac20821 	udiv	w1, w1, w2
    30000844:	2a0403e0 	mov	w0, w4
    30000848:	17ffffee 	b	30000800 <tegra_delay_timer_init+0x1c>

000000003000084c <tegra_fiq_interrupt_handler>:
    3000084c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30000850:	52800020 	mov	w0, #0x1                   	// #1
    30000854:	910003fd 	mov	x29, sp
    30000858:	a90153f3 	stp	x19, x20, [sp, #16]
    3000085c:	a9025bf5 	stp	x21, x22, [sp, #32]
    30000860:	94000fab 	bl	3000470c <cm_get_context>
    30000864:	d00000b6 	adrp	x22, 30016000 <__STACKS_START__+0x1440>
    30000868:	aa0003f3 	mov	x19, x0
    3000086c:	9400201d 	bl	300088e0 <plat_my_core_pos>
    30000870:	2a0003f4 	mov	w20, w0
    30000874:	94000488 	bl	30001a94 <plat_ic_get_pending_interrupt_id>
    30000878:	2a0003f5 	mov	w21, w0
    3000087c:	f946c2c0 	ldr	x0, [x22, #3456]
    30000880:	b40001a0 	cbz	x0, 300008b4 <tegra_fiq_interrupt_handler+0x68>
    30000884:	52800020 	mov	w0, #0x1                   	// #1
    30000888:	94001141 	bl	30004d8c <cm_el1_sysregs_context_save>
    3000088c:	d37c7e81 	ubfiz	x1, x20, #4, #32
    30000890:	d00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    30000894:	91340042 	add	x2, x2, #0xd00
    30000898:	a9511260 	ldp	x0, x4, [x19, #272]
    3000089c:	8b010043 	add	x3, x2, x1
    300008a0:	f8216844 	str	x4, [x2, x1]
    300008a4:	f946c2c1 	ldr	x1, [x22, #3456]
    300008a8:	f9000460 	str	x0, [x3, #8]
    300008ac:	52800020 	mov	w0, #0x1                   	// #1
    300008b0:	94001151 	bl	30004df4 <cm_set_elr_el3>
    300008b4:	710ff6bf 	cmp	w21, #0x3fd
    300008b8:	54000088 	b.hi	300008c8 <tegra_fiq_interrupt_handler+0x7c>  // b.pmore
    300008bc:	9400049f 	bl	30001b38 <plat_ic_acknowledge_interrupt>
    300008c0:	2a1503e0 	mov	w0, w21
    300008c4:	940004a1 	bl	30001b48 <plat_ic_end_of_interrupt>
    300008c8:	d2800000 	mov	x0, #0x0                   	// #0
    300008cc:	a94153f3 	ldp	x19, x20, [sp, #16]
    300008d0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300008d4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300008d8:	d65f03c0 	ret

00000000300008dc <tegra_fiq_handler_setup>:
    300008dc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300008e0:	910003fd 	mov	x29, sp
    300008e4:	f9000bf3 	str	x19, [sp, #16]
    300008e8:	d00000b3 	adrp	x19, 30016000 <__STACKS_START__+0x1440>
    300008ec:	b94cfa60 	ldr	w0, [x19, #3320]
    300008f0:	35000140 	cbnz	w0, 30000918 <tegra_fiq_handler_setup+0x3c>
    300008f4:	90000001 	adrp	x1, 30000000 <bl31_entrypoint>
    300008f8:	52800042 	mov	w2, #0x2                   	// #2
    300008fc:	91213021 	add	x1, x1, #0x84c
    30000900:	52800020 	mov	w0, #0x1                   	// #1
    30000904:	94000f5c 	bl	30004674 <register_interrupt_type_handler>
    30000908:	34000040 	cbz	w0, 30000910 <tegra_fiq_handler_setup+0x34>
    3000090c:	94002c3a 	bl	3000b9f4 <do_panic>
    30000910:	52800020 	mov	w0, #0x1                   	// #1
    30000914:	b90cfa60 	str	w0, [x19, #3320]
    30000918:	f9400bf3 	ldr	x19, [sp, #16]
    3000091c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30000920:	d65f03c0 	ret

0000000030000924 <tegra_fiq_set_ns_entrypoint>:
    30000924:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30000928:	f906c020 	str	x0, [x1, #3456]
    3000092c:	d65f03c0 	ret

0000000030000930 <tegra_fiq_get_intr_context>:
    30000930:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30000934:	52800020 	mov	w0, #0x1                   	// #1
    30000938:	910003fd 	mov	x29, sp
    3000093c:	f9000bf3 	str	x19, [sp, #16]
    30000940:	94000f73 	bl	3000470c <cm_get_context>
    30000944:	aa0003f3 	mov	x19, x0
    30000948:	94001fe6 	bl	300088e0 <plat_my_core_pos>
    3000094c:	d00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30000950:	d37c7c00 	ubfiz	x0, x0, #4, #32
    30000954:	91340021 	add	x1, x1, #0xd00
    30000958:	8b000022 	add	x2, x1, x0
    3000095c:	f8606820 	ldr	x0, [x1, x0]
    30000960:	f9000260 	str	x0, [x19]
    30000964:	f9400440 	ldr	x0, [x2, #8]
    30000968:	f9000660 	str	x0, [x19, #8]
    3000096c:	f9407e60 	ldr	x0, [x19, #248]
    30000970:	f9000a60 	str	x0, [x19, #16]
    30000974:	f940aa60 	ldr	x0, [x19, #336]
    30000978:	f9000e60 	str	x0, [x19, #24]
    3000097c:	52800000 	mov	w0, #0x0                   	// #0
    30000980:	f9400bf3 	ldr	x19, [sp, #16]
    30000984:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30000988:	d65f03c0 	ret

000000003000098c <tegra_get_chipid_major>:
    3000098c:	d2800080 	mov	x0, #0x4                   	// #4
    30000990:	f2a00200 	movk	x0, #0x10, lsl #16
    30000994:	b9400000 	ldr	w0, [x0]
    30000998:	d3441c00 	ubfx	x0, x0, #4, #4
    3000099c:	d65f03c0 	ret

00000000300009a0 <tegra_get_chipid_minor>:
    300009a0:	d2800080 	mov	x0, #0x4                   	// #4
    300009a4:	f2a00200 	movk	x0, #0x10, lsl #16
    300009a8:	b9400000 	ldr	w0, [x0]
    300009ac:	d3504c00 	ubfx	x0, x0, #16, #4
    300009b0:	d65f03c0 	ret

00000000300009b4 <tegra_get_platform>:
    300009b4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300009b8:	910003fd 	mov	x29, sp
    300009bc:	97fffff4 	bl	3000098c <tegra_get_chipid_major>
    300009c0:	2a0003e2 	mov	w2, w0
    300009c4:	97fffff7 	bl	300009a0 <tegra_get_chipid_minor>
    300009c8:	d2800081 	mov	x1, #0x4                   	// #4
    300009cc:	f2a00201 	movk	x1, #0x10, lsl #16
    300009d0:	b9400021 	ldr	w1, [x1]
    300009d4:	35000102 	cbnz	w2, 300009f4 <tegra_get_platform+0x40>
    300009d8:	7100181f 	cmp	w0, #0x6
    300009dc:	54000208 	b.hi	30000a1c <tegra_get_platform+0x68>  // b.pmore
    300009e0:	d0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    300009e4:	910b9421 	add	x1, x1, #0x2e5
    300009e8:	38604820 	ldrb	w0, [x1, w0, uxtw]
    300009ec:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300009f0:	d65f03c0 	ret
    300009f4:	d3545c20 	ubfx	x0, x1, #20, #4
    300009f8:	340000e0 	cbz	w0, 30000a14 <tegra_get_platform+0x60>
    300009fc:	51000400 	sub	w0, w0, #0x1
    30000a00:	71001c1f 	cmp	w0, #0x7
    30000a04:	540000c8 	b.hi	30000a1c <tegra_get_platform+0x68>  // b.pmore
    30000a08:	d0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30000a0c:	910bb021 	add	x1, x1, #0x2ec
    30000a10:	17fffff6 	b	300009e8 <tegra_get_platform+0x34>
    30000a14:	52800000 	mov	w0, #0x0                   	// #0
    30000a18:	17fffff5 	b	300009ec <tegra_get_platform+0x38>
    30000a1c:	528000e0 	mov	w0, #0x7                   	// #7
    30000a20:	17fffff3 	b	300009ec <tegra_get_platform+0x38>

0000000030000a24 <tegra_chipid_is_t186>:
    30000a24:	d2800080 	mov	x0, #0x4                   	// #4
    30000a28:	f2a00200 	movk	x0, #0x10, lsl #16
    30000a2c:	b9400000 	ldr	w0, [x0]
    30000a30:	d3483c00 	ubfx	x0, x0, #8, #8
    30000a34:	7100601f 	cmp	w0, #0x18
    30000a38:	1a9f17e0 	cset	w0, eq  // eq = none
    30000a3c:	d65f03c0 	ret

0000000030000a40 <tegra_platform_is_silicon>:
    30000a40:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000a44:	910003fd 	mov	x29, sp
    30000a48:	97ffffdb 	bl	300009b4 <tegra_get_platform>
    30000a4c:	7100001f 	cmp	w0, #0x0
    30000a50:	1a9f17e0 	cset	w0, eq  // eq = none
    30000a54:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000a58:	d65f03c0 	ret

0000000030000a5c <tegra_platform_is_linsim>:
    30000a5c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000a60:	910003fd 	mov	x29, sp
    30000a64:	97ffffd4 	bl	300009b4 <tegra_get_platform>
    30000a68:	51001000 	sub	w0, w0, #0x4
    30000a6c:	7100041f 	cmp	w0, #0x1
    30000a70:	1a9f87e0 	cset	w0, ls  // ls = plast
    30000a74:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000a78:	d65f03c0 	ret

0000000030000a7c <tegra_platform_is_fpga>:
    30000a7c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000a80:	910003fd 	mov	x29, sp
    30000a84:	97ffffcc 	bl	300009b4 <tegra_get_platform>
    30000a88:	7100081f 	cmp	w0, #0x2
    30000a8c:	1a9f17e0 	cset	w0, eq  // eq = none
    30000a90:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000a94:	d65f03c0 	ret

0000000030000a98 <tegra_platform_is_virt_dev_kit>:
    30000a98:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000a9c:	910003fd 	mov	x29, sp
    30000aa0:	97ffffc5 	bl	300009b4 <tegra_get_platform>
    30000aa4:	7100181f 	cmp	w0, #0x6
    30000aa8:	1a9f17e0 	cset	w0, eq  // eq = none
    30000aac:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000ab0:	d65f03c0 	ret

0000000030000ab4 <tegra_get_sys_suspend_power_state>:
    30000ab4:	52800041 	mov	w1, #0x2                   	// #2
    30000ab8:	39000001 	strb	w1, [x0]
    30000abc:	39000401 	strb	w1, [x0, #1]
    30000ac0:	39000801 	strb	w1, [x0, #2]
    30000ac4:	d65f03c0 	ret

0000000030000ac8 <tegra_validate_ns_entrypoint>:
    30000ac8:	b26183e1 	mov	x1, #0xffffffff80000000    	// #-2147483648
    30000acc:	8b010000 	add	x0, x0, x1
    30000ad0:	b24083e1 	mov	x1, #0x1ffffffff           	// #8589934591
    30000ad4:	eb01001f 	cmp	x0, x1
    30000ad8:	12800100 	mov	w0, #0xfffffff7            	// #-9
    30000adc:	1a9f8000 	csel	w0, w0, wzr, hi  // hi = pmore
    30000ae0:	d65f03c0 	ret

0000000030000ae4 <tegra_cpu_standby>:
    30000ae4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000ae8:	910003fd 	mov	x29, sp
    30000aec:	94000c1b 	bl	30003b58 <tegra_soc_cpu_standby>
    30000af0:	340000c0 	cbz	w0, 30000b08 <tegra_cpu_standby+0x24>
    30000af4:	d0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30000af8:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000afc:	910bd021 	add	x1, x1, #0x2f4
    30000b00:	910c1800 	add	x0, x0, #0x306
    30000b04:	94001a08 	bl	30007324 <tf_printf>
    30000b08:	d53e1100 	mrs	x0, scr_el3
    30000b0c:	b27f0001 	orr	x1, x0, #0x2
    30000b10:	d51e1101 	msr	scr_el3, x1
    30000b14:	d5033fdf 	isb
    30000b18:	d5033f9f 	dsb	sy
    30000b1c:	d503207f 	wfi
    30000b20:	d51e1100 	msr	scr_el3, x0
    30000b24:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000b28:	d65f03c0 	ret

0000000030000b2c <tegra_pwr_domain_on>:
    30000b2c:	14000ca2 	b	30003db4 <tegra_soc_pwr_domain_on>

0000000030000b30 <tegra_pwr_domain_off>:
    30000b30:	14000cec 	b	30003ee0 <tegra_soc_pwr_domain_off>

0000000030000b34 <tegra_pwr_domain_suspend>:
    30000b34:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30000b38:	910003fd 	mov	x29, sp
    30000b3c:	f9000bf3 	str	x19, [sp, #16]
    30000b40:	aa0003f3 	mov	x19, x0
    30000b44:	94000c07 	bl	30003b60 <tegra_soc_pwr_domain_suspend>
    30000b48:	39400a60 	ldrb	w0, [x19, #2]
    30000b4c:	7100081f 	cmp	w0, #0x2
    30000b50:	54000041 	b.ne	30000b58 <tegra_pwr_domain_suspend+0x24>  // b.any
    30000b54:	94001f3f 	bl	30008850 <console_uninit>
    30000b58:	f9400bf3 	ldr	x19, [sp, #16]
    30000b5c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30000b60:	14000341 	b	30001864 <tegra_gic_cpuif_deactivate>

0000000030000b64 <tegra_pwr_domain_power_down_wfi>:
    30000b64:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000b68:	910003fd 	mov	x29, sp
    30000b6c:	94000cf4 	bl	30003f3c <tegra_soc_pwr_domain_power_down_wfi>
    30000b70:	d503207f 	wfi
    30000b74:	94002ba0 	bl	3000b9f4 <do_panic>

0000000030000b78 <tegra_pwr_domain_on_finish>:
    30000b78:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30000b7c:	910003fd 	mov	x29, sp
    30000b80:	a90153f3 	stp	x19, x20, [sp, #16]
    30000b84:	aa0003f3 	mov	x19, x0
    30000b88:	94001f40 	bl	30008888 <tegra_get_console_base>
    30000b8c:	aa0003f4 	mov	x20, x0
    30000b90:	39400a60 	ldrb	w0, [x19, #2]
    30000b94:	7100081f 	cmp	w0, #0x2
    30000b98:	54000341 	b.ne	30000c00 <tegra_pwr_domain_on_finish+0x88>  // b.any
    30000b9c:	94000339 	bl	30001880 <tegra_gic_init>
    30000ba0:	97ffffb7 	bl	30000a7c <tegra_platform_is_fpga>
    30000ba4:	72001c1f 	tst	w0, #0xff
    30000ba8:	528ba801 	mov	w1, #0x5d40                	// #23872
    30000bac:	5292c000 	mov	w0, #0x9600                	// #38400
    30000bb0:	72a018c1 	movk	w1, #0xc6, lsl #16
    30000bb4:	72a30a20 	movk	w0, #0x1851, lsl #16
    30000bb8:	1a801021 	csel	w1, w1, w0, ne  // ne = any
    30000bbc:	b40000b4 	cbz	x20, 30000bd0 <tegra_pwr_domain_on_finish+0x58>
    30000bc0:	52984002 	mov	w2, #0xc200                	// #49664
    30000bc4:	aa1403e0 	mov	x0, x20
    30000bc8:	72a00022 	movk	w2, #0x1, lsl #16
    30000bcc:	94001f1c 	bl	3000883c <console_init>
    30000bd0:	940004b4 	bl	30001ea0 <tegra_memctrl_restore_settings>
    30000bd4:	97fffe1e 	bl	3000044c <bl31_get_plat_params>
    30000bd8:	b9400001 	ldr	w1, [x0]
    30000bdc:	f9400400 	ldr	x0, [x0, #8]
    30000be0:	940004d5 	bl	30001f34 <tegra_memctrl_tzdram_setup>
    30000be4:	52a00081 	mov	w1, #0x40000               	// #262144
    30000be8:	d2a60000 	mov	x0, #0x30000000            	// #805306368
    30000bec:	940004d4 	bl	30001f3c <tegra_memctrl_tzram_setup>
    30000bf0:	aa1303e0 	mov	x0, x19
    30000bf4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30000bf8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30000bfc:	14000c84 	b	30003e0c <tegra_soc_pwr_domain_on_finish>
    30000c00:	94000381 	bl	30001a04 <tegra_gic_pcpu_init>
    30000c04:	17fffffb 	b	30000bf0 <tegra_pwr_domain_on_finish+0x78>

0000000030000c08 <tegra_pwr_domain_suspend_finish>:
    30000c08:	17ffffdc 	b	30000b78 <tegra_pwr_domain_on_finish>

0000000030000c0c <tegra_system_off>:
    30000c0c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000c10:	910003fd 	mov	x29, sp
    30000c14:	94000cc2 	bl	30003f1c <tegra_soc_prepare_system_off>

0000000030000c18 <tegra_system_reset>:
    30000c18:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000c1c:	910003fd 	mov	x29, sp
    30000c20:	94000cc3 	bl	30003f2c <tegra_soc_prepare_system_reset>
    30000c24:	14000000 	b	30000c24 <tegra_system_reset+0xc>

0000000030000c28 <tegra_validate_power_state>:
    30000c28:	b5000121 	cbnz	x1, 30000c4c <tegra_validate_power_state+0x24>
    30000c2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000c30:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30000c34:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000c38:	910c6842 	add	x2, x2, #0x31a
    30000c3c:	910003fd 	mov	x29, sp
    30000c40:	52801d81 	mov	w1, #0xec                  	// #236
    30000c44:	910cb000 	add	x0, x0, #0x32c
    30000c48:	94001a81 	bl	3000764c <__assert>
    30000c4c:	14000ba1 	b	30003ad0 <tegra_soc_validate_power_state>

0000000030000c50 <plat_setup_psci_ops>:
    30000c50:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30000c54:	910003fd 	mov	x29, sp
    30000c58:	f9000bf3 	str	x19, [sp, #16]
    30000c5c:	aa0103f3 	mov	x19, x1
    30000c60:	790053bf 	strh	wzr, [x29, #40]
    30000c64:	3900abbf 	strb	wzr, [x29, #42]
    30000c68:	94001f04 	bl	30008878 <tegra_set_sec_entry_point>
    30000c6c:	9100a3a0 	add	x0, x29, #0x28
    30000c70:	94000c67 	bl	30003e0c <tegra_soc_pwr_domain_on_finish>
    30000c74:	94000d72 	bl	3000423c <plat_supports_system_suspend>
    30000c78:	72001c1f 	tst	w0, #0xff
    30000c7c:	d0000080 	adrp	x0, 30012000 <__RODATA_END__>
    30000c80:	54000061 	b.ne	30000c8c <plat_setup_psci_ops+0x3c>  // b.any
    30000c84:	9100e001 	add	x1, x0, #0x38
    30000c88:	f9002c3f 	str	xzr, [x1, #88]
    30000c8c:	9100e000 	add	x0, x0, #0x38
    30000c90:	f9000260 	str	x0, [x19]
    30000c94:	f9400bf3 	ldr	x19, [sp, #16]
    30000c98:	52800000 	mov	w0, #0x0                   	// #0
    30000c9c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30000ca0:	d65f03c0 	ret

0000000030000ca4 <plat_get_target_pwr_state>:
    30000ca4:	14000bfe 	b	30003c9c <tegra_soc_get_target_pwr_state>

0000000030000ca8 <tegra_sip_handler>:
    30000ca8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30000cac:	910003fd 	mov	x29, sp
    30000cb0:	a90153f3 	stp	x19, x20, [sp, #16]
    30000cb4:	aa0103f4 	mov	x20, x1
    30000cb8:	a9025bf5 	stp	x21, x22, [sp, #32]
    30000cbc:	aa0603f3 	mov	x19, x6
    30000cc0:	2a0003f5 	mov	w21, w0
    30000cc4:	aa0203f6 	mov	x22, x2
    30000cc8:	94000d7b 	bl	300042b4 <plat_sip_handler>
    30000ccc:	350000e0 	cbnz	w0, 30000ce8 <tegra_sip_handler+0x40>
    30000cd0:	f900027f 	str	xzr, [x19]
    30000cd4:	d2800000 	mov	x0, #0x0                   	// #0
    30000cd8:	a94153f3 	ldp	x19, x20, [sp, #16]
    30000cdc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30000ce0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30000ce4:	d65f03c0 	ret
    30000ce8:	528000a0 	mov	w0, #0x5                   	// #5
    30000cec:	72b04000 	movk	w0, #0x8200, lsl #16
    30000cf0:	6b0002bf 	cmp	w21, w0
    30000cf4:	54000520 	b.eq	30000d98 <tegra_sip_handler+0xf0>  // b.none
    30000cf8:	11000400 	add	w0, w0, #0x1
    30000cfc:	6b0002bf 	cmp	w21, w0
    30000d00:	54000580 	b.eq	30000db0 <tegra_sip_handler+0x108>  // b.none
    30000d04:	52800060 	mov	w0, #0x3                   	// #3
    30000d08:	72b04000 	movk	w0, #0x8200, lsl #16
    30000d0c:	6b0002bf 	cmp	w21, w0
    30000d10:	54000541 	b.ne	30000db8 <tegra_sip_handler+0x110>  // b.any
    30000d14:	2a1603e1 	mov	w1, w22
    30000d18:	aa1403e0 	mov	x0, x20
    30000d1c:	97fffe23 	bl	300005a8 <bl31_check_ns_address>
    30000d20:	34000080 	cbz	w0, 30000d30 <tegra_sip_handler+0x88>
    30000d24:	93407c00 	sxtw	x0, w0
    30000d28:	f9000260 	str	x0, [x19]
    30000d2c:	17ffffea 	b	30000cd4 <tegra_sip_handler+0x2c>
    30000d30:	f2404e9f 	tst	x20, #0xfffff
    30000d34:	54000061 	b.ne	30000d40 <tegra_sip_handler+0x98>  // b.any
    30000d38:	f2404edf 	tst	x22, #0xfffff
    30000d3c:	540000c0 	b.eq	30000d54 <tegra_sip_handler+0xac>  // b.none
    30000d40:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000d44:	910dc400 	add	x0, x0, #0x371
    30000d48:	94001977 	bl	30007324 <tf_printf>
    30000d4c:	92800580 	mov	x0, #0xffffffffffffffd3    	// #-45
    30000d50:	17fffff6 	b	30000d28 <tegra_sip_handler+0x80>
    30000d54:	d2800615 	mov	x21, #0x30                  	// #48
    30000d58:	f2a0a015 	movk	x21, #0x500, lsl #16
    30000d5c:	b94002a0 	ldr	w0, [x21]
    30000d60:	37000080 	tbnz	w0, #0, 30000d70 <tegra_sip_handler+0xc8>
    30000d64:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000d68:	910e8000 	add	x0, x0, #0x3a0
    30000d6c:	17fffff7 	b	30000d48 <tegra_sip_handler+0xa0>
    30000d70:	aa1403e0 	mov	x0, x20
    30000d74:	2a1603e1 	mov	w1, w22
    30000d78:	940004a8 	bl	30002018 <tegra_memctrl_videomem_setup>
    30000d7c:	b94002a0 	ldr	w0, [x21]
    30000d80:	3707fa80 	tbnz	w0, #0, 30000cd0 <tegra_sip_handler+0x28>
    30000d84:	d2800680 	mov	x0, #0x34                  	// #52
    30000d88:	52800021 	mov	w1, #0x1                   	// #1
    30000d8c:	f2a0a000 	movk	x0, #0x500, lsl #16
    30000d90:	b9000001 	str	w1, [x0]
    30000d94:	17ffffcf 	b	30000cd0 <tegra_sip_handler+0x28>
    30000d98:	b5000074 	cbnz	x20, 30000da4 <tegra_sip_handler+0xfc>
    30000d9c:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    30000da0:	17ffffe2 	b	30000d28 <tegra_sip_handler+0x80>
    30000da4:	aa1403e0 	mov	x0, x20
    30000da8:	97fffedf 	bl	30000924 <tegra_fiq_set_ns_entrypoint>
    30000dac:	17ffffc9 	b	30000cd0 <tegra_sip_handler+0x28>
    30000db0:	97fffee0 	bl	30000930 <tegra_fiq_get_intr_context>
    30000db4:	17ffffc8 	b	30000cd4 <tegra_sip_handler+0x2c>
    30000db8:	2a1503e2 	mov	w2, w21
    30000dbc:	d0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30000dc0:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000dc4:	910d4021 	add	x1, x1, #0x350
    30000dc8:	910f5800 	add	x0, x0, #0x3d6
    30000dcc:	94001956 	bl	30007324 <tf_printf>
    30000dd0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    30000dd4:	17ffffd5 	b	30000d28 <tegra_sip_handler+0x80>

0000000030000dd8 <gicd_read_igroupr>:
    30000dd8:	53057c21 	lsr	w1, w1, #5
    30000ddc:	91020000 	add	x0, x0, #0x80
    30000de0:	d37ef421 	lsl	x1, x1, #2
    30000de4:	b8606820 	ldr	w0, [x1, x0]
    30000de8:	d65f03c0 	ret

0000000030000dec <gicd_read_icfgr>:
    30000dec:	53047c21 	lsr	w1, w1, #4
    30000df0:	91300000 	add	x0, x0, #0xc00
    30000df4:	d37ef421 	lsl	x1, x1, #2
    30000df8:	b8606820 	ldr	w0, [x1, x0]
    30000dfc:	d65f03c0 	ret

0000000030000e00 <gicd_write_igroupr>:
    30000e00:	53057c21 	lsr	w1, w1, #5
    30000e04:	91020000 	add	x0, x0, #0x80
    30000e08:	d37ef421 	lsl	x1, x1, #2
    30000e0c:	b8206822 	str	w2, [x1, x0]
    30000e10:	d65f03c0 	ret

0000000030000e14 <gicd_write_isenabler>:
    30000e14:	53057c21 	lsr	w1, w1, #5
    30000e18:	91040000 	add	x0, x0, #0x100
    30000e1c:	d37ef421 	lsl	x1, x1, #2
    30000e20:	b8206822 	str	w2, [x1, x0]
    30000e24:	d65f03c0 	ret

0000000030000e28 <gicd_write_icenabler>:
    30000e28:	53057c21 	lsr	w1, w1, #5
    30000e2c:	91060000 	add	x0, x0, #0x180
    30000e30:	d37ef421 	lsl	x1, x1, #2
    30000e34:	b8206822 	str	w2, [x1, x0]
    30000e38:	d65f03c0 	ret

0000000030000e3c <gicd_write_ipriorityr>:
    30000e3c:	927e7421 	and	x1, x1, #0xfffffffc
    30000e40:	91100000 	add	x0, x0, #0x400
    30000e44:	b8206822 	str	w2, [x1, x0]
    30000e48:	d65f03c0 	ret

0000000030000e4c <gicd_write_icfgr>:
    30000e4c:	53047c21 	lsr	w1, w1, #4
    30000e50:	91300000 	add	x0, x0, #0xc00
    30000e54:	d37ef421 	lsl	x1, x1, #2
    30000e58:	b8206822 	str	w2, [x1, x0]
    30000e5c:	d65f03c0 	ret

0000000030000e60 <gicd_get_igroupr>:
    30000e60:	2a0103e2 	mov	w2, w1
    30000e64:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000e68:	910003fd 	mov	x29, sp
    30000e6c:	97ffffdb 	bl	30000dd8 <gicd_read_igroupr>
    30000e70:	1ac22400 	lsr	w0, w0, w2
    30000e74:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000e78:	12000000 	and	w0, w0, #0x1
    30000e7c:	d65f03c0 	ret

0000000030000e80 <gicd_clr_igroupr>:
    30000e80:	2a0103e3 	mov	w3, w1
    30000e84:	aa0003e4 	mov	x4, x0
    30000e88:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000e8c:	910003fd 	mov	x29, sp
    30000e90:	97ffffd2 	bl	30000dd8 <gicd_read_igroupr>
    30000e94:	2a0303e1 	mov	w1, w3
    30000e98:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000e9c:	52800022 	mov	w2, #0x1                   	// #1
    30000ea0:	1ac32042 	lsl	w2, w2, w3
    30000ea4:	0a220002 	bic	w2, w0, w2
    30000ea8:	aa0403e0 	mov	x0, x4
    30000eac:	17ffffd5 	b	30000e00 <gicd_write_igroupr>

0000000030000eb0 <gicd_set_isenabler>:
    30000eb0:	52800022 	mov	w2, #0x1                   	// #1
    30000eb4:	1ac12042 	lsl	w2, w2, w1
    30000eb8:	17ffffd7 	b	30000e14 <gicd_write_isenabler>

0000000030000ebc <gicd_set_ipriorityr>:
    30000ebc:	aa0003e5 	mov	x5, x0
    30000ec0:	2a0103e4 	mov	w4, w1
    30000ec4:	2a0203e3 	mov	w3, w2
    30000ec8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30000ecc:	910003fd 	mov	x29, sp
    30000ed0:	97ffffe4 	bl	30000e60 <gicd_get_igroupr>
    30000ed4:	7100041f 	cmp	w0, #0x1
    30000ed8:	54000161 	b.ne	30000f04 <gicd_set_ipriorityr+0x48>  // b.any
    30000edc:	51020060 	sub	w0, w3, #0x80
    30000ee0:	7101f81f 	cmp	w0, #0x7e
    30000ee4:	1a9f87e0 	cset	w0, ls  // ls = plast
    30000ee8:	35000120 	cbnz	w0, 30000f0c <gicd_set_ipriorityr+0x50>
    30000eec:	d0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30000ef0:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000ef4:	910fe442 	add	x2, x2, #0x3f9
    30000ef8:	52801f61 	mov	w1, #0xfb                  	// #251
    30000efc:	91125000 	add	x0, x0, #0x494
    30000f00:	940019d3 	bl	3000764c <__assert>
    30000f04:	7101fc7f 	cmp	w3, #0x7f
    30000f08:	17fffff7 	b	30000ee4 <gicd_set_ipriorityr+0x28>
    30000f0c:	8b2440a4 	add	x4, x5, w4, uxtw
    30000f10:	12001c63 	and	w3, w3, #0xff
    30000f14:	39100083 	strb	w3, [x4, #1024]
    30000f18:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30000f1c:	d65f03c0 	ret

0000000030000f20 <gicd_set_itargetsr>:
    30000f20:	91200000 	add	x0, x0, #0x800
    30000f24:	2a0103e1 	mov	w1, w1
    30000f28:	12001c42 	and	w2, w2, #0xff
    30000f2c:	38216802 	strb	w2, [x0, x1]
    30000f30:	d65f03c0 	ret

0000000030000f34 <gicv2_interrupt_type_to_line>:
    30000f34:	7100083f 	cmp	w1, #0x2
    30000f38:	540000c0 	b.eq	30000f50 <gicv2_interrupt_type_to_line+0x1c>  // b.none
    30000f3c:	2a0003e0 	mov	w0, w0
    30000f40:	b9400000 	ldr	w0, [x0]
    30000f44:	d3430c00 	ubfx	x0, x0, #3, #1
    30000f48:	11000400 	add	w0, w0, #0x1
    30000f4c:	d65f03c0 	ret
    30000f50:	52800020 	mov	w0, #0x1                   	// #1
    30000f54:	17fffffe 	b	30000f4c <gicv2_interrupt_type_to_line+0x18>

0000000030000f58 <tegra_bpmp_ivc_notify>:
    30000f58:	d2806000 	mov	x0, #0x300                 	// #768
    30000f5c:	52800041 	mov	w1, #0x2                   	// #2
    30000f60:	f2a07920 	movk	x0, #0x3c9, lsl #16
    30000f64:	b9000001 	str	w1, [x0]
    30000f68:	d65f03c0 	ret

0000000030000f6c <tegra_bpmp_ipc_send_req_atomic.constprop.0>:
    30000f6c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30000f70:	910003fd 	mov	x29, sp
    30000f74:	a90153f3 	stp	x19, x20, [sp, #16]
    30000f78:	d00000b3 	adrp	x19, 30016000 <__STACKS_START__+0x1440>
    30000f7c:	91362273 	add	x19, x19, #0xd88
    30000f80:	a9025bf5 	stp	x21, x22, [sp, #32]
    30000f84:	f9001bf7 	str	x23, [sp, #48]
    30000f88:	aa0103f4 	mov	x20, x1
    30000f8c:	2a0003f7 	mov	w23, w0
    30000f90:	2a0203f6 	mov	w22, w2
    30000f94:	aa1303e0 	mov	x0, x19
    30000f98:	9400013f 	bl	30001494 <tegra_ivc_write_get_next_frame>
    30000f9c:	b5000240 	cbnz	x0, 30000fe4 <tegra_bpmp_ipc_send_req_atomic.constprop.0+0x78>
    30000fa0:	128002b3 	mov	w19, #0xffffffea            	// #-22
    30000fa4:	d0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30000fa8:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000fac:	9112b421 	add	x1, x1, #0x4ad
    30000fb0:	91197c00 	add	x0, x0, #0x65f
    30000fb4:	940018dc 	bl	30007324 <tf_printf>
    30000fb8:	d0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30000fbc:	d0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30000fc0:	91132c21 	add	x1, x1, #0x4cb
    30000fc4:	911a4800 	add	x0, x0, #0x692
    30000fc8:	940018d7 	bl	30007324 <tf_printf>
    30000fcc:	2a1303e0 	mov	w0, w19
    30000fd0:	f9401bf7 	ldr	x23, [sp, #48]
    30000fd4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30000fd8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30000fdc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30000fe0:	d65f03c0 	ret
    30000fe4:	d00000b5 	adrp	x21, 30016000 <__STACKS_START__+0x1440>
    30000fe8:	9136c2a1 	add	x1, x21, #0xdb0
    30000fec:	2a1603e2 	mov	w2, w22
    30000ff0:	b9000017 	str	w23, [x0]
    30000ff4:	f9000420 	str	x0, [x1, #8]
    30000ff8:	52800021 	mov	w1, #0x1                   	// #1
    30000ffc:	b9000401 	str	w1, [x0, #4]
    30001000:	aa1403e1 	mov	x1, x20
    30001004:	91002000 	add	x0, x0, #0x8
    30001008:	52884814 	mov	w20, #0x4240                	// #16960
    3000100c:	940019a1 	bl	30007690 <memcpy>
    30001010:	72a001f4 	movk	w20, #0xf, lsl #16
    30001014:	aa1303e0 	mov	x0, x19
    30001018:	94000131 	bl	300014dc <tegra_ivc_write_advance>
    3000101c:	d2806000 	mov	x0, #0x300                 	// #768
    30001020:	52800041 	mov	w1, #0x2                   	// #2
    30001024:	f2a07920 	movk	x0, #0x3c9, lsl #16
    30001028:	b9000001 	str	w1, [x0]
    3000102c:	aa1303e0 	mov	x0, x19
    30001030:	940000ed 	bl	300013e4 <tegra_ivc_read_get_next_frame>
    30001034:	b50001c0 	cbnz	x0, 3000106c <tegra_bpmp_ipc_send_req_atomic.constprop.0+0x100>
    30001038:	35000134 	cbnz	w20, 3000105c <tegra_bpmp_ipc_send_req_atomic.constprop.0+0xf0>
    3000103c:	12800762 	mov	w2, #0xffffffc4            	// #-60
    30001040:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30001044:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001048:	91132c21 	add	x1, x1, #0x4cb
    3000104c:	911af000 	add	x0, x0, #0x6bc
    30001050:	12800773 	mov	w19, #0xffffffc4            	// #-60
    30001054:	940018b4 	bl	30007324 <tf_printf>
    30001058:	17ffffdd 	b	30000fcc <tegra_bpmp_ipc_send_req_atomic.constprop.0+0x60>
    3000105c:	52800020 	mov	w0, #0x1                   	// #1
    30001060:	51000694 	sub	w20, w20, #0x1
    30001064:	97fffc40 	bl	30000164 <udelay>
    30001068:	17fffff1 	b	3000102c <tegra_bpmp_ipc_send_req_atomic.constprop.0+0xc0>
    3000106c:	f906daa0 	str	x0, [x21, #3504]
    30001070:	34fffe74 	cbz	w20, 3000103c <tegra_bpmp_ipc_send_req_atomic.constprop.0+0xd0>
    30001074:	aa1303e0 	mov	x0, x19
    30001078:	940000ee 	bl	30001430 <tegra_ivc_read_advance>
    3000107c:	2a0003f3 	mov	w19, w0
    30001080:	36fffa60 	tbz	w0, #31, 30000fcc <tegra_bpmp_ipc_send_req_atomic.constprop.0+0x60>
    30001084:	2a0003e2 	mov	w2, w0
    30001088:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    3000108c:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001090:	91132c21 	add	x1, x1, #0x4cb
    30001094:	911b9400 	add	x0, x0, #0x6e5
    30001098:	940018a3 	bl	30007324 <tf_printf>
    3000109c:	17ffffcc 	b	30000fcc <tegra_bpmp_ipc_send_req_atomic.constprop.0+0x60>

00000000300010a0 <tegra_bpmp_ipc_init>:
    300010a0:	d2802081 	mov	x1, #0x104                 	// #260
    300010a4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300010a8:	f2a07921 	movk	x1, #0x3c9, lsl #16
    300010ac:	910003fd 	mov	x29, sp
    300010b0:	b9400020 	ldr	w0, [x1]
    300010b4:	a90153f3 	stp	x19, x20, [sp, #16]
    300010b8:	52884813 	mov	w19, #0x4240                	// #16960
    300010bc:	a9025bf5 	stp	x21, x22, [sp, #32]
    300010c0:	d2806094 	mov	x20, #0x304                 	// #772
    300010c4:	320d0000 	orr	w0, w0, #0x80000
    300010c8:	72a001f3 	movk	w19, #0xf, lsl #16
    300010cc:	f2a07934 	movk	x20, #0x3c9, lsl #16
    300010d0:	b9000020 	str	w0, [x1]
    300010d4:	b9400280 	ldr	w0, [x20]
    300010d8:	36080220 	tbz	w0, #1, 3000111c <tegra_bpmp_ipc_init+0x7c>
    300010dc:	d2801000 	mov	x0, #0x80                  	// #128
    300010e0:	9400014c 	bl	30001610 <tegra_ivc_align>
    300010e4:	9400014e 	bl	3000161c <tegra_ivc_total_queue_size>
    300010e8:	7140041f 	cmp	w0, #0x1, lsl #12
    300010ec:	540002e9 	b.ls	30001148 <tegra_bpmp_ipc_init+0xa8>  // b.plast
    300010f0:	128002b3 	mov	w19, #0xffffffea            	// #-22
    300010f4:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    300010f8:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300010fc:	9113a821 	add	x1, x1, #0x4ea
    30001100:	9114dc00 	add	x0, x0, #0x537
    30001104:	94001888 	bl	30007324 <tf_printf>
    30001108:	2a1303e0 	mov	w0, w19
    3000110c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30001110:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30001114:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30001118:	d65f03c0 	ret
    3000111c:	52800020 	mov	w0, #0x1                   	// #1
    30001120:	97fffc11 	bl	30000164 <udelay>
    30001124:	71000673 	subs	w19, w19, #0x1
    30001128:	54fffd61 	b.ne	300010d4 <tegra_bpmp_ipc_init+0x34>  // b.any
    3000112c:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30001130:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001134:	9113a821 	add	x1, x1, #0x4ea
    30001138:	91162000 	add	x0, x0, #0x588
    3000113c:	12800593 	mov	w19, #0xffffffd3            	// #-45
    30001140:	94001879 	bl	30007324 <tf_printf>
    30001144:	17fffff1 	b	30001108 <tegra_bpmp_ipc_init+0x68>
    30001148:	b00000b4 	adrp	x20, 30016000 <__STACKS_START__+0x1440>
    3000114c:	d2980002 	mov	x2, #0xc000                	// #49152
    30001150:	91362294 	add	x20, x20, #0xd88
    30001154:	d29a0001 	mov	x1, #0xd000                	// #53248
    30001158:	2a0003e4 	mov	w4, w0
    3000115c:	f0ffffe5 	adrp	x5, 30000000 <bl31_entrypoint>
    30001160:	52800023 	mov	w3, #0x1                   	// #1
    30001164:	913d60a5 	add	x5, x5, #0xf58
    30001168:	f2a60082 	movk	x2, #0x3004, lsl #16
    3000116c:	f2a60081 	movk	x1, #0x3004, lsl #16
    30001170:	aa1403e0 	mov	x0, x20
    30001174:	94000138 	bl	30001654 <tegra_ivc_init>
    30001178:	2a0003f3 	mov	w19, w0
    3000117c:	34000100 	cbz	w0, 3000119c <tegra_bpmp_ipc_init+0xfc>
    30001180:	2a0003e2 	mov	w2, w0
    30001184:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30001188:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000118c:	9113a821 	add	x1, x1, #0x4ea
    30001190:	91159400 	add	x0, x0, #0x565
    30001194:	94001864 	bl	30007324 <tf_printf>
    30001198:	17ffffdc 	b	30001108 <tegra_bpmp_ipc_init+0x68>
    3000119c:	d2806015 	mov	x21, #0x300                 	// #768
    300011a0:	52800056 	mov	w22, #0x2                   	// #2
    300011a4:	f2a07935 	movk	x21, #0x3c9, lsl #16
    300011a8:	aa1403e0 	mov	x0, x20
    300011ac:	940000e4 	bl	3000153c <tegra_ivc_channel_reset>
    300011b0:	aa1403e0 	mov	x0, x20
    300011b4:	940000e7 	bl	30001550 <tegra_ivc_channel_notified>
    300011b8:	2a0003f3 	mov	w19, w0
    300011bc:	34fffa60 	cbz	w0, 30001108 <tegra_bpmp_ipc_init+0x68>
    300011c0:	b90002b6 	str	w22, [x21]
    300011c4:	17fffffb 	b	300011b0 <tegra_bpmp_ipc_init+0x110>

00000000300011c8 <tegra_bpmp_ipc_enable_clock>:
    300011c8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300011cc:	71019c1f 	cmp	w0, #0x67
    300011d0:	7a401804 	ccmp	w0, #0x0, #0x4, ne  // ne = any
    300011d4:	910003fd 	mov	x29, sp
    300011d8:	a90153f3 	stp	x19, x20, [sp, #16]
    300011dc:	540002c1 	b.ne	30001234 <tegra_bpmp_ipc_enable_clock+0x6c>  // b.any
    300011e0:	9100c3a1 	add	x1, x29, #0x30
    300011e4:	2a0003f3 	mov	w19, w0
    300011e8:	12005c00 	and	w0, w0, #0xffffff
    300011ec:	52800082 	mov	w2, #0x4                   	// #4
    300011f0:	32080800 	orr	w0, w0, #0x7000000
    300011f4:	b81f8c20 	str	w0, [x1, #-8]!
    300011f8:	528002c0 	mov	w0, #0x16                  	// #22
    300011fc:	97ffff5c 	bl	30000f6c <tegra_bpmp_ipc_send_req_atomic.constprop.0>
    30001200:	2a0003f4 	mov	w20, w0
    30001204:	34000100 	cbz	w0, 30001224 <tegra_bpmp_ipc_enable_clock+0x5c>
    30001208:	2a0003e3 	mov	w3, w0
    3000120c:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30001210:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001214:	2a1303e2 	mov	w2, w19
    30001218:	9113f821 	add	x1, x1, #0x4fe
    3000121c:	9118b800 	add	x0, x0, #0x62e
    30001220:	94001841 	bl	30007324 <tf_printf>
    30001224:	2a1403e0 	mov	w0, w20
    30001228:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000122c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30001230:	d65f03c0 	ret
    30001234:	12800594 	mov	w20, #0xffffffd3            	// #-45
    30001238:	17fffffb 	b	30001224 <tegra_bpmp_ipc_enable_clock+0x5c>

000000003000123c <tegra_bpmp_ipc_disable_clock>:
    3000123c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30001240:	71019c1f 	cmp	w0, #0x67
    30001244:	7a401804 	ccmp	w0, #0x0, #0x4, ne  // ne = any
    30001248:	910003fd 	mov	x29, sp
    3000124c:	a90153f3 	stp	x19, x20, [sp, #16]
    30001250:	540002c1 	b.ne	300012a8 <tegra_bpmp_ipc_disable_clock+0x6c>  // b.any
    30001254:	9100c3a1 	add	x1, x29, #0x30
    30001258:	2a0003f3 	mov	w19, w0
    3000125c:	12005c00 	and	w0, w0, #0xffffff
    30001260:	52800082 	mov	w2, #0x4                   	// #4
    30001264:	32050000 	orr	w0, w0, #0x8000000
    30001268:	b81f8c20 	str	w0, [x1, #-8]!
    3000126c:	528002c0 	mov	w0, #0x16                  	// #22
    30001270:	97ffff3f 	bl	30000f6c <tegra_bpmp_ipc_send_req_atomic.constprop.0>
    30001274:	2a0003f4 	mov	w20, w0
    30001278:	34000100 	cbz	w0, 30001298 <tegra_bpmp_ipc_disable_clock+0x5c>
    3000127c:	2a0003e3 	mov	w3, w0
    30001280:	b0000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30001284:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001288:	2a1303e2 	mov	w2, w19
    3000128c:	91146821 	add	x1, x1, #0x51a
    30001290:	9118b800 	add	x0, x0, #0x62e
    30001294:	94001824 	bl	30007324 <tf_printf>
    30001298:	2a1403e0 	mov	w0, w20
    3000129c:	a94153f3 	ldp	x19, x20, [sp, #16]
    300012a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300012a4:	d65f03c0 	ret
    300012a8:	12800594 	mov	w20, #0xffffffd3            	// #-45
    300012ac:	17fffffb 	b	30001298 <tegra_bpmp_ipc_disable_clock+0x5c>

00000000300012b0 <ivc_advance_tx>:
    300012b0:	f9400402 	ldr	x2, [x0, #8]
    300012b4:	b9400041 	ldr	w1, [x2]
    300012b8:	11000421 	add	w1, w1, #0x1
    300012bc:	b9000041 	str	w1, [x2]
    300012c0:	b9402002 	ldr	w2, [x0, #32]
    300012c4:	b9401001 	ldr	w1, [x0, #16]
    300012c8:	51000442 	sub	w2, w2, #0x1
    300012cc:	6b02003f 	cmp	w1, w2
    300012d0:	1a8107e1 	csinc	w1, wzr, w1, eq  // eq = none
    300012d4:	b9001001 	str	w1, [x0, #16]
    300012d8:	d65f03c0 	ret

00000000300012dc <ivc_advance_rx>:
    300012dc:	f9400002 	ldr	x2, [x0]
    300012e0:	b9404041 	ldr	w1, [x2, #64]
    300012e4:	11000421 	add	w1, w1, #0x1
    300012e8:	b9004041 	str	w1, [x2, #64]
    300012ec:	b9402002 	ldr	w2, [x0, #32]
    300012f0:	b9401401 	ldr	w1, [x0, #20]
    300012f4:	51000442 	sub	w2, w2, #0x1
    300012f8:	6b02003f 	cmp	w1, w2
    300012fc:	1a8107e1 	csinc	w1, wzr, w1, eq  // eq = none
    30001300:	b9001401 	str	w1, [x0, #20]
    30001304:	d65f03c0 	ret

0000000030001308 <ivc_check_write>:
    30001308:	f9400401 	ldr	x1, [x0, #8]
    3000130c:	b9400422 	ldr	w2, [x1, #4]
    30001310:	350001c2 	cbnz	w2, 30001348 <ivc_check_write+0x40>
    30001314:	b9402002 	ldr	w2, [x0, #32]
    30001318:	b9400020 	ldr	w0, [x1]
    3000131c:	b9404023 	ldr	w3, [x1, #64]
    30001320:	4b030000 	sub	w0, w0, w3
    30001324:	6b00005f 	cmp	w2, w0
    30001328:	54000148 	b.hi	30001350 <ivc_check_write+0x48>  // b.pmore
    3000132c:	b9400020 	ldr	w0, [x1]
    30001330:	b9404021 	ldr	w1, [x1, #64]
    30001334:	4b010000 	sub	w0, w0, w1
    30001338:	6b00005f 	cmp	w2, w0
    3000133c:	12800160 	mov	w0, #0xfffffff4            	// #-12
    30001340:	1a8083e0 	csel	w0, wzr, w0, hi  // hi = pmore
    30001344:	d65f03c0 	ret
    30001348:	128006a0 	mov	w0, #0xffffffca            	// #-54
    3000134c:	17fffffe 	b	30001344 <ivc_check_write+0x3c>
    30001350:	52800000 	mov	w0, #0x0                   	// #0
    30001354:	17fffffc 	b	30001344 <ivc_check_write+0x3c>

0000000030001358 <ivc_frame_pointer.part.4>:
    30001358:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000135c:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001360:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001364:	911c2c42 	add	x2, x2, #0x70b
    30001368:	910003fd 	mov	x29, sp
    3000136c:	52801c01 	mov	w1, #0xe0                  	// #224
    30001370:	911c8000 	add	x0, x0, #0x720
    30001374:	940018b6 	bl	3000764c <__assert>

0000000030001378 <ivc_check_read>:
    30001378:	f9400401 	ldr	x1, [x0, #8]
    3000137c:	b9400421 	ldr	w1, [x1, #4]
    30001380:	35000261 	cbnz	w1, 300013cc <ivc_check_read+0x54>
    30001384:	f9400001 	ldr	x1, [x0]
    30001388:	b9402003 	ldr	w3, [x0, #32]
    3000138c:	b9400022 	ldr	w2, [x1]
    30001390:	b9404020 	ldr	w0, [x1, #64]
    30001394:	4b000044 	sub	w4, w2, w0
    30001398:	6b04007f 	cmp	w3, w4
    3000139c:	54000063 	b.cc	300013a8 <ivc_check_read+0x30>  // b.lo, b.ul, b.last
    300013a0:	6b00005f 	cmp	w2, w0
    300013a4:	54000181 	b.ne	300013d4 <ivc_check_read+0x5c>  // b.any
    300013a8:	b9400022 	ldr	w2, [x1]
    300013ac:	b9404020 	ldr	w0, [x1, #64]
    300013b0:	4b000041 	sub	w1, w2, w0
    300013b4:	6b01007f 	cmp	w3, w1
    300013b8:	54000123 	b.cc	300013dc <ivc_check_read+0x64>  // b.lo, b.ul, b.last
    300013bc:	6b00005f 	cmp	w2, w0
    300013c0:	12800160 	mov	w0, #0xfffffff4            	// #-12
    300013c4:	1a8013e0 	csel	w0, wzr, w0, ne  // ne = any
    300013c8:	d65f03c0 	ret
    300013cc:	128006a0 	mov	w0, #0xffffffca            	// #-54
    300013d0:	17fffffe 	b	300013c8 <ivc_check_read+0x50>
    300013d4:	52800000 	mov	w0, #0x0                   	// #0
    300013d8:	17fffffc 	b	300013c8 <ivc_check_read+0x50>
    300013dc:	12800160 	mov	w0, #0xfffffff4            	// #-12
    300013e0:	17fffffa 	b	300013c8 <ivc_check_read+0x50>

00000000300013e4 <tegra_ivc_read_get_next_frame>:
    300013e4:	aa0003e5 	mov	x5, x0
    300013e8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300013ec:	910003fd 	mov	x29, sp
    300013f0:	97ffffe2 	bl	30001378 <ivc_check_read>
    300013f4:	350001a0 	cbnz	w0, 30001428 <tegra_ivc_read_get_next_frame+0x44>
    300013f8:	d5033dbf 	dmb	ld
    300013fc:	b94014a0 	ldr	w0, [x5, #20]
    30001400:	b94020a2 	ldr	w2, [x5, #32]
    30001404:	f94000a1 	ldr	x1, [x5]
    30001408:	6b02001f 	cmp	w0, w2
    3000140c:	54000043 	b.cc	30001414 <tegra_ivc_read_get_next_frame+0x30>  // b.lo, b.ul, b.last
    30001410:	97ffffd2 	bl	30001358 <ivc_frame_pointer.part.4>
    30001414:	b94024a2 	ldr	w2, [x5, #36]
    30001418:	91020021 	add	x1, x1, #0x80
    3000141c:	9ba20400 	umaddl	x0, w0, w2, x1
    30001420:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30001424:	d65f03c0 	ret
    30001428:	d2800000 	mov	x0, #0x0                   	// #0
    3000142c:	17fffffd 	b	30001420 <tegra_ivc_read_get_next_frame+0x3c>

0000000030001430 <tegra_ivc_read_advance>:
    30001430:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30001434:	aa0003e5 	mov	x5, x0
    30001438:	910003fd 	mov	x29, sp
    3000143c:	f9000bf3 	str	x19, [sp, #16]
    30001440:	97ffffce 	bl	30001378 <ivc_check_read>
    30001444:	2a0003f3 	mov	w19, w0
    30001448:	350001e0 	cbnz	w0, 30001484 <tegra_ivc_read_advance+0x54>
    3000144c:	aa0503e0 	mov	x0, x5
    30001450:	97ffffa3 	bl	300012dc <ivc_advance_rx>
    30001454:	d5033bbf 	dmb	ish
    30001458:	f94000a1 	ldr	x1, [x5]
    3000145c:	b9400020 	ldr	w0, [x1]
    30001460:	b9404022 	ldr	w2, [x1, #64]
    30001464:	b94020a1 	ldr	w1, [x5, #32]
    30001468:	4b020000 	sub	w0, w0, w2
    3000146c:	51000421 	sub	w1, w1, #0x1
    30001470:	6b00003f 	cmp	w1, w0
    30001474:	54000081 	b.ne	30001484 <tegra_ivc_read_advance+0x54>  // b.any
    30001478:	f9400ca1 	ldr	x1, [x5, #24]
    3000147c:	aa0503e0 	mov	x0, x5
    30001480:	d63f0020 	blr	x1
    30001484:	2a1303e0 	mov	w0, w19
    30001488:	f9400bf3 	ldr	x19, [sp, #16]
    3000148c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001490:	d65f03c0 	ret

0000000030001494 <tegra_ivc_write_get_next_frame>:
    30001494:	aa0003e4 	mov	x4, x0
    30001498:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000149c:	910003fd 	mov	x29, sp
    300014a0:	97ffff9a 	bl	30001308 <ivc_check_write>
    300014a4:	35000180 	cbnz	w0, 300014d4 <tegra_ivc_write_get_next_frame+0x40>
    300014a8:	b9401080 	ldr	w0, [x4, #16]
    300014ac:	b9402082 	ldr	w2, [x4, #32]
    300014b0:	f9400481 	ldr	x1, [x4, #8]
    300014b4:	6b02001f 	cmp	w0, w2
    300014b8:	54000043 	b.cc	300014c0 <tegra_ivc_write_get_next_frame+0x2c>  // b.lo, b.ul, b.last
    300014bc:	97ffffa7 	bl	30001358 <ivc_frame_pointer.part.4>
    300014c0:	b9402482 	ldr	w2, [x4, #36]
    300014c4:	91020021 	add	x1, x1, #0x80
    300014c8:	9ba20400 	umaddl	x0, w0, w2, x1
    300014cc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300014d0:	d65f03c0 	ret
    300014d4:	d2800000 	mov	x0, #0x0                   	// #0
    300014d8:	17fffffd 	b	300014cc <tegra_ivc_write_get_next_frame+0x38>

00000000300014dc <tegra_ivc_write_advance>:
    300014dc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300014e0:	aa0003e4 	mov	x4, x0
    300014e4:	910003fd 	mov	x29, sp
    300014e8:	f9000bf3 	str	x19, [sp, #16]
    300014ec:	97ffff87 	bl	30001308 <ivc_check_write>
    300014f0:	2a0003f3 	mov	w19, w0
    300014f4:	350001c0 	cbnz	w0, 3000152c <tegra_ivc_write_advance+0x50>
    300014f8:	d5033ebf 	dmb	st
    300014fc:	aa0403e0 	mov	x0, x4
    30001500:	97ffff6c 	bl	300012b0 <ivc_advance_tx>
    30001504:	d5033bbf 	dmb	ish
    30001508:	f9400481 	ldr	x1, [x4, #8]
    3000150c:	b9400020 	ldr	w0, [x1]
    30001510:	b9404021 	ldr	w1, [x1, #64]
    30001514:	4b010000 	sub	w0, w0, w1
    30001518:	7100041f 	cmp	w0, #0x1
    3000151c:	54000081 	b.ne	3000152c <tegra_ivc_write_advance+0x50>  // b.any
    30001520:	f9400c81 	ldr	x1, [x4, #24]
    30001524:	aa0403e0 	mov	x0, x4
    30001528:	d63f0020 	blr	x1
    3000152c:	2a1303e0 	mov	w0, w19
    30001530:	f9400bf3 	ldr	x19, [sp, #16]
    30001534:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001538:	d65f03c0 	ret

000000003000153c <tegra_ivc_channel_reset>:
    3000153c:	f9400402 	ldr	x2, [x0, #8]
    30001540:	52800023 	mov	w3, #0x1                   	// #1
    30001544:	f9400c01 	ldr	x1, [x0, #24]
    30001548:	b9000443 	str	w3, [x2, #4]
    3000154c:	d61f0020 	br	x1

0000000030001550 <tegra_ivc_channel_notified>:
    30001550:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30001554:	910003fd 	mov	x29, sp
    30001558:	f9400001 	ldr	x1, [x0]
    3000155c:	b9400422 	ldr	w2, [x1, #4]
    30001560:	f9000bf3 	str	x19, [sp, #16]
    30001564:	aa0003f3 	mov	x19, x0
    30001568:	7100045f 	cmp	w2, #0x1
    3000156c:	540002a1 	b.ne	300015c0 <tegra_ivc_channel_notified+0x70>  // b.any
    30001570:	d5033dbf 	dmb	ld
    30001574:	f9400401 	ldr	x1, [x0, #8]
    30001578:	b900003f 	str	wzr, [x1]
    3000157c:	f9400001 	ldr	x1, [x0]
    30001580:	b900403f 	str	wzr, [x1, #64]
    30001584:	f900081f 	str	xzr, [x0, #16]
    30001588:	d5033ebf 	dmb	st
    3000158c:	f9400401 	ldr	x1, [x0, #8]
    30001590:	52800042 	mov	w2, #0x2                   	// #2
    30001594:	b9000422 	str	w2, [x1, #4]
    30001598:	f9400e61 	ldr	x1, [x19, #24]
    3000159c:	d63f0020 	blr	x1
    300015a0:	f9400660 	ldr	x0, [x19, #8]
    300015a4:	f9400bf3 	ldr	x19, [sp, #16]
    300015a8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300015ac:	b9400400 	ldr	w0, [x0, #4]
    300015b0:	7100001f 	cmp	w0, #0x0
    300015b4:	12800440 	mov	w0, #0xffffffdd            	// #-35
    300015b8:	1a9f1000 	csel	w0, w0, wzr, ne  // ne = any
    300015bc:	d65f03c0 	ret
    300015c0:	f9400401 	ldr	x1, [x0, #8]
    300015c4:	b9400421 	ldr	w1, [x1, #4]
    300015c8:	7100043f 	cmp	w1, #0x1
    300015cc:	540001a1 	b.ne	30001600 <tegra_ivc_channel_notified+0xb0>  // b.any
    300015d0:	7100085f 	cmp	w2, #0x2
    300015d4:	54fffe61 	b.ne	300015a0 <tegra_ivc_channel_notified+0x50>  // b.any
    300015d8:	d5033dbf 	dmb	ld
    300015dc:	f9400401 	ldr	x1, [x0, #8]
    300015e0:	b900003f 	str	wzr, [x1]
    300015e4:	f9400001 	ldr	x1, [x0]
    300015e8:	b900403f 	str	wzr, [x1, #64]
    300015ec:	f900081f 	str	xzr, [x0, #16]
    300015f0:	d5033ebf 	dmb	st
    300015f4:	f9400661 	ldr	x1, [x19, #8]
    300015f8:	b900043f 	str	wzr, [x1, #4]
    300015fc:	17ffffe7 	b	30001598 <tegra_ivc_channel_notified+0x48>
    30001600:	7100083f 	cmp	w1, #0x2
    30001604:	54fffce1 	b.ne	300015a0 <tegra_ivc_channel_notified+0x50>  // b.any
    30001608:	d5033dbf 	dmb	ld
    3000160c:	17fffffa 	b	300015f4 <tegra_ivc_channel_notified+0xa4>

0000000030001610 <tegra_ivc_align>:
    30001610:	9100fc00 	add	x0, x0, #0x3f
    30001614:	927a6400 	and	x0, x0, #0xffffffc0
    30001618:	d65f03c0 	ret

000000003000161c <tegra_ivc_total_queue_size>:
    3000161c:	f240141f 	tst	x0, #0x3f
    30001620:	54000160 	b.eq	3000164c <tegra_ivc_total_queue_size+0x30>  // b.none
    30001624:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30001628:	2a0003e1 	mov	w1, w0
    3000162c:	52800802 	mov	w2, #0x40                  	// #64
    30001630:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001634:	910003fd 	mov	x29, sp
    30001638:	91201000 	add	x0, x0, #0x804
    3000163c:	9400173a 	bl	30007324 <tf_printf>
    30001640:	d2800000 	mov	x0, #0x0                   	// #0
    30001644:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30001648:	d65f03c0 	ret
    3000164c:	91020000 	add	x0, x0, #0x80
    30001650:	d65f03c0 	ret

0000000030001654 <tegra_ivc_init>:
    30001654:	f100001f 	cmp	x0, #0x0
    30001658:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    3000165c:	54000740 	b.eq	30001744 <tegra_ivc_init+0xf0>  // b.none
    30001660:	aa0203e6 	mov	x6, x2
    30001664:	2a0403e2 	mov	w2, w4
    30001668:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000166c:	aa0603e4 	mov	x4, x6
    30001670:	b2407fe8 	mov	x8, #0xffffffff            	// #4294967295
    30001674:	aa0103e6 	mov	x6, x1
    30001678:	9ba27c67 	umull	x7, w3, w2
    3000167c:	910003fd 	mov	x29, sp
    30001680:	eb0800ff 	cmp	x7, x8
    30001684:	540000e9 	b.ls	300016a0 <tegra_ivc_init+0x4c>  // b.plast
    30001688:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000168c:	911d4000 	add	x0, x0, #0x750
    30001690:	94001725 	bl	30007324 <tf_printf>
    30001694:	128002a0 	mov	w0, #0xffffffea            	// #-22
    30001698:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000169c:	d65f03c0 	ret
    300016a0:	f240143f 	tst	x1, #0x3f
    300016a4:	540000a0 	b.eq	300016b8 <tegra_ivc_init+0x64>  // b.none
    300016a8:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300016ac:	911de400 	add	x0, x0, #0x779
    300016b0:	9400171d 	bl	30007324 <tf_printf>
    300016b4:	17fffff8 	b	30001694 <tegra_ivc_init+0x40>
    300016b8:	f240149f 	tst	x4, #0x3f
    300016bc:	54000060 	b.eq	300016c8 <tegra_ivc_init+0x74>  // b.none
    300016c0:	aa0403e1 	mov	x1, x4
    300016c4:	17fffff9 	b	300016a8 <tegra_ivc_init+0x54>
    300016c8:	f240145f 	tst	x2, #0x3f
    300016cc:	540000c0 	b.eq	300016e4 <tegra_ivc_init+0x90>  // b.none
    300016d0:	2a0203e1 	mov	w1, w2
    300016d4:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300016d8:	911e9800 	add	x0, x0, #0x7a6
    300016dc:	94001712 	bl	30007324 <tf_printf>
    300016e0:	17ffffed 	b	30001694 <tegra_ivc_init+0x40>
    300016e4:	eb04003f 	cmp	x1, x4
    300016e8:	54000122 	b.cs	3000170c <tegra_ivc_init+0xb8>  // b.hs, b.nlast
    300016ec:	8b070027 	add	x7, x1, x7
    300016f0:	eb07009f 	cmp	x4, x7
    300016f4:	54000182 	b.cs	30001724 <tegra_ivc_init+0xd0>  // b.hs, b.nlast
    300016f8:	1b027c63 	mul	w3, w3, w2
    300016fc:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001700:	911f5800 	add	x0, x0, #0x7d6
    30001704:	94001708 	bl	30007324 <tf_printf>
    30001708:	17ffffe3 	b	30001694 <tegra_ivc_init+0x40>
    3000170c:	8b070087 	add	x7, x4, x7
    30001710:	eb07003f 	cmp	x1, x7
    30001714:	54000082 	b.cs	30001724 <tegra_ivc_init+0xd0>  // b.hs, b.nlast
    30001718:	1b027c63 	mul	w3, w3, w2
    3000171c:	aa0403e1 	mov	x1, x4
    30001720:	17fffff7 	b	300016fc <tegra_ivc_init+0xa8>
    30001724:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
    30001728:	6b01005f 	cmp	w2, w1
    3000172c:	54000108 	b.hi	3000174c <tegra_ivc_init+0xf8>  // b.pmore
    30001730:	a9001006 	stp	x6, x4, [x0]
    30001734:	a901141f 	stp	xzr, x5, [x0, #16]
    30001738:	29040803 	stp	w3, w2, [x0, #32]
    3000173c:	52800000 	mov	w0, #0x0                   	// #0
    30001740:	17ffffd6 	b	30001698 <tegra_ivc_init+0x44>
    30001744:	128002a0 	mov	w0, #0xffffffea            	// #-22
    30001748:	d65f03c0 	ret
    3000174c:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    30001750:	17ffffd2 	b	30001698 <tegra_ivc_init+0x44>

0000000030001754 <tegra_gic_pcpu_distif_init.constprop.1>:
    30001754:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30001758:	d2820000 	mov	x0, #0x1000                	// #4096
    3000175c:	12800002 	mov	w2, #0xffffffff            	// #-1
    30001760:	52800001 	mov	w1, #0x0                   	// #0
    30001764:	910003fd 	mov	x29, sp
    30001768:	a90153f3 	stp	x19, x20, [sp, #16]
    3000176c:	d2820014 	mov	x20, #0x1000                	// #4096
    30001770:	52800013 	mov	w19, #0x0                   	// #0
    30001774:	f2a07114 	movk	x20, #0x388, lsl #16
    30001778:	a9025bf5 	stp	x21, x22, [sp, #32]
    3000177c:	f2a07100 	movk	x0, #0x388, lsl #16
    30001780:	a90363f7 	stp	x23, x24, [sp, #48]
    30001784:	a9046bf9 	stp	x25, x26, [sp, #64]
    30001788:	97fffda8 	bl	30000e28 <gicd_write_icenabler>
    3000178c:	2a1303e1 	mov	w1, w19
    30001790:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
    30001794:	aa1403e0 	mov	x0, x20
    30001798:	11001273 	add	w19, w19, #0x4
    3000179c:	97fffda8 	bl	30000e3c <gicd_write_ipriorityr>
    300017a0:	7100827f 	cmp	w19, #0x20
    300017a4:	54ffff41 	b.ne	3000178c <tegra_gic_pcpu_distif_init.constprop.1+0x38>  // b.any
    300017a8:	b00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    300017ac:	52800013 	mov	w19, #0x0                   	// #0
    300017b0:	aa0003f5 	mov	x21, x0
    300017b4:	f946e001 	ldr	x1, [x0, #3520]
    300017b8:	b5000461 	cbnz	x1, 30001844 <tegra_gic_pcpu_distif_init.constprop.1+0xf0>
    300017bc:	d2820000 	mov	x0, #0x1000                	// #4096
    300017c0:	2a3303e2 	mvn	w2, w19
    300017c4:	52800001 	mov	w1, #0x0                   	// #0
    300017c8:	f2a07100 	movk	x0, #0x388, lsl #16
    300017cc:	97fffd8d 	bl	30000e00 <gicd_write_igroupr>
    300017d0:	2a1303e2 	mov	w2, w19
    300017d4:	d2820000 	mov	x0, #0x1000                	// #4096
    300017d8:	a94153f3 	ldp	x19, x20, [sp, #16]
    300017dc:	52800001 	mov	w1, #0x0                   	// #0
    300017e0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300017e4:	f2a07100 	movk	x0, #0x388, lsl #16
    300017e8:	a94363f7 	ldp	x23, x24, [sp, #48]
    300017ec:	a9446bf9 	ldp	x25, x26, [sp, #64]
    300017f0:	a8c57bfd 	ldp	x29, x30, [sp], #80
    300017f4:	17fffd88 	b	30000e14 <gicd_write_isenabler>
    300017f8:	9bb97e80 	umull	x0, w20, w25
    300017fc:	f946e2a1 	ldr	x1, [x21, #3520]
    30001800:	b8606836 	ldr	w22, [x1, x0]
    30001804:	71007edf 	cmp	w22, #0x1f
    30001808:	54000148 	b.hi	30001830 <tegra_gic_pcpu_distif_init.constprop.1+0xdc>  // b.pmore
    3000180c:	9ad62340 	lsl	x0, x26, x22
    30001810:	2a1603e1 	mov	w1, w22
    30001814:	2a000273 	orr	w19, w19, w0
    30001818:	aa1803e0 	mov	x0, x24
    3000181c:	97fffd99 	bl	30000e80 <gicd_clr_igroupr>
    30001820:	52800002 	mov	w2, #0x0                   	// #0
    30001824:	2a1603e1 	mov	w1, w22
    30001828:	aa1803e0 	mov	x0, x24
    3000182c:	97fffda4 	bl	30000ebc <gicd_set_ipriorityr>
    30001830:	11000694 	add	w20, w20, #0x1
    30001834:	b94002e0 	ldr	w0, [x23]
    30001838:	6b00029f 	cmp	w20, w0
    3000183c:	54fffde3 	b.cc	300017f8 <tegra_gic_pcpu_distif_init.constprop.1+0xa4>  // b.lo, b.ul, b.last
    30001840:	17ffffdf 	b	300017bc <tegra_gic_pcpu_distif_init.constprop.1+0x68>
    30001844:	d2820018 	mov	x24, #0x1000                	// #4096
    30001848:	b00000b7 	adrp	x23, 30016000 <__STACKS_START__+0x1440>
    3000184c:	52800014 	mov	w20, #0x0                   	// #0
    30001850:	913722f7 	add	x23, x23, #0xdc8
    30001854:	52800199 	mov	w25, #0xc                   	// #12
    30001858:	d280003a 	mov	x26, #0x1                   	// #1
    3000185c:	f2a07118 	movk	x24, #0x388, lsl #16
    30001860:	17fffff5 	b	30001834 <tegra_gic_pcpu_distif_init.constprop.1+0xe0>

0000000030001864 <tegra_gic_cpuif_deactivate>:
    30001864:	d2840001 	mov	x1, #0x2000                	// #8192
    30001868:	f2a07101 	movk	x1, #0x388, lsl #16
    3000186c:	b9400020 	ldr	w0, [x1]
    30001870:	121e7400 	and	w0, w0, #0xfffffffc
    30001874:	321b0c00 	orr	w0, w0, #0x1e0
    30001878:	b9000020 	str	w0, [x1]
    3000187c:	d65f03c0 	ret

0000000030001880 <tegra_gic_init>:
    30001880:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30001884:	d2820080 	mov	x0, #0x1004                	// #4100
    30001888:	f2a07100 	movk	x0, #0x388, lsl #16
    3000188c:	910003fd 	mov	x29, sp
    30001890:	a90153f3 	stp	x19, x20, [sp, #16]
    30001894:	52800414 	mov	w20, #0x20                  	// #32
    30001898:	b9400013 	ldr	w19, [x0]
    3000189c:	a9025bf5 	stp	x21, x22, [sp, #32]
    300018a0:	d2820015 	mov	x21, #0x1000                	// #4096
    300018a4:	a90363f7 	stp	x23, x24, [sp, #48]
    300018a8:	f2a07115 	movk	x21, #0x388, lsl #16
    300018ac:	531b1273 	ubfiz	w19, w19, #5, #5
    300018b0:	a9046bf9 	stp	x25, x26, [sp, #64]
    300018b4:	11008273 	add	w19, w19, #0x20
    300018b8:	6b14027f 	cmp	w19, w20
    300018bc:	54000368 	b.hi	30001928 <tegra_gic_init+0xa8>  // b.pmore
    300018c0:	d2820015 	mov	x21, #0x1000                	// #4096
    300018c4:	52800414 	mov	w20, #0x20                  	// #32
    300018c8:	f2a07115 	movk	x21, #0x388, lsl #16
    300018cc:	6b14027f 	cmp	w19, w20
    300018d0:	54000388 	b.hi	30001940 <tegra_gic_init+0xc0>  // b.pmore
    300018d4:	b00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    300018d8:	aa0003f6 	mov	x22, x0
    300018dc:	f946e001 	ldr	x1, [x0, #3520]
    300018e0:	b5000821 	cbnz	x1, 300019e4 <tegra_gic_init+0x164>
    300018e4:	d2820000 	mov	x0, #0x1000                	// #4096
    300018e8:	52800061 	mov	w1, #0x3                   	// #3
    300018ec:	f2a07100 	movk	x0, #0x388, lsl #16
    300018f0:	b9000001 	str	w1, [x0]
    300018f4:	97ffff98 	bl	30001754 <tegra_gic_pcpu_distif_init.constprop.1>
    300018f8:	d2840000 	mov	x0, #0x2000                	// #8192
    300018fc:	52803d61 	mov	w1, #0x1eb                 	// #491
    30001900:	f2a07100 	movk	x0, #0x388, lsl #16
    30001904:	a94153f3 	ldp	x19, x20, [sp, #16]
    30001908:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000190c:	a94363f7 	ldp	x23, x24, [sp, #48]
    30001910:	a9446bf9 	ldp	x25, x26, [sp, #64]
    30001914:	b9000001 	str	w1, [x0]
    30001918:	52801fe1 	mov	w1, #0xff                  	// #255
    3000191c:	b9000401 	str	w1, [x0, #4]
    30001920:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30001924:	d65f03c0 	ret
    30001928:	2a1403e1 	mov	w1, w20
    3000192c:	12800002 	mov	w2, #0xffffffff            	// #-1
    30001930:	aa1503e0 	mov	x0, x21
    30001934:	11008294 	add	w20, w20, #0x20
    30001938:	97fffd32 	bl	30000e00 <gicd_write_igroupr>
    3000193c:	17ffffdf 	b	300018b8 <tegra_gic_init+0x38>
    30001940:	2a1403e1 	mov	w1, w20
    30001944:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
    30001948:	aa1503e0 	mov	x0, x21
    3000194c:	11001294 	add	w20, w20, #0x4
    30001950:	97fffd3b 	bl	30000e3c <gicd_write_ipriorityr>
    30001954:	17ffffde 	b	300018cc <tegra_gic_init+0x4c>
    30001958:	9bb97ea0 	umull	x0, w21, w25
    3000195c:	f946e2c1 	ldr	x1, [x22, #3520]
    30001960:	8b000022 	add	x2, x1, x0
    30001964:	b8606833 	ldr	w19, [x1, x0]
    30001968:	71007e7f 	cmp	w19, #0x1f
    3000196c:	54000329 	b.ls	300019d0 <tegra_gic_init+0x150>  // b.plast
    30001970:	b940045a 	ldr	w26, [x2, #4]
    30001974:	2a1303e1 	mov	w1, w19
    30001978:	aa1403e0 	mov	x0, x20
    3000197c:	97fffd41 	bl	30000e80 <gicd_clr_igroupr>
    30001980:	52800002 	mov	w2, #0x0                   	// #0
    30001984:	2a1303e1 	mov	w1, w19
    30001988:	aa1403e0 	mov	x0, x20
    3000198c:	97fffd4c 	bl	30000ebc <gicd_set_ipriorityr>
    30001990:	2a1303e1 	mov	w1, w19
    30001994:	aa1403e0 	mov	x0, x20
    30001998:	97fffd15 	bl	30000dec <gicd_read_icfgr>
    3000199c:	531f0e62 	ubfiz	w2, w19, #1, #4
    300019a0:	2a1303e1 	mov	w1, w19
    300019a4:	1ac22302 	lsl	w2, w24, w2
    300019a8:	2a000042 	orr	w2, w2, w0
    300019ac:	aa1403e0 	mov	x0, x20
    300019b0:	97fffd27 	bl	30000e4c <gicd_write_icfgr>
    300019b4:	12001f42 	and	w2, w26, #0xff
    300019b8:	2a1303e1 	mov	w1, w19
    300019bc:	aa1403e0 	mov	x0, x20
    300019c0:	97fffd58 	bl	30000f20 <gicd_set_itargetsr>
    300019c4:	2a1303e1 	mov	w1, w19
    300019c8:	aa1403e0 	mov	x0, x20
    300019cc:	97fffd39 	bl	30000eb0 <gicd_set_isenabler>
    300019d0:	110006b5 	add	w21, w21, #0x1
    300019d4:	b94002e0 	ldr	w0, [x23]
    300019d8:	6b0002bf 	cmp	w21, w0
    300019dc:	54fffbe3 	b.cc	30001958 <tegra_gic_init+0xd8>  // b.lo, b.ul, b.last
    300019e0:	17ffffc1 	b	300018e4 <tegra_gic_init+0x64>
    300019e4:	d2820014 	mov	x20, #0x1000                	// #4096
    300019e8:	b00000b7 	adrp	x23, 30016000 <__STACKS_START__+0x1440>
    300019ec:	52800015 	mov	w21, #0x0                   	// #0
    300019f0:	913722f7 	add	x23, x23, #0xdc8
    300019f4:	52800199 	mov	w25, #0xc                   	// #12
    300019f8:	f2a07114 	movk	x20, #0x388, lsl #16
    300019fc:	52800078 	mov	w24, #0x3                   	// #3
    30001a00:	17fffff5 	b	300019d4 <tegra_gic_init+0x154>

0000000030001a04 <tegra_gic_pcpu_init>:
    30001a04:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30001a08:	910003fd 	mov	x29, sp
    30001a0c:	97ffff52 	bl	30001754 <tegra_gic_pcpu_distif_init.constprop.1>
    30001a10:	d2840000 	mov	x0, #0x2000                	// #8192
    30001a14:	52803d61 	mov	w1, #0x1eb                 	// #491
    30001a18:	f2a07100 	movk	x0, #0x388, lsl #16
    30001a1c:	b9000001 	str	w1, [x0]
    30001a20:	52801fe1 	mov	w1, #0xff                  	// #255
    30001a24:	b9000401 	str	w1, [x0, #4]
    30001a28:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30001a2c:	d65f03c0 	ret

0000000030001a30 <tegra_gic_setup>:
    30001a30:	b4000300 	cbz	x0, 30001a90 <tegra_gic_setup+0x60>
    30001a34:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30001a38:	910003fd 	mov	x29, sp
    30001a3c:	f9400001 	ldr	x1, [x0]
    30001a40:	b50000e1 	cbnz	x1, 30001a5c <tegra_gic_setup+0x2c>
    30001a44:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001a48:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001a4c:	9122a042 	add	x2, x2, #0x8a8
    30001a50:	528019a1 	mov	w1, #0xcd                  	// #205
    30001a54:	9122f400 	add	x0, x0, #0x8bd
    30001a58:	940016fd 	bl	3000764c <__assert>
    30001a5c:	b9401000 	ldr	w0, [x0, #16]
    30001a60:	350000e0 	cbnz	w0, 30001a7c <tegra_gic_setup+0x4c>
    30001a64:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001a68:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001a6c:	9123a842 	add	x2, x2, #0x8ea
    30001a70:	528019c1 	mov	w1, #0xce                  	// #206
    30001a74:	9122f400 	add	x0, x0, #0x8bd
    30001a78:	940016f5 	bl	3000764c <__assert>
    30001a7c:	b00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    30001a80:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30001a84:	f906e041 	str	x1, [x2, #3520]
    30001a88:	b00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30001a8c:	b90dc820 	str	w0, [x1, #3528]
    30001a90:	17ffff7c 	b	30001880 <tegra_gic_init>

0000000030001a94 <plat_ic_get_pending_interrupt_id>:
    30001a94:	d2840300 	mov	x0, #0x2018                	// #8216
    30001a98:	f2a07100 	movk	x0, #0x388, lsl #16
    30001a9c:	b9400000 	ldr	w0, [x0]
    30001aa0:	12002400 	and	w0, w0, #0x3ff
    30001aa4:	710ff41f 	cmp	w0, #0x3fd
    30001aa8:	540000e9 	b.ls	30001ac4 <plat_ic_get_pending_interrupt_id+0x30>  // b.plast
    30001aac:	710ffc1f 	cmp	w0, #0x3ff
    30001ab0:	540000c0 	b.eq	30001ac8 <plat_ic_get_pending_interrupt_id+0x34>  // b.none
    30001ab4:	d2840500 	mov	x0, #0x2028                	// #8232
    30001ab8:	f2a07100 	movk	x0, #0x388, lsl #16
    30001abc:	b9400000 	ldr	w0, [x0]
    30001ac0:	12002400 	and	w0, w0, #0x3ff
    30001ac4:	d65f03c0 	ret
    30001ac8:	12800000 	mov	w0, #0xffffffff            	// #-1
    30001acc:	17fffffe 	b	30001ac4 <plat_ic_get_pending_interrupt_id+0x30>

0000000030001ad0 <plat_ic_get_pending_interrupt_type>:
    30001ad0:	d2840300 	mov	x0, #0x2018                	// #8216
    30001ad4:	f2a07100 	movk	x0, #0x388, lsl #16
    30001ad8:	b9400000 	ldr	w0, [x0]
    30001adc:	12002400 	and	w0, w0, #0x3ff
    30001ae0:	710ff41f 	cmp	w0, #0x3fd
    30001ae4:	54000228 	b.hi	30001b28 <plat_ic_get_pending_interrupt_type+0x58>  // b.pmore
    30001ae8:	b00000a1 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30001aec:	b00000a2 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    30001af0:	52800183 	mov	w3, #0xc                   	// #12
    30001af4:	f946e021 	ldr	x1, [x1, #3520]
    30001af8:	b94dc842 	ldr	w2, [x2, #3528]
    30001afc:	9ba30442 	umaddl	x2, w2, w3, x1
    30001b00:	eb02003f 	cmp	x1, x2
    30001b04:	54000061 	b.ne	30001b10 <plat_ic_get_pending_interrupt_type+0x40>  // b.any
    30001b08:	52800040 	mov	w0, #0x2                   	// #2
    30001b0c:	14000006 	b	30001b24 <plat_ic_get_pending_interrupt_type+0x54>
    30001b10:	aa0103e3 	mov	x3, x1
    30001b14:	b840c424 	ldr	w4, [x1], #12
    30001b18:	6b04001f 	cmp	w0, w4
    30001b1c:	54ffff21 	b.ne	30001b00 <plat_ic_get_pending_interrupt_type+0x30>  // b.any
    30001b20:	b9400860 	ldr	w0, [x3, #8]
    30001b24:	d65f03c0 	ret
    30001b28:	710ffc1f 	cmp	w0, #0x3ff
    30001b2c:	1a9f17e0 	cset	w0, eq  // eq = none
    30001b30:	11000800 	add	w0, w0, #0x2
    30001b34:	17fffffc 	b	30001b24 <plat_ic_get_pending_interrupt_type+0x54>

0000000030001b38 <plat_ic_acknowledge_interrupt>:
    30001b38:	d2840180 	mov	x0, #0x200c                	// #8204
    30001b3c:	f2a07100 	movk	x0, #0x388, lsl #16
    30001b40:	b9400000 	ldr	w0, [x0]
    30001b44:	d65f03c0 	ret

0000000030001b48 <plat_ic_end_of_interrupt>:
    30001b48:	d2840201 	mov	x1, #0x2010                	// #8208
    30001b4c:	f2a07101 	movk	x1, #0x388, lsl #16
    30001b50:	b9000020 	str	w0, [x1]
    30001b54:	d65f03c0 	ret

0000000030001b58 <plat_interrupt_type_to_line>:
    30001b58:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30001b5c:	7100081f 	cmp	w0, #0x2
    30001b60:	910003fd 	mov	x29, sp
    30001b64:	540000e9 	b.ls	30001b80 <plat_interrupt_type_to_line+0x28>  // b.plast
    30001b68:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001b6c:	9120d842 	add	x2, x2, #0x836
    30001b70:	52801ca1 	mov	w1, #0xe5                  	// #229
    30001b74:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001b78:	9122f400 	add	x0, x0, #0x8bd
    30001b7c:	940016b4 	bl	3000764c <__assert>
    30001b80:	7100043f 	cmp	w1, #0x1
    30001b84:	540000a9 	b.ls	30001b98 <plat_interrupt_type_to_line+0x40>  // b.plast
    30001b88:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001b8c:	52801ce1 	mov	w1, #0xe7                  	// #231
    30001b90:	91221442 	add	x2, x2, #0x885
    30001b94:	17fffff8 	b	30001b74 <plat_interrupt_type_to_line+0x1c>
    30001b98:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30001b9c:	2a0003e1 	mov	w1, w0
    30001ba0:	52840000 	mov	w0, #0x2000                	// #8192
    30001ba4:	72a07100 	movk	w0, #0x388, lsl #16
    30001ba8:	17fffce3 	b	30000f34 <gicv2_interrupt_type_to_line>

0000000030001bac <tegra_gpcdma_memcpy_priv>:
    30001bac:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30001bb0:	910003fd 	mov	x29, sp
    30001bb4:	a90153f3 	stp	x19, x20, [sp, #16]
    30001bb8:	aa0003f3 	mov	x19, x0
    30001bbc:	a9025bf5 	stp	x21, x22, [sp, #32]
    30001bc0:	52a80000 	mov	w0, #0x40000000            	// #1073741824
    30001bc4:	a90363f7 	stp	x23, x24, [sp, #48]
    30001bc8:	aa0103f5 	mov	x21, x1
    30001bcc:	f90023f9 	str	x25, [sp, #64]
    30001bd0:	2a0203f4 	mov	w20, w2
    30001bd4:	2a0303f7 	mov	w23, w3
    30001bd8:	6b00005f 	cmp	w2, w0
    30001bdc:	540003c8 	b.hi	30001c54 <tegra_gpcdma_memcpy_priv+0xa8>  // b.pmore
    30001be0:	f240069f 	tst	x20, #0x3
    30001be4:	128002b6 	mov	w22, #0xffffffea            	// #-22
    30001be8:	1a9603f6 	csel	w22, wzr, w22, eq  // eq = none
    30001bec:	b00000b9 	adrp	x25, 30016000 <__STACKS_START__+0x1440>
    30001bf0:	39773320 	ldrb	w0, [x25, #3532]
    30001bf4:	35000180 	cbnz	w0, 30001c24 <tegra_gpcdma_memcpy_priv+0x78>
    30001bf8:	d2800080 	mov	x0, #0x4                   	// #4
    30001bfc:	52800058 	mov	w24, #0x2                   	// #2
    30001c00:	f2a0ad40 	movk	x0, #0x56a, lsl #16
    30001c04:	b9000018 	str	w24, [x0]
    30001c08:	2a1803e0 	mov	w0, w24
    30001c0c:	97fff956 	bl	30000164 <udelay>
    30001c10:	d2800100 	mov	x0, #0x8                   	// #8
    30001c14:	f2a0ad40 	movk	x0, #0x56a, lsl #16
    30001c18:	b9000018 	str	w24, [x0]
    30001c1c:	52800020 	mov	w0, #0x1                   	// #1
    30001c20:	39373320 	strb	w0, [x25, #3532]
    30001c24:	d2800080 	mov	x0, #0x4                   	// #4
    30001c28:	f2a04c20 	movk	x0, #0x261, lsl #16
    30001c2c:	b9400001 	ldr	w1, [x0]
    30001c30:	36f80161 	tbz	w1, #31, 30001c5c <tegra_gpcdma_memcpy_priv+0xb0>
    30001c34:	a94153f3 	ldp	x19, x20, [sp, #16]
    30001c38:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001c3c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30001c40:	91240000 	add	x0, x0, #0x900
    30001c44:	a94363f7 	ldp	x23, x24, [sp, #48]
    30001c48:	f94023f9 	ldr	x25, [sp, #64]
    30001c4c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30001c50:	140015b5 	b	30007324 <tf_printf>
    30001c54:	128002b6 	mov	w22, #0xffffffea            	// #-22
    30001c58:	17ffffe5 	b	30001bec <tegra_gpcdma_memcpy_priv+0x40>
    30001c5c:	35000676 	cbnz	w22, 30001d28 <tegra_gpcdma_memcpy_priv+0x17c>
    30001c60:	d2a04c22 	mov	x2, #0x2610000             	// #39911424
    30001c64:	d2800701 	mov	x1, #0x38                  	// #56
    30001c68:	f2a04c21 	movk	x1, #0x261, lsl #16
    30001c6c:	52a43003 	mov	w3, #0x21800000            	// #562036736
    30001c70:	b900005f 	str	wzr, [x2]
    30001c74:	53027e94 	lsr	w20, w20, #2
    30001c78:	b900003f 	str	wzr, [x1]
    30001c7c:	d2800301 	mov	x1, #0x18                  	// #24
    30001c80:	f2a04c21 	movk	x1, #0x261, lsl #16
    30001c84:	51000694 	sub	w20, w20, #0x1
    30001c88:	b9000023 	str	w3, [x1]
    30001c8c:	d2800283 	mov	x3, #0x14                  	// #20
    30001c90:	b9001c3f 	str	wzr, [x1, #28]
    30001c94:	d2800181 	mov	x1, #0xc                   	// #12
    30001c98:	f2a04c21 	movk	x1, #0x261, lsl #16
    30001c9c:	f2a04c23 	movk	x3, #0x261, lsl #16
    30001ca0:	b9000035 	str	w21, [x1]
    30001ca4:	d3609eb5 	ubfx	x21, x21, #32, #8
    30001ca8:	b9000433 	str	w19, [x1, #4]
    30001cac:	d360fe61 	lsr	x1, x19, #32
    30001cb0:	aa0003f3 	mov	x19, x0
    30001cb4:	53101c21 	ubfiz	w1, w1, #16, #8
    30001cb8:	2a150021 	orr	w1, w1, w21
    30001cbc:	b9000061 	str	w1, [x3]
    30001cc0:	d2800401 	mov	x1, #0x20                  	// #32
    30001cc4:	52908003 	mov	w3, #0x8400                	// #33792
    30001cc8:	f2a04c21 	movk	x1, #0x261, lsl #16
    30001ccc:	72a10003 	movk	w3, #0x800, lsl #16
    30001cd0:	2a175477 	orr	w23, w3, w23, lsl #21
    30001cd4:	b9000034 	str	w20, [x1]
    30001cd8:	52800c94 	mov	w20, #0x64                  	// #100
    30001cdc:	b9000057 	str	w23, [x2]
    30001ce0:	b9400041 	ldr	w1, [x2]
    30001ce4:	32010021 	orr	w1, w1, #0x80000000
    30001ce8:	b9000041 	str	w1, [x2]
    30001cec:	b9400260 	ldr	w0, [x19]
    30001cf0:	36f80100 	tbz	w0, #31, 30001d10 <tegra_gpcdma_memcpy_priv+0x164>
    30001cf4:	52800020 	mov	w0, #0x1                   	// #1
    30001cf8:	97fff948 	bl	30000218 <mdelay>
    30001cfc:	71000694 	subs	w20, w20, #0x1
    30001d00:	54ffff61 	b.ne	30001cec <tegra_gpcdma_memcpy_priv+0x140>  // b.any
    30001d04:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001d08:	91247800 	add	x0, x0, #0x91e
    30001d0c:	94001586 	bl	30007324 <tf_printf>
    30001d10:	d5033f9f 	dsb	sy
    30001d14:	d2800700 	mov	x0, #0x38                  	// #56
    30001d18:	52800061 	mov	w1, #0x3                   	// #3
    30001d1c:	f2a04c20 	movk	x0, #0x261, lsl #16
    30001d20:	b9000001 	str	w1, [x0]
    30001d24:	d5033fdf 	isb
    30001d28:	a94153f3 	ldp	x19, x20, [sp, #16]
    30001d2c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30001d30:	a94363f7 	ldp	x23, x24, [sp, #48]
    30001d34:	f94023f9 	ldr	x25, [sp, #64]
    30001d38:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30001d3c:	d65f03c0 	ret

0000000030001d40 <tegra_gpcdma_memcpy>:
    30001d40:	52800083 	mov	w3, #0x4                   	// #4
    30001d44:	17ffff9a 	b	30001bac <tegra_gpcdma_memcpy_priv>

0000000030001d48 <tegra_gpcdma_zeromem>:
    30001d48:	2a0103e2 	mov	w2, w1
    30001d4c:	528000c3 	mov	w3, #0x6                   	// #6
    30001d50:	d2800001 	mov	x1, #0x0                   	// #0
    30001d54:	17ffff96 	b	30001bac <tegra_gpcdma_memcpy_priv>

0000000030001d58 <tegra_clear_videomem>:
    30001d58:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30001d5c:	52800703 	mov	w3, #0x38                  	// #56
    30001d60:	910003fd 	mov	x29, sp
    30001d64:	a90153f3 	stp	x19, x20, [sp, #16]
    30001d68:	2a0103f4 	mov	w20, w1
    30001d6c:	aa0003f3 	mov	x19, x0
    30001d70:	aa1403e2 	mov	x2, x20
    30001d74:	aa0003e1 	mov	x1, x0
    30001d78:	94001722 	bl	30007a00 <mmap_add_dynamic_region>
    30001d7c:	340000e0 	cbz	w0, 30001d98 <tegra_clear_videomem+0x40>
    30001d80:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001d84:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001d88:	9124fc42 	add	x2, x2, #0x93f
    30001d8c:	528025a1 	mov	w1, #0x12d                 	// #301
    30001d90:	91252000 	add	x0, x0, #0x948
    30001d94:	9400162e 	bl	3000764c <__assert>
    30001d98:	aa1403e1 	mov	x1, x20
    30001d9c:	aa1303e0 	mov	x0, x19
    30001da0:	94001b3c 	bl	30008a90 <tegra_zeromem16>
    30001da4:	aa1403e1 	mov	x1, x20
    30001da8:	aa1303e0 	mov	x0, x19
    30001dac:	a94153f3 	ldp	x19, x20, [sp, #16]
    30001db0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001db4:	1400171e 	b	30007a2c <mmap_remove_dynamic_region>

0000000030001db8 <tegra_memctrl_setup>:
    30001db8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30001dbc:	910003fd 	mov	x29, sp
    30001dc0:	f9000bf3 	str	x19, [sp, #16]
    30001dc4:	94000711 	bl	30003a08 <tegra_get_mc_settings>
    30001dc8:	aa0003f3 	mov	x19, x0
    30001dcc:	94000130 	bl	3000228c <tegra_smmu_init>
    30001dd0:	b50000f3 	cbnz	x19, 30001dec <tegra_memctrl_setup+0x34>
    30001dd4:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001dd8:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001ddc:	9125f842 	add	x2, x2, #0x97e
    30001de0:	528005c1 	mov	w1, #0x2e                  	// #46
    30001de4:	91252000 	add	x0, x0, #0x948
    30001de8:	94001619 	bl	3000764c <__assert>
    30001dec:	b9400a64 	ldr	w4, [x19, #8]
    30001df0:	d2800000 	mov	x0, #0x0                   	// #0
    30001df4:	b9401a62 	ldr	w2, [x19, #24]
    30001df8:	52a05806 	mov	w6, #0x2c00000             	// #46137344
    30001dfc:	f9400265 	ldr	x5, [x19]
    30001e00:	52800fe7 	mov	w7, #0x7f                  	// #127
    30001e04:	f9400a61 	ldr	x1, [x19, #16]
    30001e08:	6b00009f 	cmp	w4, w0
    30001e0c:	54000288 	b.hi	30001e5c <tegra_memctrl_setup+0xa4>  // b.pmore
    30001e10:	91002021 	add	x1, x1, #0x8
    30001e14:	52800300 	mov	w0, #0x18                  	// #24
    30001e18:	52a05804 	mov	w4, #0x2c00000             	// #46137344
    30001e1c:	9ba00442 	umaddl	x2, w2, w0, x1
    30001e20:	eb02003f 	cmp	x1, x2
    30001e24:	54000261 	b.ne	30001e70 <tegra_memctrl_setup+0xb8>  // b.any
    30001e28:	d2830400 	mov	x0, #0x1820                	// #6176
    30001e2c:	52800041 	mov	w1, #0x2                   	// #2
    30001e30:	f2a05820 	movk	x0, #0x2c1, lsl #16
    30001e34:	72b00001 	movk	w1, #0x8000, lsl #16
    30001e38:	b9000001 	str	w1, [x0]
    30001e3c:	f9401a60 	ldr	x0, [x19, #48]
    30001e40:	b4000040 	cbz	x0, 30001e48 <tegra_memctrl_setup+0x90>
    30001e44:	d63f0000 	blr	x0
    30001e48:	f9401e60 	ldr	x0, [x19, #56]
    30001e4c:	b4000240 	cbz	x0, 30001e94 <tegra_memctrl_setup+0xdc>
    30001e50:	f9400bf3 	ldr	x19, [sp, #16]
    30001e54:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001e58:	d61f0000 	br	x0
    30001e5c:	b86078a3 	ldr	w3, [x5, x0, lsl #2]
    30001e60:	91000400 	add	x0, x0, #0x1
    30001e64:	0b060063 	add	w3, w3, w6
    30001e68:	b9000067 	str	w7, [x3]
    30001e6c:	17ffffe7 	b	30001e08 <tegra_memctrl_setup+0x50>
    30001e70:	29408c20 	ldp	w0, w3, [x1, #4]
    30001e74:	53185c63 	lsl	w3, w3, #8
    30001e78:	2a004060 	orr	w0, w3, w0, lsl #16
    30001e7c:	b9400c23 	ldr	w3, [x1, #12]
    30001e80:	2a030000 	orr	w0, w0, w3
    30001e84:	b8418423 	ldr	w3, [x1], #24
    30001e88:	0b040063 	add	w3, w3, w4
    30001e8c:	b9000060 	str	w0, [x3]
    30001e90:	17ffffe4 	b	30001e20 <tegra_memctrl_setup+0x68>
    30001e94:	f9400bf3 	ldr	x19, [sp, #16]
    30001e98:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001e9c:	d65f03c0 	ret

0000000030001ea0 <tegra_memctrl_restore_settings>:
    30001ea0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30001ea4:	910003fd 	mov	x29, sp
    30001ea8:	f9000bf3 	str	x19, [sp, #16]
    30001eac:	940006d7 	bl	30003a08 <tegra_get_mc_settings>
    30001eb0:	b50000e0 	cbnz	x0, 30001ecc <tegra_memctrl_restore_settings+0x2c>
    30001eb4:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001eb8:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001ebc:	9125f842 	add	x2, x2, #0x97e
    30001ec0:	52800d21 	mov	w1, #0x69                  	// #105
    30001ec4:	91252000 	add	x0, x0, #0x948
    30001ec8:	940015e1 	bl	3000764c <__assert>
    30001ecc:	aa0003f3 	mov	x19, x0
    30001ed0:	f9401800 	ldr	x0, [x0, #48]
    30001ed4:	b4000040 	cbz	x0, 30001edc <tegra_memctrl_restore_settings+0x3c>
    30001ed8:	d63f0000 	blr	x0
    30001edc:	f9401e60 	ldr	x0, [x19, #56]
    30001ee0:	b4000040 	cbz	x0, 30001ee8 <tegra_memctrl_restore_settings+0x48>
    30001ee4:	d63f0000 	blr	x0
    30001ee8:	b00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    30001eec:	f946e800 	ldr	x0, [x0, #3536]
    30001ef0:	b40001c0 	cbz	x0, 30001f28 <tegra_memctrl_restore_settings+0x88>
    30001ef4:	d280c901 	mov	x1, #0x648                 	// #1608
    30001ef8:	f9400bf3 	ldr	x19, [sp, #16]
    30001efc:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30001f00:	b9000020 	str	w0, [x1]
    30001f04:	d360fc00 	lsr	x0, x0, #32
    30001f08:	b9033020 	str	w0, [x1, #816]
    30001f0c:	b00000a0 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    30001f10:	f946ec01 	ldr	x1, [x0, #3544]
    30001f14:	d280c980 	mov	x0, #0x64c                 	// #1612
    30001f18:	f2a05820 	movk	x0, #0x2c1, lsl #16
    30001f1c:	b9000001 	str	w1, [x0]
    30001f20:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001f24:	14000228 	b	300027c4 <mce_update_gsc_videomem>
    30001f28:	f9400bf3 	ldr	x19, [sp, #16]
    30001f2c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30001f30:	d65f03c0 	ret

0000000030001f34 <tegra_memctrl_tzdram_setup>:
    30001f34:	2a0103e1 	mov	w1, w1
    30001f38:	140006b7 	b	30003a14 <plat_memctrl_tzdram_setup>

0000000030001f3c <tegra_memctrl_tzram_setup>:
    30001f3c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30001f40:	910003fd 	mov	x29, sp
    30001f44:	a90153f3 	stp	x19, x20, [sp, #16]
    30001f48:	aa0003f4 	mov	x20, x0
    30001f4c:	530c7c33 	lsr	w19, w1, #12
    30001f50:	d2843400 	mov	x0, #0x21a0                	// #8608
    30001f54:	f90013f5 	str	x21, [sp, #32]
    30001f58:	53117c35 	lsr	w21, w1, #17
    30001f5c:	d2843a01 	mov	x1, #0x21d0                	// #8656
    30001f60:	f2a05820 	movk	x0, #0x2c1, lsl #16
    30001f64:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30001f68:	b800441f 	str	wzr, [x0], #4
    30001f6c:	eb01001f 	cmp	x0, x1
    30001f70:	54ffffc1 	b.ne	30001f68 <tegra_memctrl_tzram_setup+0x2c>  // b.any
    30001f74:	97fffaac 	bl	30000a24 <tegra_chipid_is_t186>
    30001f78:	72001c1f 	tst	w0, #0xff
    30001f7c:	54000101 	b.ne	30001f9c <tegra_memctrl_tzram_setup+0x60>  // b.any
    30001f80:	d2843482 	mov	x2, #0x21a4                	// #8612
    30001f84:	52801001 	mov	w1, #0x80                  	// #128
    30001f88:	f2a05822 	movk	x2, #0x2c1, lsl #16
    30001f8c:	72a04001 	movk	w1, #0x200, lsl #16
    30001f90:	b9400040 	ldr	w0, [x2]
    30001f94:	2a010000 	orr	w0, w0, w1
    30001f98:	b9000040 	str	w0, [x2]
    30001f9c:	f2402e9f 	tst	x20, #0xfff
    30001fa0:	540000e0 	b.eq	30001fbc <tegra_memctrl_tzram_setup+0x80>  // b.none
    30001fa4:	b0000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30001fa8:	b0000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30001fac:	91265c42 	add	x2, x2, #0x997
    30001fb0:	528017c1 	mov	w1, #0xbe                  	// #190
    30001fb4:	91252000 	add	x0, x0, #0x948
    30001fb8:	940015a5 	bl	3000764c <__assert>
    30001fbc:	d2843280 	mov	x0, #0x2194                	// #8596
    30001fc0:	2a136ea1 	orr	w1, w21, w19, lsl #27
    30001fc4:	f2a05820 	movk	x0, #0x2c1, lsl #16
    30001fc8:	b9000014 	str	w20, [x0]
    30001fcc:	d3608694 	ubfx	x20, x20, #32, #2
    30001fd0:	b9000414 	str	w20, [x0, #4]
    30001fd4:	d2843214 	mov	x20, #0x2190                	// #8592
    30001fd8:	b9000801 	str	w1, [x0, #8]
    30001fdc:	f2a05834 	movk	x20, #0x2c1, lsl #16
    30001fe0:	b9400293 	ldr	w19, [x20]
    30001fe4:	97fffa90 	bl	30000a24 <tegra_chipid_is_t186>
    30001fe8:	52800042 	mov	w2, #0x2                   	// #2
    30001fec:	72001c1f 	tst	w0, #0xff
    30001ff0:	121f7a73 	and	w19, w19, #0xfffffffe
    30001ff4:	72b00002 	movk	w2, #0x8000, lsl #16
    30001ff8:	321f0261 	orr	w1, w19, #0x2
    30001ffc:	2a020273 	orr	w19, w19, w2
    30002000:	1a810273 	csel	w19, w19, w1, eq  // eq = none
    30002004:	f94013f5 	ldr	x21, [sp, #32]
    30002008:	b9000293 	str	w19, [x20]
    3000200c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30002010:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30002014:	140001f0 	b	300027d4 <mce_update_gsc_tzram>

0000000030002018 <tegra_memctrl_videomem_setup>:
    30002018:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3000201c:	910003fd 	mov	x29, sp
    30002020:	a9025bf5 	stp	x21, x22, [sp, #32]
    30002024:	900000b6 	adrp	x22, 30016000 <__STACKS_START__+0x1440>
    30002028:	a90153f3 	stp	x19, x20, [sp, #16]
    3000202c:	aa0003f4 	mov	x20, x0
    30002030:	f946eac0 	ldr	x0, [x22, #3536]
    30002034:	2a0103f3 	mov	w19, w1
    30002038:	a90363f7 	stp	x23, x24, [sp, #48]
    3000203c:	900000b8 	adrp	x24, 30016000 <__STACKS_START__+0x1440>
    30002040:	b40004a0 	cbz	x0, 300020d4 <tegra_memctrl_videomem_setup+0xbc>
    30002044:	f946ef01 	ldr	x1, [x24, #3544]
    30002048:	d284b602 	mov	x2, #0x25b0                	// #9648
    3000204c:	d284be04 	mov	x4, #0x25f0                	// #9712
    30002050:	f2a05822 	movk	x2, #0x2c1, lsl #16
    30002054:	f2a05824 	movk	x4, #0x2c1, lsl #16
    30002058:	d36cac35 	lsl	x21, x1, #20
    3000205c:	d351fea3 	lsr	x3, x21, #17
    30002060:	b800445f 	str	wzr, [x2], #4
    30002064:	eb04005f 	cmp	x2, x4
    30002068:	54ffffc1 	b.ne	30002060 <tegra_memctrl_videomem_setup+0x48>  // b.any
    3000206c:	f2402c1f 	tst	x0, #0xfff
    30002070:	540000e0 	b.eq	3000208c <tegra_memctrl_videomem_setup+0x74>  // b.none
    30002074:	90000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30002078:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000207c:	91265c42 	add	x2, x2, #0x997
    30002080:	52801ee1 	mov	w1, #0xf7                  	// #247
    30002084:	91252000 	add	x0, x0, #0x948
    30002088:	94001571 	bl	3000764c <__assert>
    3000208c:	d284b482 	mov	x2, #0x25a4                	// #9636
    30002090:	d3608404 	ubfx	x4, x0, #32, #2
    30002094:	f2a05822 	movk	x2, #0x2c1, lsl #16
    30002098:	8b150015 	add	x21, x0, x21
    3000209c:	eb15029f 	cmp	x20, x21
    300020a0:	b9000040 	str	w0, [x2]
    300020a4:	b9000444 	str	w4, [x2, #4]
    300020a8:	b9000843 	str	w3, [x2, #8]
    300020ac:	d284b402 	mov	x2, #0x25a0                	// #9632
    300020b0:	f2a05822 	movk	x2, #0x2c1, lsl #16
    300020b4:	52800023 	mov	w3, #0x1                   	// #1
    300020b8:	b9000043 	str	w3, [x2]
    300020bc:	54000088 	b.hi	300020cc <tegra_memctrl_videomem_setup+0xb4>  // b.pmore
    300020c0:	8b334297 	add	x23, x20, w19, uxtw
    300020c4:	eb17001f 	cmp	x0, x23
    300020c8:	54000329 	b.ls	3000212c <tegra_memctrl_videomem_setup+0x114>  // b.plast
    300020cc:	530c2c21 	lsl	w1, w1, #20
    300020d0:	97ffff22 	bl	30001d58 <tegra_clear_videomem>
    300020d4:	d280c900 	mov	x0, #0x648                 	// #1608
    300020d8:	d360fe81 	lsr	x1, x20, #32
    300020dc:	f2a05820 	movk	x0, #0x2c1, lsl #16
    300020e0:	53147e73 	lsr	w19, w19, #20
    300020e4:	b9000014 	str	w20, [x0]
    300020e8:	b9033001 	str	w1, [x0, #816]
    300020ec:	d280c980 	mov	x0, #0x64c                 	// #1612
    300020f0:	f2a05820 	movk	x0, #0x2c1, lsl #16
    300020f4:	b9000013 	str	w19, [x0]
    300020f8:	f906ead4 	str	x20, [x22, #3536]
    300020fc:	f906ef13 	str	x19, [x24, #3544]
    30002100:	940001b1 	bl	300027c4 <mce_update_gsc_videomem>
    30002104:	d284b480 	mov	x0, #0x25a4                	// #9636
    30002108:	f2a05820 	movk	x0, #0x2c1, lsl #16
    3000210c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30002110:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30002114:	a94363f7 	ldp	x23, x24, [sp, #48]
    30002118:	b900001f 	str	wzr, [x0]
    3000211c:	b900041f 	str	wzr, [x0, #4]
    30002120:	b900081f 	str	wzr, [x0, #8]
    30002124:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30002128:	d65f03c0 	ret
    3000212c:	eb14001f 	cmp	x0, x20
    30002130:	54000062 	b.cs	3000213c <tegra_memctrl_videomem_setup+0x124>  // b.hs, b.nlast
    30002134:	4b000281 	sub	w1, w20, w0
    30002138:	97ffff08 	bl	30001d58 <tegra_clear_videomem>
    3000213c:	eb1702bf 	cmp	x21, x23
    30002140:	54fffca9 	b.ls	300020d4 <tegra_memctrl_videomem_setup+0xbc>  // b.plast
    30002144:	4b1702a1 	sub	w1, w21, w23
    30002148:	aa1703e0 	mov	x0, x23
    3000214c:	17ffffe1 	b	300020d0 <tegra_memctrl_videomem_setup+0xb8>

0000000030002150 <tegra_memctrl_disable_ahb_redirection>:
    30002150:	d65f03c0 	ret

0000000030002154 <tegra_memctrl_clear_pending_interrupts>:
    30002154:	d65f03c0 	ret

0000000030002158 <tegra_smmu_save_context>:
    30002158:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3000215c:	910003fd 	mov	x29, sp
    30002160:	f9000bf3 	str	x19, [sp, #16]
    30002164:	aa0003f3 	mov	x19, x0
    30002168:	97fff8b9 	bl	3000044c <bl31_get_plat_params>
    3000216c:	a9401003 	ldp	x3, x4, [x0]
    30002170:	d2800480 	mov	x0, #0x24                  	// #36
    30002174:	f2a24000 	movk	x0, #0x1200, lsl #16
    30002178:	52800181 	mov	w1, #0xc                   	// #12
    3000217c:	52800202 	mov	w2, #0x10                  	// #16
    30002180:	8b030083 	add	x3, x4, x3
    30002184:	b9400000 	ldr	w0, [x0]
    30002188:	7100001f 	cmp	w0, #0x0
    3000218c:	1a81b042 	csel	w2, w2, w1, lt  // lt = tstop
    30002190:	d35c7800 	ubfx	x0, x0, #28, #3
    30002194:	52800041 	mov	w1, #0x2                   	// #2
    30002198:	11000400 	add	w0, w0, #0x1
    3000219c:	1ac22021 	lsl	w1, w1, w2
    300021a0:	1ac02020 	lsl	w0, w1, w0
    300021a4:	7160001f 	cmp	w0, #0x800, lsl #12
    300021a8:	7a500840 	ccmp	w2, #0x10, #0x0, eq  // eq = none
    300021ac:	540000e0 	b.eq	300021c8 <tegra_smmu_save_context+0x70>  // b.none
    300021b0:	90000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300021b4:	9126ec42 	add	x2, x2, #0x9bb
    300021b8:	52800ae1 	mov	w1, #0x57                  	// #87
    300021bc:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300021c0:	9127ac00 	add	x0, x0, #0x9eb
    300021c4:	94001522 	bl	3000764c <__assert>
    300021c8:	eb13009f 	cmp	x4, x19
    300021cc:	fa539060 	ccmp	x3, x19, #0x0, ls  // ls = plast
    300021d0:	540000a2 	b.cs	300021e4 <tegra_smmu_save_context+0x8c>  // b.hs, b.nlast
    300021d4:	90000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300021d8:	52800b01 	mov	w1, #0x58                  	// #88
    300021dc:	91286042 	add	x2, x2, #0xa18
    300021e0:	17fffff7 	b	300021bc <tegra_smmu_save_context+0x64>
    300021e4:	9400086e 	bl	3000439c <plat_get_smmu_ctx>
    300021e8:	52800002 	mov	w2, #0x0                   	// #0
    300021ec:	b50000c0 	cbnz	x0, 30002204 <tegra_smmu_save_context+0xac>
    300021f0:	90000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300021f4:	52800b81 	mov	w1, #0x5c                  	// #92
    300021f8:	91296042 	add	x2, x2, #0xa58
    300021fc:	17fffff0 	b	300021bc <tegra_smmu_save_context+0x64>
    30002200:	11000442 	add	w2, w2, #0x1
    30002204:	d37d7c41 	ubfiz	x1, x2, #3, #32
    30002208:	b8616801 	ldr	w1, [x0, x1]
    3000220c:	3100043f 	cmn	w1, #0x1
    30002210:	54ffff81 	b.ne	30002200 <tegra_smmu_save_context+0xa8>  // b.any
    30002214:	b9400401 	ldr	w1, [x0, #4]
    30002218:	6b02003f 	cmp	w1, w2
    3000221c:	54000241 	b.ne	30002264 <tegra_smmu_save_context+0x10c>  // b.any
    30002220:	91002001 	add	x1, x0, #0x8
    30002224:	52800023 	mov	w3, #0x1                   	// #1
    30002228:	6b02007f 	cmp	w3, w2
    3000222c:	54000243 	b.cc	30002274 <tegra_smmu_save_context+0x11c>  // b.lo, b.ul, b.last
    30002230:	11000442 	add	w2, w2, #0x1
    30002234:	aa0003e1 	mov	x1, x0
    30002238:	aa1303e0 	mov	x0, x19
    3000223c:	d37df042 	lsl	x2, x2, #3
    30002240:	94001a17 	bl	30008a9c <tegra_memcpy16>
    30002244:	d280d500 	mov	x0, #0x6a8                 	// #1704
    30002248:	f2a18720 	movk	x0, #0xc39, lsl #16
    3000224c:	b9000013 	str	w19, [x0]
    30002250:	d360fe73 	lsr	x19, x19, #32
    30002254:	b9000413 	str	w19, [x0, #4]
    30002258:	f9400bf3 	ldr	x19, [sp, #16]
    3000225c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002260:	d65f03c0 	ret
    30002264:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002268:	9129b800 	add	x0, x0, #0xa6e
    3000226c:	9400142e 	bl	30007324 <tf_printf>
    30002270:	940025e1 	bl	3000b9f4 <do_panic>
    30002274:	b9400024 	ldr	w4, [x1]
    30002278:	11000463 	add	w3, w3, #0x1
    3000227c:	91002021 	add	x1, x1, #0x8
    30002280:	b9400084 	ldr	w4, [x4]
    30002284:	b81fc024 	stur	w4, [x1, #-4]
    30002288:	17ffffe8 	b	30002228 <tegra_smmu_save_context+0xd0>

000000003000228c <tegra_smmu_init>:
    3000228c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002290:	910003fd 	mov	x29, sp
    30002294:	94000847 	bl	300043b0 <plat_get_num_smmu_devices>
    30002298:	d2800203 	mov	x3, #0x10                  	// #16
    3000229c:	d2808204 	mov	x4, #0x410                 	// #1040
    300022a0:	d2800086 	mov	x6, #0x4                   	// #4
    300022a4:	52800001 	mov	w1, #0x0                   	// #0
    300022a8:	f2a24003 	movk	x3, #0x1200, lsl #16
    300022ac:	f2a24004 	movk	x4, #0x1200, lsl #16
    300022b0:	f2a25006 	movk	x6, #0x1280, lsl #16
    300022b4:	6b00003f 	cmp	w1, w0
    300022b8:	54000061 	b.ne	300022c4 <tegra_smmu_init+0x38>  // b.any
    300022bc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300022c0:	d65f03c0 	ret
    300022c4:	35000101 	cbnz	w1, 300022e4 <tegra_smmu_init+0x58>
    300022c8:	b9400062 	ldr	w2, [x3]
    300022cc:	12057842 	and	w2, w2, #0xfbffffff
    300022d0:	32100042 	orr	w2, w2, #0x10000
    300022d4:	b9000062 	str	w2, [x3]
    300022d8:	b9400082 	ldr	w2, [x4]
    300022dc:	12057842 	and	w2, w2, #0xfbffffff
    300022e0:	b9000082 	str	w2, [x4]
    300022e4:	d2800082 	mov	x2, #0x4                   	// #4
    300022e8:	f2a24802 	movk	x2, #0x1240, lsl #16
    300022ec:	35000081 	cbnz	w1, 300022fc <tegra_smmu_init+0x70>
    300022f0:	b9400045 	ldr	w5, [x2]
    300022f4:	121e78a5 	and	w5, w5, #0xfffffffd
    300022f8:	b9000045 	str	w5, [x2]
    300022fc:	91404042 	add	x2, x2, #0x10, lsl #12
    30002300:	eb06005f 	cmp	x2, x6
    30002304:	54ffff41 	b.ne	300022ec <tegra_smmu_init+0x60>  // b.any
    30002308:	350000e1 	cbnz	w1, 30002324 <tegra_smmu_init+0x98>
    3000230c:	b9400082 	ldr	w2, [x4]
    30002310:	32060042 	orr	w2, w2, #0x4000000
    30002314:	b9000082 	str	w2, [x4]
    30002318:	b9400062 	ldr	w2, [x3]
    3000231c:	32060042 	orr	w2, w2, #0x4000000
    30002320:	b9000062 	str	w2, [x3]
    30002324:	11000421 	add	w1, w1, #0x1
    30002328:	17ffffe3 	b	300022b4 <tegra_smmu_init+0x28>

000000003000232c <mce_get_curr_cpu_ari_base>:
    3000232c:	d53800a0 	mrs	x0, mpidr_el1
    30002330:	92401c00 	and	x0, x0, #0xff
    30002334:	d5380001 	mrs	x1, midr_el1
    30002338:	53187c21 	lsr	w1, w1, #24
    3000233c:	f101383f 	cmp	x1, #0x4e
    30002340:	54000041 	b.ne	30002348 <mce_get_curr_cpu_ari_base+0x1c>  // b.any
    30002344:	b27e0000 	orr	x0, x0, #0x4
    30002348:	d37cec00 	lsl	x0, x0, #4
    3000234c:	90000081 	adrp	x1, 30012000 <__RODATA_END__>
    30002350:	91078021 	add	x1, x1, #0x1e0
    30002354:	b8606820 	ldr	w0, [x1, x0]
    30002358:	d65f03c0 	ret

000000003000235c <mce_get_curr_cpu_ops>:
    3000235c:	d53800a0 	mrs	x0, mpidr_el1
    30002360:	92401c00 	and	x0, x0, #0xff
    30002364:	d5380001 	mrs	x1, midr_el1
    30002368:	53187c21 	lsr	w1, w1, #24
    3000236c:	f101383f 	cmp	x1, #0x4e
    30002370:	54000041 	b.ne	30002378 <mce_get_curr_cpu_ops+0x1c>  // b.any
    30002374:	b27e0000 	orr	x0, x0, #0x4
    30002378:	90000081 	adrp	x1, 30012000 <__RODATA_END__>
    3000237c:	91078021 	add	x1, x1, #0x1e0
    30002380:	8b001020 	add	x0, x1, x0, lsl #4
    30002384:	f9400400 	ldr	x0, [x0, #8]
    30002388:	d65f03c0 	ret

000000003000238c <mce_update_ccplex_gsc>:
    3000238c:	2a0003e3 	mov	w3, w0
    30002390:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002394:	910003fd 	mov	x29, sp
    30002398:	97fffff1 	bl	3000235c <mce_get_curr_cpu_ops>
    3000239c:	f9403c02 	ldr	x2, [x0, #120]
    300023a0:	97ffffe3 	bl	3000232c <mce_get_curr_cpu_ari_base>
    300023a4:	2a0303e1 	mov	w1, w3
    300023a8:	d63f0040 	blr	x2
    300023ac:	52800000 	mov	w0, #0x0                   	// #0
    300023b0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300023b4:	d65f03c0 	ret

00000000300023b8 <mce_command_handler>:
    300023b8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    300023bc:	910003fd 	mov	x29, sp
    300023c0:	a90153f3 	stp	x19, x20, [sp, #16]
    300023c4:	aa0003f3 	mov	x19, x0
    300023c8:	a9025bf5 	stp	x21, x22, [sp, #32]
    300023cc:	52800020 	mov	w0, #0x1                   	// #1
    300023d0:	aa0103f5 	mov	x21, x1
    300023d4:	aa0303f6 	mov	x22, x3
    300023d8:	f9001fa2 	str	x2, [x29, #56]
    300023dc:	940008cc 	bl	3000470c <cm_get_context>
    300023e0:	b50000e0 	cbnz	x0, 300023fc <mce_command_handler+0x44>
    300023e4:	90000062 	adrp	x2, 3000e000 <__TEXT_END__>
    300023e8:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300023ec:	912a9c42 	add	x2, x2, #0xaa7
    300023f0:	52801441 	mov	w1, #0xa2                  	// #162
    300023f4:	912adc00 	add	x0, x0, #0xab7
    300023f8:	94001495 	bl	3000764c <__assert>
    300023fc:	aa0003f4 	mov	x20, x0
    30002400:	97ffffd7 	bl	3000235c <mce_get_curr_cpu_ops>
    30002404:	aa0003e2 	mov	x2, x0
    30002408:	97ffffc9 	bl	3000232c <mce_get_curr_cpu_ari_base>
    3000240c:	f100267f 	cmp	x19, #0x9
    30002410:	540015e0 	b.eq	300026cc <mce_command_handler+0x314>  // b.none
    30002414:	540003e8 	b.hi	30002490 <mce_command_handler+0xd8>  // b.pmore
    30002418:	f100127f 	cmp	x19, #0x4
    3000241c:	54000fe0 	b.eq	30002618 <mce_command_handler+0x260>  // b.none
    30002420:	540001c8 	b.hi	30002458 <mce_command_handler+0xa0>  // b.pmore
    30002424:	f100067f 	cmp	x19, #0x1
    30002428:	54000a40 	b.eq	30002570 <mce_command_handler+0x1b8>  // b.none
    3000242c:	b4000893 	cbz	x19, 3000253c <mce_command_handler+0x184>
    30002430:	f1000a7f 	cmp	x19, #0x2
    30002434:	54000cc0 	b.eq	300025cc <mce_command_handler+0x214>  // b.none
    30002438:	f1000e7f 	cmp	x19, #0x3
    3000243c:	54000e00 	b.eq	300025fc <mce_command_handler+0x244>  // b.none
    30002440:	aa1303e1 	mov	x1, x19
    30002444:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002448:	528002d3 	mov	w19, #0x16                  	// #22
    3000244c:	91313800 	add	x0, x0, #0xc4e
    30002450:	940013b5 	bl	30007324 <tf_printf>
    30002454:	14000059 	b	300025b8 <mce_command_handler+0x200>
    30002458:	f1001a7f 	cmp	x19, #0x6
    3000245c:	54001080 	b.eq	3000266c <mce_command_handler+0x2b4>  // b.none
    30002460:	54000f43 	b.cc	30002648 <mce_command_handler+0x290>  // b.lo, b.ul, b.last
    30002464:	f1001e7f 	cmp	x19, #0x7
    30002468:	54001180 	b.eq	30002698 <mce_command_handler+0x2e0>  // b.none
    3000246c:	f100227f 	cmp	x19, #0x8
    30002470:	54fffe81 	b.ne	30002440 <mce_command_handler+0x88>  // b.any
    30002474:	f9401443 	ldr	x3, [x2, #40]
    30002478:	52800001 	mov	w1, #0x0                   	// #0
    3000247c:	2a1503e2 	mov	w2, w21
    30002480:	d63f0060 	blr	x3
    30002484:	eb0002bf 	cmp	x21, x0
    30002488:	9a9f17e0 	cset	x0, eq  // eq = none
    3000248c:	1400005f 	b	30002608 <mce_command_handler+0x250>
    30002490:	f1003a7f 	cmp	x19, #0xe
    30002494:	540014a0 	b.eq	30002728 <mce_command_handler+0x370>  // b.none
    30002498:	540001c8 	b.hi	300024d0 <mce_command_handler+0x118>  // b.pmore
    3000249c:	f1002e7f 	cmp	x19, #0xb
    300024a0:	54001300 	b.eq	30002700 <mce_command_handler+0x348>  // b.none
    300024a4:	54001223 	b.cc	300026e8 <mce_command_handler+0x330>  // b.lo, b.ul, b.last
    300024a8:	f100327f 	cmp	x19, #0xc
    300024ac:	54001520 	b.eq	30002750 <mce_command_handler+0x398>  // b.none
    300024b0:	f100367f 	cmp	x19, #0xd
    300024b4:	54fffc61 	b.ne	30002440 <mce_command_handler+0x88>  // b.any
    300024b8:	f9403843 	ldr	x3, [x2, #112]
    300024bc:	aa1503e1 	mov	x1, x21
    300024c0:	9100e3a2 	add	x2, x29, #0x38
    300024c4:	d63f0060 	blr	x3
    300024c8:	f9000680 	str	x0, [x20, #8]
    300024cc:	140000a7 	b	30002768 <mce_command_handler+0x3b0>
    300024d0:	f100467f 	cmp	x19, #0x11
    300024d4:	540014e0 	b.eq	30002770 <mce_command_handler+0x3b8>  // b.none
    300024d8:	540001a8 	b.hi	3000250c <mce_command_handler+0x154>  // b.pmore
    300024dc:	f1003e7f 	cmp	x19, #0xf
    300024e0:	54fffb01 	b.ne	30002440 <mce_command_handler+0x88>  // b.any
    300024e4:	f9403441 	ldr	x1, [x2, #104]
    300024e8:	d63f0020 	blr	x1
    300024ec:	2a0003f3 	mov	w19, w0
    300024f0:	36f80640 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    300024f4:	2a0003e2 	mov	w2, w0
    300024f8:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    300024fc:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002500:	912a4c21 	add	x1, x1, #0xa93
    30002504:	9130a400 	add	x0, x0, #0xc29
    30002508:	14000018 	b	30002568 <mce_command_handler+0x1b0>
    3000250c:	f1004a7f 	cmp	x19, #0x12
    30002510:	540013e0 	b.eq	3000278c <mce_command_handler+0x3d4>  // b.none
    30002514:	f103fa7f 	cmp	x19, #0xfe
    30002518:	54fff941 	b.ne	30002440 <mce_command_handler+0x88>  // b.any
    3000251c:	f9401843 	ldr	x3, [x2, #48]
    30002520:	2a1503e1 	mov	w1, w21
    30002524:	b9403ba2 	ldr	w2, [x29, #56]
    30002528:	d63f0060 	blr	x3
    3000252c:	93407c00 	sxtw	x0, w0
    30002530:	aa0003f3 	mov	x19, x0
    30002534:	f9000680 	str	x0, [x20, #8]
    30002538:	14000020 	b	300025b8 <mce_command_handler+0x200>
    3000253c:	f9400043 	ldr	x3, [x2]
    30002540:	2a1503e1 	mov	w1, w21
    30002544:	b9403ba2 	ldr	w2, [x29, #56]
    30002548:	d63f0060 	blr	x3
    3000254c:	2a0003f3 	mov	w19, w0
    30002550:	36f80340 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    30002554:	2a0003e2 	mov	w2, w0
    30002558:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    3000255c:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002560:	912a4c21 	add	x1, x1, #0xa93
    30002564:	912b9000 	add	x0, x0, #0xae4
    30002568:	9400136f 	bl	30007324 <tf_printf>
    3000256c:	14000013 	b	300025b8 <mce_command_handler+0x200>
    30002570:	f9400447 	ldr	x7, [x2, #8]
    30002574:	2a1603e3 	mov	w3, w22
    30002578:	3940c286 	ldrb	w6, [x20, #48]
    3000257c:	2a1503e1 	mov	w1, w21
    30002580:	39408284 	ldrb	w4, [x20, #32]
    30002584:	b9402a85 	ldr	w5, [x20, #40]
    30002588:	b9403ba2 	ldr	w2, [x29, #56]
    3000258c:	d63f00e0 	blr	x7
    30002590:	2a0003f3 	mov	w19, w0
    30002594:	36f800e0 	tbz	w0, #31, 300025b0 <mce_command_handler+0x1f8>
    30002598:	2a0003e2 	mov	w2, w0
    3000259c:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    300025a0:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300025a4:	912a4c21 	add	x1, x1, #0xa93
    300025a8:	912c2800 	add	x0, x0, #0xb0a
    300025ac:	9400135e 	bl	30007324 <tf_printf>
    300025b0:	a9027e9f 	stp	xzr, xzr, [x20, #32]
    300025b4:	f9001a9f 	str	xzr, [x20, #48]
    300025b8:	2a1303e0 	mov	w0, w19
    300025bc:	a94153f3 	ldp	x19, x20, [sp, #16]
    300025c0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300025c4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    300025c8:	d65f03c0 	ret
    300025cc:	f9400843 	ldr	x3, [x2, #16]
    300025d0:	2a1503e1 	mov	w1, w21
    300025d4:	b9403ba2 	ldr	w2, [x29, #56]
    300025d8:	d63f0060 	blr	x3
    300025dc:	2a0003f3 	mov	w19, w0
    300025e0:	36fffec0 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    300025e4:	2a0003e2 	mov	w2, w0
    300025e8:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    300025ec:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300025f0:	912a4c21 	add	x1, x1, #0xa93
    300025f4:	912cd800 	add	x0, x0, #0xb36
    300025f8:	17ffffdc 	b	30002568 <mce_command_handler+0x1b0>
    300025fc:	f9400c42 	ldr	x2, [x2, #24]
    30002600:	2a1503e1 	mov	w1, w21
    30002604:	d63f0040 	blr	x2
    30002608:	f9000680 	str	x0, [x20, #8]
    3000260c:	f9000a80 	str	x0, [x20, #16]
    30002610:	52800013 	mov	w19, #0x0                   	// #0
    30002614:	17ffffe9 	b	300025b8 <mce_command_handler+0x200>
    30002618:	f9401043 	ldr	x3, [x2, #32]
    3000261c:	2a1503e1 	mov	w1, w21
    30002620:	b9403ba2 	ldr	w2, [x29, #56]
    30002624:	d63f0060 	blr	x3
    30002628:	2a0003f3 	mov	w19, w0
    3000262c:	36fffc60 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    30002630:	2a0003e2 	mov	w2, w0
    30002634:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002638:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000263c:	912a4c21 	add	x1, x1, #0xa93
    30002640:	912d9400 	add	x0, x0, #0xb65
    30002644:	17ffffc9 	b	30002568 <mce_command_handler+0x1b0>
    30002648:	f9401c43 	ldr	x3, [x2, #56]
    3000264c:	2a1503e1 	mov	w1, w21
    30002650:	b9403ba2 	ldr	w2, [x29, #56]
    30002654:	d63f0060 	blr	x3
    30002658:	93407c00 	sxtw	x0, w0
    3000265c:	aa0003f3 	mov	x19, x0
    30002660:	f9000680 	str	x0, [x20, #8]
    30002664:	f9000e80 	str	x0, [x20, #24]
    30002668:	17ffffd4 	b	300025b8 <mce_command_handler+0x200>
    3000266c:	f9402042 	ldr	x2, [x2, #64]
    30002670:	2a1503e1 	mov	w1, w21
    30002674:	d63f0040 	blr	x2
    30002678:	2a0003f3 	mov	w19, w0
    3000267c:	36fff9e0 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    30002680:	2a0003e2 	mov	w2, w0
    30002684:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002688:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000268c:	912a4c21 	add	x1, x1, #0xa93
    30002690:	912e4400 	add	x0, x0, #0xb91
    30002694:	17ffffb5 	b	30002568 <mce_command_handler+0x1b0>
    30002698:	f9402444 	ldr	x4, [x2, #72]
    3000269c:	2a1603e3 	mov	w3, w22
    300026a0:	b9403ba2 	ldr	w2, [x29, #56]
    300026a4:	2a1503e1 	mov	w1, w21
    300026a8:	d63f0080 	blr	x4
    300026ac:	2a0003f3 	mov	w19, w0
    300026b0:	36fff840 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    300026b4:	2a0003e2 	mov	w2, w0
    300026b8:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    300026bc:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300026c0:	912a4c21 	add	x1, x1, #0xa93
    300026c4:	912ed800 	add	x0, x0, #0xbb6
    300026c8:	17ffffa8 	b	30002568 <mce_command_handler+0x1b0>
    300026cc:	f9401443 	ldr	x3, [x2, #40]
    300026d0:	52800021 	mov	w1, #0x1                   	// #1
    300026d4:	2a1503e2 	mov	w2, w21
    300026d8:	d63f0060 	blr	x3
    300026dc:	f9000680 	str	x0, [x20, #8]
    300026e0:	d360fc00 	lsr	x0, x0, #32
    300026e4:	17ffffca 	b	3000260c <mce_command_handler+0x254>
    300026e8:	f9401443 	ldr	x3, [x2, #40]
    300026ec:	52800041 	mov	w1, #0x2                   	// #2
    300026f0:	2a1503e2 	mov	w2, w21
    300026f4:	d63f0060 	blr	x3
    300026f8:	f9000680 	str	x0, [x20, #8]
    300026fc:	17ffffc5 	b	30002610 <mce_command_handler+0x258>
    30002700:	f9403041 	ldr	x1, [x2, #96]
    30002704:	d63f0020 	blr	x1
    30002708:	2a0003f3 	mov	w19, w0
    3000270c:	36fff560 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    30002710:	2a0003e2 	mov	w2, w0
    30002714:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002718:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000271c:	912a4c21 	add	x1, x1, #0xa93
    30002720:	912f6000 	add	x0, x0, #0xbd8
    30002724:	17ffff91 	b	30002568 <mce_command_handler+0x1b0>
    30002728:	f9402c41 	ldr	x1, [x2, #88]
    3000272c:	d63f0020 	blr	x1
    30002730:	2a0003f3 	mov	w19, w0
    30002734:	36fff420 	tbz	w0, #31, 300025b8 <mce_command_handler+0x200>
    30002738:	2a0003e2 	mov	w2, w0
    3000273c:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002740:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002744:	912a4c21 	add	x1, x1, #0xa93
    30002748:	91301000 	add	x0, x0, #0xc04
    3000274c:	17ffff87 	b	30002568 <mce_command_handler+0x1b0>
    30002750:	f9403843 	ldr	x3, [x2, #112]
    30002754:	aa1503e1 	mov	x1, x21
    30002758:	9100e3a2 	add	x2, x29, #0x38
    3000275c:	d63f0060 	blr	x3
    30002760:	f9401fa1 	ldr	x1, [x29, #56]
    30002764:	a9008680 	stp	x0, x1, [x20, #8]
    30002768:	f9000e80 	str	x0, [x20, #24]
    3000276c:	17ffffa9 	b	30002610 <mce_command_handler+0x258>
    30002770:	f9404443 	ldr	x3, [x2, #136]
    30002774:	aa1503e1 	mov	x1, x21
    30002778:	9100e3a2 	add	x2, x29, #0x38
    3000277c:	d63f0060 	blr	x3
    30002780:	2a0003f3 	mov	w19, w0
    30002784:	f9401fa0 	ldr	x0, [x29, #56]
    30002788:	17ffff6b 	b	30002534 <mce_command_handler+0x17c>
    3000278c:	f9404843 	ldr	x3, [x2, #144]
    30002790:	2a1503e1 	mov	w1, w21
    30002794:	b9403ba2 	ldr	w2, [x29, #56]
    30002798:	d63f0060 	blr	x3
    3000279c:	17ffff9d 	b	30002610 <mce_command_handler+0x258>

00000000300027a0 <mce_update_reset_vector>:
    300027a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300027a4:	910003fd 	mov	x29, sp
    300027a8:	97fffeed 	bl	3000235c <mce_get_curr_cpu_ops>
    300027ac:	f9402802 	ldr	x2, [x0, #80]
    300027b0:	97fffedf 	bl	3000232c <mce_get_curr_cpu_ari_base>
    300027b4:	d63f0040 	blr	x2
    300027b8:	52800000 	mov	w0, #0x0                   	// #0
    300027bc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300027c0:	d65f03c0 	ret

00000000300027c4 <mce_update_gsc_videomem>:
    300027c4:	52800460 	mov	w0, #0x23                  	// #35
    300027c8:	17fffef1 	b	3000238c <mce_update_ccplex_gsc>

00000000300027cc <mce_update_gsc_tzdram>:
    300027cc:	52800440 	mov	w0, #0x22                  	// #34
    300027d0:	17fffeef 	b	3000238c <mce_update_ccplex_gsc>

00000000300027d4 <mce_update_gsc_tzram>:
    300027d4:	52800160 	mov	w0, #0xb                   	// #11
    300027d8:	17fffeed 	b	3000238c <mce_update_ccplex_gsc>

00000000300027dc <mce_enter_ccplex_state>:
    300027dc:	2a0003e2 	mov	w2, w0
    300027e0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300027e4:	910003fd 	mov	x29, sp
    300027e8:	97fffedd 	bl	3000235c <mce_get_curr_cpu_ops>
    300027ec:	7100045f 	cmp	w2, #0x1
    300027f0:	54000049 	b.ls	300027f8 <mce_enter_ccplex_state+0x1c>  // b.plast
    300027f4:	94002480 	bl	3000b9f4 <do_panic>
    300027f8:	f9404003 	ldr	x3, [x0, #128]
    300027fc:	97fffecc 	bl	3000232c <mce_get_curr_cpu_ari_base>
    30002800:	2a0203e1 	mov	w1, w2
    30002804:	d63f0060 	blr	x3
    30002808:	14000000 	b	30002808 <mce_enter_ccplex_state+0x2c>

000000003000280c <mce_update_cstate_info>:
    3000280c:	aa0003e7 	mov	x7, x0
    30002810:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002814:	910003fd 	mov	x29, sp
    30002818:	97fffed1 	bl	3000235c <mce_get_curr_cpu_ops>
    3000281c:	f9400408 	ldr	x8, [x0, #8]
    30002820:	97fffec3 	bl	3000232c <mce_get_curr_cpu_ari_base>
    30002824:	394050e6 	ldrb	w6, [x7, #20]
    30002828:	394030e4 	ldrb	w4, [x7, #12]
    3000282c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002830:	294008e1 	ldp	w1, w2, [x7]
    30002834:	b94008e3 	ldr	w3, [x7, #8]
    30002838:	b94010e5 	ldr	w5, [x7, #16]
    3000283c:	d61f0100 	br	x8

0000000030002840 <mce_verify_firmware_version>:
    30002840:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002844:	910003fd 	mov	x29, sp
    30002848:	97fff885 	bl	30000a5c <tegra_platform_is_linsim>
    3000284c:	72001c1f 	tst	w0, #0xff
    30002850:	540002c1 	b.ne	300028a8 <mce_verify_firmware_version+0x68>  // b.any
    30002854:	97fff891 	bl	30000a98 <tegra_platform_is_virt_dev_kit>
    30002858:	72001c1f 	tst	w0, #0xff
    3000285c:	54000261 	b.ne	300028a8 <mce_verify_firmware_version+0x68>  // b.any
    30002860:	97fffebf 	bl	3000235c <mce_get_curr_cpu_ops>
    30002864:	aa0003e2 	mov	x2, x0
    30002868:	97fffeb1 	bl	3000232c <mce_get_curr_cpu_ari_base>
    3000286c:	f9401443 	ldr	x3, [x2, #40]
    30002870:	52800021 	mov	w1, #0x1                   	// #1
    30002874:	52800002 	mov	w2, #0x0                   	// #0
    30002878:	d63f0060 	blr	x3
    3000287c:	d360fc01 	lsr	x1, x0, #32
    30002880:	71000c1f 	cmp	w0, #0x3
    30002884:	540000a0 	b.eq	30002898 <mce_verify_firmware_version+0x58>  // b.none
    30002888:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000288c:	9131c800 	add	x0, x0, #0xc72
    30002890:	940012a5 	bl	30007324 <tf_printf>
    30002894:	94002458 	bl	3000b9f4 <do_panic>
    30002898:	b5000081 	cbnz	x1, 300028a8 <mce_verify_firmware_version+0x68>
    3000289c:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    300028a0:	91325c00 	add	x0, x0, #0xc97
    300028a4:	17fffffb 	b	30002890 <mce_verify_firmware_version+0x50>
    300028a8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300028ac:	d65f03c0 	ret

00000000300028b0 <ari_clobber_response>:
    300028b0:	2a0003e0 	mov	w0, w0
    300028b4:	b900141f 	str	wzr, [x0, #20]
    300028b8:	b900181f 	str	wzr, [x0, #24]
    300028bc:	d65f03c0 	ret

00000000300028c0 <ari_request_wait.constprop.1>:
    300028c0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300028c4:	7101683f 	cmp	w1, #0x5a
    300028c8:	7a410842 	ccmp	w2, #0x1, #0x2, eq  // eq = none
    300028cc:	910003fd 	mov	x29, sp
    300028d0:	a90153f3 	stp	x19, x20, [sp, #16]
    300028d4:	2a0003f4 	mov	w20, w0
    300028d8:	f90013f5 	str	x21, [sp, #32]
    300028dc:	32180020 	orr	w0, w1, #0x100
    300028e0:	b9000e82 	str	w2, [x20, #12]
    300028e4:	b9001283 	str	w3, [x20, #16]
    300028e8:	b900069f 	str	wzr, [x20, #4]
    300028ec:	b9000280 	str	w0, [x20]
    300028f0:	540002e9 	b.ls	3000294c <ari_request_wait.constprop.1+0x8c>  // b.plast
    300028f4:	52909015 	mov	w21, #0x8480                	// #33920
    300028f8:	2a0103f3 	mov	w19, w1
    300028fc:	72a003d5 	movk	w21, #0x1e, lsl #16
    30002900:	b9400a80 	ldr	w0, [x20, #8]
    30002904:	f240041f 	tst	x0, #0x3
    30002908:	54000220 	b.eq	3000294c <ari_request_wait.constprop.1+0x8c>  // b.none
    3000290c:	52800020 	mov	w0, #0x1                   	// #1
    30002910:	97fff615 	bl	30000164 <udelay>
    30002914:	710006b5 	subs	w21, w21, #0x1
    30002918:	54ffff41 	b.ne	30002900 <ari_request_wait.constprop.1+0x40>  // b.any
    3000291c:	940017f1 	bl	300088e0 <plat_my_core_pos>
    30002920:	2a0003e2 	mov	w2, w0
    30002924:	2a1303e1 	mov	w1, w19
    30002928:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000292c:	91376000 	add	x0, x0, #0xdd8
    30002930:	9400127d 	bl	30007324 <tf_printf>
    30002934:	90000062 	adrp	x2, 3000e000 <__TEXT_END__>
    30002938:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    3000293c:	91382842 	add	x2, x2, #0xe0a
    30002940:	52800fe1 	mov	w1, #0x7f                  	// #127
    30002944:	91386000 	add	x0, x0, #0xe18
    30002948:	94001341 	bl	3000764c <__assert>
    3000294c:	52800000 	mov	w0, #0x0                   	// #0
    30002950:	f94013f5 	ldr	x21, [sp, #32]
    30002954:	a94153f3 	ldp	x19, x20, [sp, #16]
    30002958:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3000295c:	d65f03c0 	ret

0000000030002960 <ari_enter_cstate>:
    30002960:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002964:	51001824 	sub	w4, w1, #0x6
    30002968:	7100049f 	cmp	w4, #0x1
    3000296c:	910003fd 	mov	x29, sp
    30002970:	7a418820 	ccmp	w1, #0x1, #0x0, hi  // hi = pmore
    30002974:	54000149 	b.ls	3000299c <ari_enter_cstate+0x3c>  // b.plast
    30002978:	2a0103e2 	mov	w2, w1
    3000297c:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002980:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002984:	91344c00 	add	x0, x0, #0xd13
    30002988:	9132f021 	add	x1, x1, #0xcbc
    3000298c:	94001266 	bl	30007324 <tf_printf>
    30002990:	528002c0 	mov	w0, #0x16                  	// #22
    30002994:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002998:	d65f03c0 	ret
    3000299c:	2a0003e3 	mov	w3, w0
    300029a0:	97ffffc4 	bl	300028b0 <ari_clobber_response>
    300029a4:	2a0303e0 	mov	w0, w3
    300029a8:	b9000c01 	str	w1, [x0, #12]
    300029ac:	52801001 	mov	w1, #0x80                  	// #128
    300029b0:	b9001002 	str	w2, [x0, #16]
    300029b4:	b9000401 	str	w1, [x0, #4]
    300029b8:	52802a01 	mov	w1, #0x150                 	// #336
    300029bc:	b9000001 	str	w1, [x0]
    300029c0:	52800000 	mov	w0, #0x0                   	// #0
    300029c4:	17fffff4 	b	30002994 <ari_enter_cstate+0x34>

00000000300029c8 <ari_update_cstate_info>:
    300029c8:	2a0003e7 	mov	w7, w0
    300029cc:	12001c84 	and	w4, w4, #0xff
    300029d0:	12001cc6 	and	w6, w6, #0xff
    300029d4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300029d8:	910003fd 	mov	x29, sp
    300029dc:	97ffffb5 	bl	300028b0 <ari_clobber_response>
    300029e0:	92400820 	and	x0, x1, #0x7
    300029e4:	b2790000 	orr	x0, x0, #0x80
    300029e8:	7100003f 	cmp	w1, #0x0
    300029ec:	9a9f1000 	csel	x0, x0, xzr, ne  // ne = any
    300029f0:	34000082 	cbz	w2, 30002a00 <ari_update_cstate_info+0x38>
    300029f4:	d3780442 	ubfiz	x2, x2, #8, #2
    300029f8:	b2710042 	orr	x2, x2, #0x8000
    300029fc:	aa020000 	orr	x0, x0, x2
    30002a00:	340000c3 	cbz	w3, 30002a18 <ari_update_cstate_info+0x50>
    30002a04:	d3700c62 	ubfiz	x2, x3, #16, #4
    30002a08:	d36a1c84 	ubfiz	x4, x4, #22, #8
    30002a0c:	aa000040 	orr	x0, x2, x0
    30002a10:	b2690084 	orr	x4, x4, #0x800000
    30002a14:	aa000080 	orr	x0, x4, x0
    30002a18:	34000046 	cbz	w6, 30002a20 <ari_update_cstate_info+0x58>
    30002a1c:	b2610000 	orr	x0, x0, #0x80000000
    30002a20:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002a24:	2a0003e2 	mov	w2, w0
    30002a28:	2a0503e3 	mov	w3, w5
    30002a2c:	52800a21 	mov	w1, #0x51                  	// #81
    30002a30:	2a0703e0 	mov	w0, w7
    30002a34:	17ffffa3 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002a38 <ari_update_crossover_time>:
    30002a38:	51000423 	sub	w3, w1, #0x1
    30002a3c:	71001c7f 	cmp	w3, #0x7
    30002a40:	54000168 	b.hi	30002a6c <ari_update_crossover_time+0x34>  // b.pmore
    30002a44:	2a0003e4 	mov	w4, w0
    30002a48:	2a0203e3 	mov	w3, w2
    30002a4c:	2a0103e2 	mov	w2, w1
    30002a50:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002a54:	910003fd 	mov	x29, sp
    30002a58:	97ffff96 	bl	300028b0 <ari_clobber_response>
    30002a5c:	2a0403e0 	mov	w0, w4
    30002a60:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002a64:	52800b81 	mov	w1, #0x5c                  	// #92
    30002a68:	17ffff96 	b	300028c0 <ari_request_wait.constprop.1>
    30002a6c:	528002c0 	mov	w0, #0x16                  	// #22
    30002a70:	d65f03c0 	ret

0000000030002a74 <ari_read_cstate_stats>:
    30002a74:	350000e1 	cbnz	w1, 30002a90 <ari_read_cstate_stats+0x1c>
    30002a78:	d28002c0 	mov	x0, #0x16                  	// #22
    30002a7c:	d65f03c0 	ret
    30002a80:	d28002c0 	mov	x0, #0x16                  	// #22
    30002a84:	f9400bf3 	ldr	x19, [sp, #16]
    30002a88:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002a8c:	d65f03c0 	ret
    30002a90:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30002a94:	2a0103e2 	mov	w2, w1
    30002a98:	910003fd 	mov	x29, sp
    30002a9c:	f9000bf3 	str	x19, [sp, #16]
    30002aa0:	2a0003f3 	mov	w19, w0
    30002aa4:	97ffff83 	bl	300028b0 <ari_clobber_response>
    30002aa8:	52800003 	mov	w3, #0x0                   	// #0
    30002aac:	52800ba1 	mov	w1, #0x5d                  	// #93
    30002ab0:	2a1303e0 	mov	w0, w19
    30002ab4:	97ffff83 	bl	300028c0 <ari_request_wait.constprop.1>
    30002ab8:	35fffe40 	cbnz	w0, 30002a80 <ari_read_cstate_stats+0xc>
    30002abc:	b9401660 	ldr	w0, [x19, #20]
    30002ac0:	2a0003e0 	mov	w0, w0
    30002ac4:	17fffff0 	b	30002a84 <ari_read_cstate_stats+0x10>

0000000030002ac8 <ari_write_cstate_stats>:
    30002ac8:	2a0003e4 	mov	w4, w0
    30002acc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002ad0:	910003fd 	mov	x29, sp
    30002ad4:	97ffff77 	bl	300028b0 <ari_clobber_response>
    30002ad8:	2a0203e3 	mov	w3, w2
    30002adc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002ae0:	2a0103e2 	mov	w2, w1
    30002ae4:	2a0403e0 	mov	w0, w4
    30002ae8:	52800bc1 	mov	w1, #0x5e                  	// #94
    30002aec:	17ffff75 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002af0 <ari_enumeration_misc>:
    30002af0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30002af4:	910003fd 	mov	x29, sp
    30002af8:	f9000bf3 	str	x19, [sp, #16]
    30002afc:	2a0003f3 	mov	w19, w0
    30002b00:	97ffff6c 	bl	300028b0 <ari_clobber_response>
    30002b04:	7100003f 	cmp	w1, #0x0
    30002b08:	1a9f0043 	csel	w3, w2, wzr, eq  // eq = none
    30002b0c:	2a1303e0 	mov	w0, w19
    30002b10:	2a0103e2 	mov	w2, w1
    30002b14:	52800001 	mov	w1, #0x0                   	// #0
    30002b18:	97ffff6a 	bl	300028c0 <ari_request_wait.constprop.1>
    30002b1c:	340000a0 	cbz	w0, 30002b30 <ari_enumeration_misc+0x40>
    30002b20:	93407c00 	sxtw	x0, w0
    30002b24:	f9400bf3 	ldr	x19, [sp, #16]
    30002b28:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002b2c:	d65f03c0 	ret
    30002b30:	b9401660 	ldr	w0, [x19, #20]
    30002b34:	2a0003e1 	mov	w1, w0
    30002b38:	b9401a60 	ldr	w0, [x19, #24]
    30002b3c:	aa008020 	orr	x0, x1, x0, lsl #32
    30002b40:	17fffff9 	b	30002b24 <ari_enumeration_misc+0x34>

0000000030002b44 <ari_is_ccx_allowed>:
    30002b44:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30002b48:	910003fd 	mov	x29, sp
    30002b4c:	f9000bf3 	str	x19, [sp, #16]
    30002b50:	2a0003f3 	mov	w19, w0
    30002b54:	97ffff57 	bl	300028b0 <ari_clobber_response>
    30002b58:	2a0203e3 	mov	w3, w2
    30002b5c:	2a1303e0 	mov	w0, w19
    30002b60:	12000822 	and	w2, w1, #0x7
    30002b64:	52800541 	mov	w1, #0x2a                  	// #42
    30002b68:	97ffff56 	bl	300028c0 <ari_request_wait.constprop.1>
    30002b6c:	34000160 	cbz	w0, 30002b98 <ari_is_ccx_allowed+0x54>
    30002b70:	2a0003e2 	mov	w2, w0
    30002b74:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002b78:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002b7c:	91333421 	add	x1, x1, #0xccd
    30002b80:	9134d400 	add	x0, x0, #0xd35
    30002b84:	940011e8 	bl	30007324 <tf_printf>
    30002b88:	52800000 	mov	w0, #0x0                   	// #0
    30002b8c:	f9400bf3 	ldr	x19, [sp, #16]
    30002b90:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002b94:	d65f03c0 	ret
    30002b98:	b9401660 	ldr	w0, [x19, #20]
    30002b9c:	12000000 	and	w0, w0, #0x1
    30002ba0:	17fffffb 	b	30002b8c <ari_is_ccx_allowed+0x48>

0000000030002ba4 <ari_is_sc7_allowed>:
    30002ba4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30002ba8:	51001823 	sub	w3, w1, #0x6
    30002bac:	7100047f 	cmp	w3, #0x1
    30002bb0:	910003fd 	mov	x29, sp
    30002bb4:	f9000bf3 	str	x19, [sp, #16]
    30002bb8:	7a418820 	ccmp	w1, #0x1, #0x0, hi  // hi = pmore
    30002bbc:	54000169 	b.ls	30002be8 <ari_is_sc7_allowed+0x44>  // b.plast
    30002bc0:	2a0103e2 	mov	w2, w1
    30002bc4:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002bc8:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002bcc:	91344c00 	add	x0, x0, #0xd13
    30002bd0:	91338021 	add	x1, x1, #0xce0
    30002bd4:	940011d4 	bl	30007324 <tf_printf>
    30002bd8:	528002c0 	mov	w0, #0x16                  	// #22
    30002bdc:	f9400bf3 	ldr	x19, [sp, #16]
    30002be0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002be4:	d65f03c0 	ret
    30002be8:	2a0003f3 	mov	w19, w0
    30002bec:	97ffff31 	bl	300028b0 <ari_clobber_response>
    30002bf0:	2a1303e0 	mov	w0, w19
    30002bf4:	2a0203e3 	mov	w3, w2
    30002bf8:	2a0103e2 	mov	w2, w1
    30002bfc:	52800a41 	mov	w1, #0x52                  	// #82
    30002c00:	97ffff30 	bl	300028c0 <ari_request_wait.constprop.1>
    30002c04:	34000120 	cbz	w0, 30002c28 <ari_is_sc7_allowed+0x84>
    30002c08:	2a0003e2 	mov	w2, w0
    30002c0c:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002c10:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002c14:	91338021 	add	x1, x1, #0xce0
    30002c18:	9134d400 	add	x0, x0, #0xd35
    30002c1c:	940011c2 	bl	30007324 <tf_printf>
    30002c20:	52800000 	mov	w0, #0x0                   	// #0
    30002c24:	17ffffee 	b	30002bdc <ari_is_sc7_allowed+0x38>
    30002c28:	b9401660 	ldr	w0, [x19, #20]
    30002c2c:	7100001f 	cmp	w0, #0x0
    30002c30:	1a9f07e0 	cset	w0, ne  // ne = any
    30002c34:	17ffffea 	b	30002bdc <ari_is_sc7_allowed+0x38>

0000000030002c38 <ari_online_core>:
    30002c38:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002c3c:	2a0003e4 	mov	w4, w0
    30002c40:	2a0103e2 	mov	w2, w1
    30002c44:	910003fd 	mov	x29, sp
    30002c48:	d53800a0 	mrs	x0, mpidr_el1
    30002c4c:	92401c03 	and	x3, x0, #0xff
    30002c50:	d53800a0 	mrs	x0, mpidr_el1
    30002c54:	d5380001 	mrs	x1, midr_el1
    30002c58:	d348fc00 	lsr	x0, x0, #8
    30002c5c:	71001c5f 	cmp	w2, #0x7
    30002c60:	d37e1c00 	ubfiz	x0, x0, #2, #8
    30002c64:	aa030000 	orr	x0, x0, x3
    30002c68:	54000068 	b.hi	30002c74 <ari_online_core+0x3c>  // b.pmore
    30002c6c:	eb22401f 	cmp	x0, w2, uxtw
    30002c70:	54000121 	b.ne	30002c94 <ari_online_core+0x5c>  // b.any
    30002c74:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002c78:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002c7c:	9133cc21 	add	x1, x1, #0xcf3
    30002c80:	9135c400 	add	x0, x0, #0xd71
    30002c84:	940011a8 	bl	30007324 <tf_printf>
    30002c88:	528002c0 	mov	w0, #0x16                  	// #22
    30002c8c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002c90:	d65f03c0 	ret
    30002c94:	53187c20 	lsr	w0, w1, #24
    30002c98:	f101381f 	cmp	x0, #0x4e
    30002c9c:	54000121 	b.ne	30002cc0 <ari_online_core+0x88>  // b.any
    30002ca0:	51000840 	sub	w0, w2, #0x2
    30002ca4:	7100041f 	cmp	w0, #0x1
    30002ca8:	540000c8 	b.hi	30002cc0 <ari_online_core+0x88>  // b.pmore
    30002cac:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002cb0:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002cb4:	9133cc21 	add	x1, x1, #0xcf3
    30002cb8:	91366000 	add	x0, x0, #0xd98
    30002cbc:	17fffff2 	b	30002c84 <ari_online_core+0x4c>
    30002cc0:	2a0403e0 	mov	w0, w4
    30002cc4:	97fffefb 	bl	300028b0 <ari_clobber_response>
    30002cc8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002ccc:	52800003 	mov	w3, #0x0                   	// #0
    30002cd0:	52800081 	mov	w1, #0x4                   	// #4
    30002cd4:	2a0403e0 	mov	w0, w4
    30002cd8:	17fffefa 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002cdc <ari_cc3_ctrl>:
    30002cdc:	2a0003e4 	mov	w4, w0
    30002ce0:	12001c63 	and	w3, w3, #0xff
    30002ce4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002ce8:	910003fd 	mov	x29, sp
    30002cec:	97fffef1 	bl	300028b0 <ari_clobber_response>
    30002cf0:	7100007f 	cmp	w3, #0x0
    30002cf4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002cf8:	12002021 	and	w1, w1, #0x1ff
    30002cfc:	53101842 	ubfiz	w2, w2, #16, #7
    30002d00:	52b00000 	mov	w0, #0x80000000            	// #-2147483648
    30002d04:	2a010042 	orr	w2, w2, w1
    30002d08:	1a9f1000 	csel	w0, w0, wzr, ne  // ne = any
    30002d0c:	2a000042 	orr	w2, w2, w0
    30002d10:	52800003 	mov	w3, #0x0                   	// #0
    30002d14:	52800561 	mov	w1, #0x2b                  	// #43
    30002d18:	2a0403e0 	mov	w0, w4
    30002d1c:	17fffee9 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002d20 <ari_reset_vector_update>:
    30002d20:	2a0003e4 	mov	w4, w0
    30002d24:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002d28:	910003fd 	mov	x29, sp
    30002d2c:	97fffee1 	bl	300028b0 <ari_clobber_response>
    30002d30:	2a0403e0 	mov	w0, w4
    30002d34:	52800003 	mov	w3, #0x0                   	// #0
    30002d38:	52800002 	mov	w2, #0x0                   	// #0
    30002d3c:	52800be1 	mov	w1, #0x5f                  	// #95
    30002d40:	97fffee0 	bl	300028c0 <ari_request_wait.constprop.1>
    30002d44:	52800000 	mov	w0, #0x0                   	// #0
    30002d48:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002d4c:	d65f03c0 	ret

0000000030002d50 <ari_roc_flush_cache_trbits>:
    30002d50:	2a0003e4 	mov	w4, w0
    30002d54:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002d58:	910003fd 	mov	x29, sp
    30002d5c:	97fffed5 	bl	300028b0 <ari_clobber_response>
    30002d60:	2a0403e0 	mov	w0, w4
    30002d64:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002d68:	52800003 	mov	w3, #0x0                   	// #0
    30002d6c:	52800002 	mov	w2, #0x0                   	// #0
    30002d70:	52800b21 	mov	w1, #0x59                  	// #89
    30002d74:	17fffed3 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002d78 <ari_roc_flush_cache>:
    30002d78:	2a0003e4 	mov	w4, w0
    30002d7c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002d80:	910003fd 	mov	x29, sp
    30002d84:	97fffecb 	bl	300028b0 <ari_clobber_response>
    30002d88:	2a0403e0 	mov	w0, w4
    30002d8c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002d90:	52800003 	mov	w3, #0x0                   	// #0
    30002d94:	52800002 	mov	w2, #0x0                   	// #0
    30002d98:	52800b01 	mov	w1, #0x58                  	// #88
    30002d9c:	17fffec9 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002da0 <ari_roc_clean_cache>:
    30002da0:	2a0003e4 	mov	w4, w0
    30002da4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002da8:	910003fd 	mov	x29, sp
    30002dac:	97fffec1 	bl	300028b0 <ari_clobber_response>
    30002db0:	2a0403e0 	mov	w0, w4
    30002db4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002db8:	52800003 	mov	w3, #0x0                   	// #0
    30002dbc:	52800002 	mov	w2, #0x0                   	// #0
    30002dc0:	52800c01 	mov	w1, #0x60                  	// #96
    30002dc4:	17fffebf 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002dc8 <ari_read_write_mca>:
    30002dc8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30002dcc:	910003fd 	mov	x29, sp
    30002dd0:	a90153f3 	stp	x19, x20, [sp, #16]
    30002dd4:	aa0203f4 	mov	x20, x2
    30002dd8:	b4000242 	cbz	x2, 30002e20 <ari_read_write_mca+0x58>
    30002ddc:	f9400042 	ldr	x2, [x2]
    30002de0:	2a0003f3 	mov	w19, w0
    30002de4:	d360fc43 	lsr	x3, x2, #32
    30002de8:	b9001661 	str	w1, [x19, #20]
    30002dec:	d360fc21 	lsr	x1, x1, #32
    30002df0:	b9001a61 	str	w1, [x19, #24]
    30002df4:	52800b61 	mov	w1, #0x5b                  	// #91
    30002df8:	97fffeb2 	bl	300028c0 <ari_request_wait.constprop.1>
    30002dfc:	35000220 	cbnz	w0, 30002e40 <ari_read_write_mca+0x78>
    30002e00:	b9401660 	ldr	w0, [x19, #20]
    30002e04:	b9401a61 	ldr	w1, [x19, #24]
    30002e08:	6b4163ff 	negs	wzr, w1, lsr #24
    30002e0c:	540000e1 	b.ne	30002e28 <ari_read_write_mca+0x60>  // b.any
    30002e10:	92401c00 	and	x0, x0, #0xff
    30002e14:	a94153f3 	ldp	x19, x20, [sp, #16]
    30002e18:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002e1c:	d65f03c0 	ret
    30002e20:	d2800002 	mov	x2, #0x0                   	// #0
    30002e24:	17ffffef 	b	30002de0 <ari_read_write_mca+0x18>
    30002e28:	b40000d4 	cbz	x20, 30002e40 <ari_read_write_mca+0x78>
    30002e2c:	b9400e61 	ldr	w1, [x19, #12]
    30002e30:	b9401260 	ldr	w0, [x19, #16]
    30002e34:	2a0103e1 	mov	w1, w1
    30002e38:	aa008020 	orr	x0, x1, x0, lsl #32
    30002e3c:	f9000280 	str	x0, [x20]
    30002e40:	d2800000 	mov	x0, #0x0                   	// #0
    30002e44:	17fffff4 	b	30002e14 <ari_read_write_mca+0x4c>

0000000030002e48 <ari_update_ccplex_gsc>:
    30002e48:	71008c3f 	cmp	w1, #0x23
    30002e4c:	540001a8 	b.hi	30002e80 <ari_update_ccplex_gsc+0x38>  // b.pmore
    30002e50:	2a0003e4 	mov	w4, w0
    30002e54:	2a0103e2 	mov	w2, w1
    30002e58:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002e5c:	910003fd 	mov	x29, sp
    30002e60:	97fffe94 	bl	300028b0 <ari_clobber_response>
    30002e64:	2a0403e0 	mov	w0, w4
    30002e68:	52800003 	mov	w3, #0x0                   	// #0
    30002e6c:	52800aa1 	mov	w1, #0x55                  	// #85
    30002e70:	97fffe94 	bl	300028c0 <ari_request_wait.constprop.1>
    30002e74:	52800000 	mov	w0, #0x0                   	// #0
    30002e78:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002e7c:	d65f03c0 	ret
    30002e80:	528002c0 	mov	w0, #0x16                  	// #22
    30002e84:	d65f03c0 	ret

0000000030002e88 <ari_enter_ccplex_state>:
    30002e88:	2a0003e4 	mov	w4, w0
    30002e8c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002e90:	910003fd 	mov	x29, sp
    30002e94:	97fffe87 	bl	300028b0 <ari_clobber_response>
    30002e98:	2a0103e2 	mov	w2, w1
    30002e9c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002ea0:	52800003 	mov	w3, #0x0                   	// #0
    30002ea4:	52800b41 	mov	w1, #0x5a                  	// #90
    30002ea8:	2a0403e0 	mov	w0, w4
    30002eac:	17fffe85 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002eb0 <ari_read_write_uncore_perfmon>:
    30002eb0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30002eb4:	910003fd 	mov	x29, sp
    30002eb8:	a90153f3 	stp	x19, x20, [sp, #16]
    30002ebc:	12001c33 	and	w19, w1, #0xff
    30002ec0:	2a0003f4 	mov	w20, w0
    30002ec4:	f90013f5 	str	x21, [sp, #32]
    30002ec8:	97fffe7a 	bl	300028b0 <ari_clobber_response>
    30002ecc:	7100027f 	cmp	w19, #0x0
    30002ed0:	fa400840 	ccmp	x2, #0x0, #0x0, eq  // eq = none
    30002ed4:	54000121 	b.ne	30002ef8 <ari_read_write_uncore_perfmon+0x48>  // b.any
    30002ed8:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002edc:	9136ec00 	add	x0, x0, #0xdbb
    30002ee0:	94001111 	bl	30007324 <tf_printf>
    30002ee4:	528002c0 	mov	w0, #0x16                  	// #22
    30002ee8:	a94153f3 	ldp	x19, x20, [sp, #16]
    30002eec:	f94013f5 	ldr	x21, [sp, #32]
    30002ef0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30002ef4:	d65f03c0 	ret
    30002ef8:	aa0203f5 	mov	x21, x2
    30002efc:	7100067f 	cmp	w19, #0x1
    30002f00:	54000201 	b.ne	30002f40 <ari_read_write_uncore_perfmon+0x90>  // b.any
    30002f04:	b9400042 	ldr	w2, [x2]
    30002f08:	2a0103e3 	mov	w3, w1
    30002f0c:	2a1403e0 	mov	w0, w20
    30002f10:	52800a81 	mov	w1, #0x54                  	// #84
    30002f14:	97fffe6b 	bl	300028c0 <ari_request_wait.constprop.1>
    30002f18:	35fffe80 	cbnz	w0, 30002ee8 <ari_read_write_uncore_perfmon+0x38>
    30002f1c:	b9401a80 	ldr	w0, [x20, #24]
    30002f20:	2a000273 	orr	w19, w19, w0
    30002f24:	12001e73 	and	w19, w19, #0xff
    30002f28:	35000093 	cbnz	w19, 30002f38 <ari_read_write_uncore_perfmon+0x88>
    30002f2c:	b9401681 	ldr	w1, [x20, #20]
    30002f30:	2a0103e1 	mov	w1, w1
    30002f34:	f90002a1 	str	x1, [x21]
    30002f38:	12001c00 	and	w0, w0, #0xff
    30002f3c:	17ffffeb 	b	30002ee8 <ari_read_write_uncore_perfmon+0x38>
    30002f40:	52800002 	mov	w2, #0x0                   	// #0
    30002f44:	17fffff1 	b	30002f08 <ari_read_write_uncore_perfmon+0x58>

0000000030002f48 <ari_misc_ccplex>:
    30002f48:	71000c3f 	cmp	w1, #0x3
    30002f4c:	54000088 	b.hi	30002f5c <ari_misc_ccplex+0x14>  // b.pmore
    30002f50:	7100083f 	cmp	w1, #0x2
    30002f54:	7a410840 	ccmp	w2, #0x1, #0x0, eq  // eq = none
    30002f58:	540000c9 	b.ls	30002f70 <ari_misc_ccplex+0x28>  // b.plast
    30002f5c:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002f60:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002f64:	91340c21 	add	x1, x1, #0xd03
    30002f68:	91353c00 	add	x0, x0, #0xd4f
    30002f6c:	140010ee 	b	30007324 <tf_printf>
    30002f70:	2a0003e4 	mov	w4, w0
    30002f74:	2a0203e3 	mov	w3, w2
    30002f78:	2a0103e2 	mov	w2, w1
    30002f7c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30002f80:	910003fd 	mov	x29, sp
    30002f84:	97fffe4b 	bl	300028b0 <ari_clobber_response>
    30002f88:	2a0403e0 	mov	w0, w4
    30002f8c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30002f90:	52800b41 	mov	w1, #0x5a                  	// #90
    30002f94:	17fffe4b 	b	300028c0 <ari_request_wait.constprop.1>

0000000030002f98 <nvg_enter_cstate>:
    30002f98:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30002f9c:	910003fd 	mov	x29, sp
    30002fa0:	f9000bf3 	str	x19, [sp, #16]
    30002fa4:	2a0103f3 	mov	w19, w1
    30002fa8:	51001a60 	sub	w0, w19, #0x6
    30002fac:	7100041f 	cmp	w0, #0x1
    30002fb0:	7a418a60 	ccmp	w19, #0x1, #0x0, hi  // hi = pmore
    30002fb4:	54000169 	b.ls	30002fe0 <nvg_enter_cstate+0x48>  // b.plast
    30002fb8:	2a1303e2 	mov	w2, w19
    30002fbc:	90000061 	adrp	x1, 3000e000 <__TEXT_END__>
    30002fc0:	90000060 	adrp	x0, 3000e000 <__TEXT_END__>
    30002fc4:	91391421 	add	x1, x1, #0xe45
    30002fc8:	91344c00 	add	x0, x0, #0xd13
    30002fcc:	940010d6 	bl	30007324 <tf_printf>
    30002fd0:	528002c0 	mov	w0, #0x16                  	// #22
    30002fd4:	f9400bf3 	ldr	x19, [sp, #16]
    30002fd8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30002fdc:	d65f03c0 	ret
    30002fe0:	2a0203e1 	mov	w1, w2
    30002fe4:	d2800060 	mov	x0, #0x3                   	// #3
    30002fe8:	940017c7 	bl	30008f04 <nvg_set_request_data>
    30002fec:	d5381020 	mrs	x0, actlr_el1
    30002ff0:	927cec00 	and	x0, x0, #0xfffffffffffffff0
    30002ff4:	aa130013 	orr	x19, x0, x19
    30002ff8:	d5181033 	msr	actlr_el1, x19
    30002ffc:	52800000 	mov	w0, #0x0                   	// #0
    30003000:	17fffff5 	b	30002fd4 <nvg_enter_cstate+0x3c>

0000000030003004 <nvg_update_cstate_info>:
    30003004:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003008:	92400820 	and	x0, x1, #0x7
    3000300c:	b2790000 	orr	x0, x0, #0x80
    30003010:	7100003f 	cmp	w1, #0x0
    30003014:	910003fd 	mov	x29, sp
    30003018:	12001c84 	and	w4, w4, #0xff
    3000301c:	12001cc6 	and	w6, w6, #0xff
    30003020:	9a9f1000 	csel	x0, x0, xzr, ne  // ne = any
    30003024:	34000082 	cbz	w2, 30003034 <nvg_update_cstate_info+0x30>
    30003028:	d3780442 	ubfiz	x2, x2, #8, #2
    3000302c:	b2710042 	orr	x2, x2, #0x8000
    30003030:	aa020000 	orr	x0, x0, x2
    30003034:	340000c3 	cbz	w3, 3000304c <nvg_update_cstate_info+0x48>
    30003038:	d3700c63 	ubfiz	x3, x3, #16, #4
    3000303c:	d36a1c84 	ubfiz	x4, x4, #22, #8
    30003040:	aa000060 	orr	x0, x3, x0
    30003044:	b2690084 	orr	x4, x4, #0x800000
    30003048:	aa000080 	orr	x0, x4, x0
    3000304c:	34000046 	cbz	w6, 30003054 <nvg_update_cstate_info+0x50>
    30003050:	b2610000 	orr	x0, x0, #0x80000000
    30003054:	aa058001 	orr	x1, x0, x5, lsl #32
    30003058:	d2800080 	mov	x0, #0x4                   	// #4
    3000305c:	940017aa 	bl	30008f04 <nvg_set_request_data>
    30003060:	52800000 	mov	w0, #0x0                   	// #0
    30003064:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30003068:	d65f03c0 	ret

000000003000306c <nvg_update_crossover_time>:
    3000306c:	7100203f 	cmp	w1, #0x8
    30003070:	54000148 	b.hi	30003098 <nvg_update_crossover_time+0x2c>  // b.pmore
    30003074:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003078:	2a0103e0 	mov	w0, w1
    3000307c:	91001400 	add	x0, x0, #0x5
    30003080:	2a0203e1 	mov	w1, w2
    30003084:	910003fd 	mov	x29, sp
    30003088:	9400179f 	bl	30008f04 <nvg_set_request_data>
    3000308c:	52800000 	mov	w0, #0x0                   	// #0
    30003090:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30003094:	d65f03c0 	ret
    30003098:	528002c0 	mov	w0, #0x16                  	// #22
    3000309c:	d65f03c0 	ret

00000000300030a0 <nvg_read_cstate_stats>:
    300030a0:	34000101 	cbz	w1, 300030c0 <nvg_read_cstate_stats+0x20>
    300030a4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300030a8:	2a0103e0 	mov	w0, w1
    300030ac:	91003400 	add	x0, x0, #0xd
    300030b0:	910003fd 	mov	x29, sp
    300030b4:	94001797 	bl	30008f10 <nvg_set_request>
    300030b8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300030bc:	14001797 	b	30008f18 <nvg_get_result>
    300030c0:	d28002c0 	mov	x0, #0x16                  	// #22
    300030c4:	d65f03c0 	ret

00000000300030c8 <nvg_write_cstate_stats>:
    300030c8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300030cc:	2a0103e0 	mov	w0, w1
    300030d0:	aa028001 	orr	x1, x0, x2, lsl #32
    300030d4:	91003400 	add	x0, x0, #0xd
    300030d8:	910003fd 	mov	x29, sp
    300030dc:	9400178a 	bl	30008f04 <nvg_set_request_data>
    300030e0:	52800000 	mov	w0, #0x0                   	// #0
    300030e4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300030e8:	d65f03c0 	ret

00000000300030ec <nvg_is_ccx_allowed>:
    300030ec:	52800000 	mov	w0, #0x0                   	// #0
    300030f0:	d65f03c0 	ret

00000000300030f4 <nvg_is_sc7_allowed>:
    300030f4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300030f8:	51001820 	sub	w0, w1, #0x6
    300030fc:	7100041f 	cmp	w0, #0x1
    30003100:	910003fd 	mov	x29, sp
    30003104:	7a418820 	ccmp	w1, #0x1, #0x0, hi  // hi = pmore
    30003108:	54000149 	b.ls	30003130 <nvg_is_sc7_allowed+0x3c>  // b.plast
    3000310c:	2a0103e2 	mov	w2, w1
    30003110:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    30003114:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    30003118:	91344c00 	add	x0, x0, #0xd13
    3000311c:	91395821 	add	x1, x1, #0xe56
    30003120:	94001081 	bl	30007324 <tf_printf>
    30003124:	528002c0 	mov	w0, #0x16                  	// #22
    30003128:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000312c:	d65f03c0 	ret
    30003130:	92400821 	and	x1, x1, #0x7
    30003134:	d2800560 	mov	x0, #0x2b                  	// #43
    30003138:	aa028021 	orr	x1, x1, x2, lsl #32
    3000313c:	94001772 	bl	30008f04 <nvg_set_request_data>
    30003140:	94001776 	bl	30008f18 <nvg_get_result>
    30003144:	f100001f 	cmp	x0, #0x0
    30003148:	1a9f07e0 	cset	w0, ne  // ne = any
    3000314c:	17fffff7 	b	30003128 <nvg_is_sc7_allowed+0x34>

0000000030003150 <nvg_online_core>:
    30003150:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003154:	2a0103e2 	mov	w2, w1
    30003158:	910003fd 	mov	x29, sp
    3000315c:	d53800a3 	mrs	x3, mpidr_el1
    30003160:	d5380000 	mrs	x0, midr_el1
    30003164:	71001c3f 	cmp	w1, #0x7
    30003168:	540000a8 	b.hi	3000317c <nvg_online_core+0x2c>  // b.pmore
    3000316c:	92401c63 	and	x3, x3, #0xff
    30003170:	2a0103e1 	mov	w1, w1
    30003174:	eb03003f 	cmp	x1, x3
    30003178:	54000121 	b.ne	3000319c <nvg_online_core+0x4c>  // b.any
    3000317c:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    30003180:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    30003184:	9139a421 	add	x1, x1, #0xe69
    30003188:	9135c400 	add	x0, x0, #0xd71
    3000318c:	94001066 	bl	30007324 <tf_printf>
    30003190:	528002c0 	mov	w0, #0x16                  	// #22
    30003194:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30003198:	d65f03c0 	ret
    3000319c:	53187c00 	lsr	w0, w0, #24
    300031a0:	f101381f 	cmp	x0, #0x4e
    300031a4:	54000121 	b.ne	300031c8 <nvg_online_core+0x78>  // b.any
    300031a8:	51000840 	sub	w0, w2, #0x2
    300031ac:	7100041f 	cmp	w0, #0x1
    300031b0:	540000c8 	b.hi	300031c8 <nvg_online_core+0x78>  // b.pmore
    300031b4:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    300031b8:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    300031bc:	9139a421 	add	x1, x1, #0xe69
    300031c0:	91366000 	add	x0, x0, #0xd98
    300031c4:	17fffff2 	b	3000318c <nvg_online_core+0x3c>
    300031c8:	d2800580 	mov	x0, #0x2c                  	// #44
    300031cc:	9400174e 	bl	30008f04 <nvg_set_request_data>
    300031d0:	52800000 	mov	w0, #0x0                   	// #0
    300031d4:	17fffff0 	b	30003194 <nvg_online_core+0x44>

00000000300031d8 <nvg_cc3_ctrl>:
    300031d8:	12002021 	and	w1, w1, #0x1ff
    300031dc:	53101842 	ubfiz	w2, w2, #16, #7
    300031e0:	2a010042 	orr	w2, w2, w1
    300031e4:	72001c7f 	tst	w3, #0xff
    300031e8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300031ec:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
    300031f0:	1a9f1021 	csel	w1, w1, wzr, ne  // ne = any
    300031f4:	d28005a0 	mov	x0, #0x2d                  	// #45
    300031f8:	910003fd 	mov	x29, sp
    300031fc:	2a010041 	orr	w1, w2, w1
    30003200:	94001741 	bl	30008f04 <nvg_set_request_data>
    30003204:	52800000 	mov	w0, #0x0                   	// #0
    30003208:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000320c:	d65f03c0 	ret

0000000030003210 <tegra_se_save_sha256_hash>:
    30003210:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    30003214:	910003fd 	mov	x29, sp
    30003218:	a9046bf9 	stp	x25, x26, [sp, #64]
    3000321c:	aa0003fa 	mov	x26, x0
    30003220:	d2800300 	mov	x0, #0x18                  	// #24
    30003224:	a90153f3 	stp	x19, x20, [sp, #16]
    30003228:	f2a07580 	movk	x0, #0x3ac, lsl #16
    3000322c:	a9025bf5 	stp	x21, x22, [sp, #32]
    30003230:	a90363f7 	stp	x23, x24, [sp, #48]
    30003234:	b9400002 	ldr	w2, [x0]
    30003238:	b9006fa2 	str	w2, [x29, #108]
    3000323c:	a90573fb 	stp	x27, x28, [sp, #80]
    30003240:	2a0203e2 	mov	w2, w2
    30003244:	32100042 	orr	w2, w2, #0x10000
    30003248:	b9000002 	str	w2, [x0]
    3000324c:	12bfe000 	mov	w0, #0xffffff              	// #16777215
    30003250:	6b00003f 	cmp	w1, w0
    30003254:	54000229 	b.ls	30003298 <tegra_se_save_sha256_hash+0x88>  // b.plast
    30003258:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    3000325c:	913abc00 	add	x0, x0, #0xeaf
    30003260:	94001031 	bl	30007324 <tf_printf>
    30003264:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    30003268:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    3000326c:	913a5421 	add	x1, x1, #0xe95
    30003270:	913f3000 	add	x0, x0, #0xfcc
    30003274:	9400102c 	bl	30007324 <tf_printf>
    30003278:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3000327c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003280:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30003284:	a94363f7 	ldp	x23, x24, [sp, #48]
    30003288:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3000328c:	a94573fb 	ldp	x27, x28, [sp, #80]
    30003290:	a8c77bfd 	ldp	x29, x30, [sp], #112
    30003294:	d65f03c0 	ret
    30003298:	b4fffe7a 	cbz	x26, 30003264 <tegra_se_save_sha256_hash+0x54>
    3000329c:	d2802080 	mov	x0, #0x104                 	// #260
    300032a0:	2a0103f6 	mov	w22, w1
    300032a4:	f2a07580 	movk	x0, #0x3ac, lsl #16
    300032a8:	531d7039 	lsl	w25, w1, #3
    300032ac:	d2802594 	mov	x20, #0x12c                 	// #300
    300032b0:	52860081 	mov	w1, #0x3004                	// #12292
    300032b4:	72a0a001 	movk	w1, #0x500, lsl #16
    300032b8:	f2a07594 	movk	x20, #0x3ac, lsl #16
    300032bc:	b9000001 	str	w1, [x0]
    300032c0:	d360ff55 	lsr	x21, x26, #32
    300032c4:	b9001819 	str	w25, [x0, #24]
    300032c8:	2a1603fc 	mov	w28, w22
    300032cc:	b9000299 	str	w25, [x20]
    300032d0:	53081eb5 	lsl	w21, w21, #24
    300032d4:	b9001c1f 	str	wzr, [x0, #28]
    300032d8:	52800037 	mov	w23, #0x1                   	// #1
    300032dc:	b900201f 	str	wzr, [x0, #32]
    300032e0:	b900241f 	str	wzr, [x0, #36]
    300032e4:	b9002c1f 	str	wzr, [x0, #44]
    300032e8:	b900301f 	str	wzr, [x0, #48]
    300032ec:	b900341f 	str	wzr, [x0, #52]
    300032f0:	32183fe0 	mov	w0, #0xffff00              	// #16776960
    300032f4:	1ac00ad8 	udiv	w24, w22, w0
    300032f8:	1b00db13 	msub	w19, w24, w0, w22
    300032fc:	7100027f 	cmp	w19, #0x0
    30003300:	1a980718 	cinc	w24, w24, ne  // ne = any
    30003304:	531d7273 	lsl	w19, w19, #3
    30003308:	6b1802ff 	cmp	w23, w24
    3000330c:	54000229 	b.ls	30003350 <tegra_se_save_sha256_hash+0x140>  // b.plast
    30003310:	d2800300 	mov	x0, #0x18                  	// #24
    30003314:	b9406fa1 	ldr	w1, [x29, #108]
    30003318:	f2a07580 	movk	x0, #0x3ac, lsl #16
    3000331c:	d280e182 	mov	x2, #0x70c                 	// #1804
    30003320:	f2a111a2 	movk	x2, #0x88d, lsl #16
    30003324:	b9000001 	str	w1, [x0]
    30003328:	d2802b81 	mov	x1, #0x15c                 	// #348
    3000332c:	91049000 	add	x0, x0, #0x124
    30003330:	f2a07581 	movk	x1, #0x3ac, lsl #16
    30003334:	b9400003 	ldr	w3, [x0]
    30003338:	b8226803 	str	w3, [x0, x2]
    3000333c:	91001000 	add	x0, x0, #0x4
    30003340:	eb01001f 	cmp	x0, x1
    30003344:	54ffff81 	b.ne	30003334 <tegra_se_save_sha256_hash+0x124>  // b.any
    30003348:	52800000 	mov	w0, #0x0                   	// #0
    3000334c:	17ffffcc 	b	3000327c <tegra_se_save_sha256_hash+0x6c>
    30003350:	710006ff 	cmp	w23, #0x1
    30003354:	540007e0 	b.eq	30003450 <tegra_se_save_sha256_hash+0x240>  // b.none
    30003358:	d2802781 	mov	x1, #0x13c                 	// #316
    3000335c:	f2a07581 	movk	x1, #0x3ac, lsl #16
    30003360:	b9400022 	ldr	w2, [x1]
    30003364:	b8004422 	str	w2, [x1], #4
    30003368:	d2802b82 	mov	x2, #0x15c                 	// #348
    3000336c:	f2a07582 	movk	x2, #0x3ac, lsl #16
    30003370:	eb02003f 	cmp	x1, x2
    30003374:	54ffff61 	b.ne	30003360 <tegra_se_save_sha256_hash+0x150>  // b.any
    30003378:	531d7000 	lsl	w0, w0, #3
    3000337c:	4b000321 	sub	w1, w25, w0
    30003380:	6b19001f 	cmp	w0, w25
    30003384:	1a933039 	csel	w25, w1, w19, cc  // cc = lo, ul, last
    30003388:	52800000 	mov	w0, #0x0                   	// #0
    3000338c:	b9000299 	str	w25, [x20]
    30003390:	d2802101 	mov	x1, #0x108                 	// #264
    30003394:	f2a07581 	movk	x1, #0x3ac, lsl #16
    30003398:	b9000020 	str	w0, [x1]
    3000339c:	529fdfe0 	mov	w0, #0xfeff                	// #65279
    300033a0:	72a01fe0 	movk	w0, #0xff, lsl #16
    300033a4:	6b00039f 	cmp	w28, w0
    300033a8:	54000589 	b.ls	30003458 <tegra_se_save_sha256_hash+0x248>  // b.plast
    300033ac:	517fff9b 	sub	w27, w28, #0xfff, lsl #12
    300033b0:	52800002 	mov	w2, #0x0                   	// #0
    300033b4:	513c037b 	sub	w27, w27, #0xf00
    300033b8:	32183ffc 	mov	w28, #0xffff00              	// #16776960
    300033bc:	d2802181 	mov	x1, #0x10c                 	// #268
    300033c0:	2a1c02a0 	orr	w0, w21, w28
    300033c4:	f2a07581 	movk	x1, #0x3ac, lsl #16
    300033c8:	b900003a 	str	w26, [x1]
    300033cc:	b9000420 	str	w0, [x1, #4]
    300033d0:	d2803080 	mov	x0, #0x184                 	// #388
    300033d4:	f2a07580 	movk	x0, #0x3ac, lsl #16
    300033d8:	b9400001 	ldr	w1, [x0]
    300033dc:	34000041 	cbz	w1, 300033e4 <tegra_se_save_sha256_hash+0x1d4>
    300033e0:	b900001f 	str	wzr, [x0]
    300033e4:	d2803000 	mov	x0, #0x180                 	// #384
    300033e8:	b9006ba2 	str	w2, [x29, #104]
    300033ec:	f2a07580 	movk	x0, #0x3ac, lsl #16
    300033f0:	52800341 	mov	w1, #0x1a                  	// #26
    300033f4:	b9000001 	str	w1, [x0]
    300033f8:	aa1a03e0 	mov	x0, x26
    300033fc:	2a1603e1 	mov	w1, w22
    30003400:	9400218e 	bl	3000ba38 <flush_dcache_range>
    30003404:	b9406ba2 	ldr	w2, [x29, #104]
    30003408:	d2802f80 	mov	x0, #0x17c                 	// #380
    3000340c:	f2a07580 	movk	x0, #0x3ac, lsl #16
    30003410:	340002c2 	cbz	w2, 30003468 <tegra_se_save_sha256_hash+0x258>
    30003414:	320083e1 	mov	w1, #0x10001               	// #65537
    30003418:	b9000001 	str	w1, [x0]
    3000341c:	5284e200 	mov	w0, #0x2710                	// #10000
    30003420:	97fff351 	bl	30000164 <udelay>
    30003424:	d2803080 	mov	x0, #0x184                 	// #388
    30003428:	f2a07580 	movk	x0, #0x3ac, lsl #16
    3000342c:	b9400002 	ldr	w2, [x0]
    30003430:	36200202 	tbz	w2, #4, 30003470 <tegra_se_save_sha256_hash+0x260>
    30003434:	b9400402 	ldr	w2, [x0, #4]
    30003438:	34000362 	cbz	w2, 300034a4 <tegra_se_save_sha256_hash+0x294>
    3000343c:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    30003440:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    30003444:	9139e421 	add	x1, x1, #0xe79
    30003448:	913c5c00 	add	x0, x0, #0xf17
    3000344c:	1400000d 	b	30003480 <tegra_se_save_sha256_hash+0x270>
    30003450:	2a1703e0 	mov	w0, w23
    30003454:	17ffffcf 	b	30003390 <tegra_se_save_sha256_hash+0x180>
    30003458:	340001fc 	cbz	w28, 30003494 <tegra_se_save_sha256_hash+0x284>
    3000345c:	2a1c03fb 	mov	w27, w28
    30003460:	52800022 	mov	w2, #0x1                   	// #1
    30003464:	17ffffd6 	b	300033bc <tegra_se_save_sha256_hash+0x1ac>
    30003468:	52800021 	mov	w1, #0x1                   	// #1
    3000346c:	17ffffeb 	b	30003418 <tegra_se_save_sha256_hash+0x208>
    30003470:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    30003474:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    30003478:	9139e421 	add	x1, x1, #0xe79
    3000347c:	913b7000 	add	x0, x0, #0xedc
    30003480:	94000fa9 	bl	30007324 <tf_printf>
    30003484:	12800761 	mov	w1, #0xffffffc4            	// #-60
    30003488:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    3000348c:	913ddc00 	add	x0, x0, #0xf77
    30003490:	94000fa5 	bl	30007324 <tf_printf>
    30003494:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    30003498:	128002a1 	mov	w1, #0xffffffea            	// #-22
    3000349c:	913e8c00 	add	x0, x0, #0xfa3
    300034a0:	17ffff70 	b	30003260 <tegra_se_save_sha256_hash+0x50>
    300034a4:	d2803180 	mov	x0, #0x18c                 	// #396
    300034a8:	f2a07580 	movk	x0, #0x3ac, lsl #16
    300034ac:	b9400002 	ldr	w2, [x0]
    300034b0:	34000102 	cbz	w2, 300034d0 <tegra_se_save_sha256_hash+0x2c0>
    300034b4:	f0000041 	adrp	x1, 3000e000 <__TEXT_END__>
    300034b8:	f0000040 	adrp	x0, 3000e000 <__TEXT_END__>
    300034bc:	9139e421 	add	x1, x1, #0xe79
    300034c0:	913d1000 	add	x0, x0, #0xf44
    300034c4:	94000f98 	bl	30007324 <tf_printf>
    300034c8:	12800581 	mov	w1, #0xffffffd3            	// #-45
    300034cc:	17ffffef 	b	30003488 <tegra_se_save_sha256_hash+0x278>
    300034d0:	2a1c03e0 	mov	w0, w28
    300034d4:	110006f7 	add	w23, w23, #0x1
    300034d8:	2a1b03fc 	mov	w28, w27
    300034dc:	17ffff8b 	b	30003308 <tegra_se_save_sha256_hash+0xf8>

00000000300034e0 <tegra186_memctrl_reconfig_mss_clients>:
    300034e0:	d2804001 	mov	x1, #0x200                 	// #512
    300034e4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300034e8:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300034ec:	910003fd 	mov	x29, sp
    300034f0:	b9400020 	ldr	w0, [x1]
    300034f4:	340000e0 	cbz	w0, 30003510 <tegra186_memctrl_reconfig_mss_clients+0x30>
    300034f8:	90000062 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300034fc:	91082842 	add	x2, x2, #0x20a
    30003500:	52801b61 	mov	w1, #0xdb                  	// #219
    30003504:	90000060 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30003508:	9108d000 	add	x0, x0, #0x234
    3000350c:	94001050 	bl	3000764c <__assert>
    30003510:	52901020 	mov	w0, #0x8081                	// #32897
    30003514:	72a00300 	movk	w0, #0x18, lsl #16
    30003518:	b9000020 	str	w0, [x1]
    3000351c:	d2804081 	mov	x1, #0x204                 	// #516
    30003520:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003524:	aa0103e2 	mov	x2, x1
    30003528:	b9400023 	ldr	w3, [x1]
    3000352c:	6a23001f 	bics	wzr, w0, w3
    30003530:	54ffffc1 	b.ne	30003528 <tegra186_memctrl_reconfig_mss_clients+0x48>  // b.any
    30003534:	52901020 	mov	w0, #0x8081                	// #32897
    30003538:	72a00300 	movk	w0, #0x18, lsl #16
    3000353c:	b9400041 	ldr	w1, [x2]
    30003540:	6a21001f 	bics	wzr, w0, w1
    30003544:	54ffffc1 	b.ne	3000353c <tegra186_memctrl_reconfig_mss_clients+0x5c>  // b.any
    30003548:	d2812e01 	mov	x1, #0x970                 	// #2416
    3000354c:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003550:	b9400020 	ldr	w0, [x1]
    30003554:	340000a0 	cbz	w0, 30003568 <tegra186_memctrl_reconfig_mss_clients+0x88>
    30003558:	90000062 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000355c:	52801e21 	mov	w1, #0xf1                  	// #241
    30003560:	91097842 	add	x2, x2, #0x25e
    30003564:	17ffffe8 	b	30003504 <tegra186_memctrl_reconfig_mss_clients+0x24>
    30003568:	52821820 	mov	w0, #0x10c1                	// #4289
    3000356c:	72a03b80 	movk	w0, #0x1dc, lsl #16
    30003570:	b9000020 	str	w0, [x1]
    30003574:	d2812e81 	mov	x1, #0x974                 	// #2420
    30003578:	f2a05821 	movk	x1, #0x2c1, lsl #16
    3000357c:	aa0103e3 	mov	x3, x1
    30003580:	b9400022 	ldr	w2, [x1]
    30003584:	6a22001f 	bics	wzr, w0, w2
    30003588:	54ffffc1 	b.ne	30003580 <tegra186_memctrl_reconfig_mss_clients+0xa0>  // b.any
    3000358c:	52821822 	mov	w2, #0x10c1                	// #4289
    30003590:	72a03b82 	movk	w2, #0x1dc, lsl #16
    30003594:	b9400060 	ldr	w0, [x3]
    30003598:	6a20005f 	bics	wzr, w2, w0
    3000359c:	54ffffc1 	b.ne	30003594 <tegra186_memctrl_reconfig_mss_clients+0xb4>  // b.any
    300035a0:	d2860301 	mov	x1, #0x3018                	// #12312
    300035a4:	52802000 	mov	w0, #0x100                 	// #256
    300035a8:	f2a04821 	movk	x1, #0x241, lsl #16
    300035ac:	52822223 	mov	w3, #0x1111                	// #4369
    300035b0:	d2824b04 	mov	x4, #0x1258                	// #4696
    300035b4:	b9000020 	str	w0, [x1]
    300035b8:	d2940101 	mov	x1, #0xa008                	// #40968
    300035bc:	f2a04801 	movk	x1, #0x240, lsl #16
    300035c0:	f2a05824 	movk	x4, #0x2c1, lsl #16
    300035c4:	b9000020 	str	w0, [x1]
    300035c8:	d2860501 	mov	x1, #0x3028                	// #12328
    300035cc:	f2a04821 	movk	x1, #0x241, lsl #16
    300035d0:	b9000020 	str	w0, [x1]
    300035d4:	d28a0301 	mov	x1, #0x5018                	// #20504
    300035d8:	f2a04821 	movk	x1, #0x241, lsl #16
    300035dc:	b9000020 	str	w0, [x1]
    300035e0:	d28a0101 	mov	x1, #0x5008                	// #20488
    300035e4:	f2a04821 	movk	x1, #0x241, lsl #16
    300035e8:	b9000020 	str	w0, [x1]
    300035ec:	d28a0201 	mov	x1, #0x5010                	// #20496
    300035f0:	f2a04801 	movk	x1, #0x240, lsl #16
    300035f4:	b9000020 	str	w0, [x1]
    300035f8:	d2840301 	mov	x1, #0x2018                	// #8216
    300035fc:	f2a04821 	movk	x1, #0x241, lsl #16
    30003600:	b9000020 	str	w0, [x1]
    30003604:	d2880201 	mov	x1, #0x4010                	// #16400
    30003608:	f2a04801 	movk	x1, #0x240, lsl #16
    3000360c:	b9000020 	str	w0, [x1]
    30003610:	b9002820 	str	w0, [x1, #40]
    30003614:	d28e0101 	mov	x1, #0x7008                	// #28680
    30003618:	f2a04801 	movk	x1, #0x240, lsl #16
    3000361c:	b9000020 	str	w0, [x1]
    30003620:	d2860701 	mov	x1, #0x3038                	// #12344
    30003624:	f2a04821 	movk	x1, #0x241, lsl #16
    30003628:	b9000020 	str	w0, [x1]
    3000362c:	d2860101 	mov	x1, #0x3008                	// #12296
    30003630:	f2a04821 	movk	x1, #0x241, lsl #16
    30003634:	b9000020 	str	w0, [x1]
    30003638:	d29a0501 	mov	x1, #0xd028                	// #53288
    3000363c:	f2a04801 	movk	x1, #0x240, lsl #16
    30003640:	b9000020 	str	w0, [x1]
    30003644:	d2960301 	mov	x1, #0xb018                	// #45080
    30003648:	f2a04801 	movk	x1, #0x240, lsl #16
    3000364c:	b9000020 	str	w0, [x1]
    30003650:	b9200020 	str	w0, [x1, #8192]
    30003654:	d2821501 	mov	x1, #0x10a8                	// #4264
    30003658:	f2a05821 	movk	x1, #0x2c1, lsl #16
    3000365c:	52802200 	mov	w0, #0x110                 	// #272
    30003660:	b9000020 	str	w0, [x1]
    30003664:	b903f820 	str	w0, [x1, #1016]
    30003668:	d2820001 	mov	x1, #0x1000                	// #4096
    3000366c:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003670:	b9000020 	str	w0, [x1]
    30003674:	b9049020 	str	w0, [x1, #1168]
    30003678:	d2828f01 	mov	x1, #0x1478                	// #5240
    3000367c:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003680:	b9000020 	str	w0, [x1]
    30003684:	d2827f01 	mov	x1, #0x13f8                	// #5112
    30003688:	f2a05821 	movk	x1, #0x2c1, lsl #16
    3000368c:	b9000020 	str	w0, [x1]
    30003690:	d2824401 	mov	x1, #0x1220                	// #4640
    30003694:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003698:	b9000020 	str	w0, [x1]
    3000369c:	b9010820 	str	w0, [x1, #264]
    300036a0:	b9014020 	str	w0, [x1, #320]
    300036a4:	d2823901 	mov	x1, #0x11c8                	// #4552
    300036a8:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300036ac:	b900003f 	str	wzr, [x1]
    300036b0:	b900f820 	str	w0, [x1, #248]
    300036b4:	b9029820 	str	w0, [x1, #664]
    300036b8:	b9032820 	str	w0, [x1, #808]
    300036bc:	d2826601 	mov	x1, #0x1330                	// #4912
    300036c0:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300036c4:	b9000020 	str	w0, [x1]
    300036c8:	b9014020 	str	w0, [x1, #320]
    300036cc:	b901c823 	str	w3, [x1, #456]
    300036d0:	d2821c01 	mov	x1, #0x10e0                	// #4320
    300036d4:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300036d8:	b9000020 	str	w0, [x1]
    300036dc:	b9023820 	str	w0, [x1, #568]
    300036e0:	b9043020 	str	w0, [x1, #1072]
    300036e4:	d2829501 	mov	x1, #0x14a8                	// #5288
    300036e8:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300036ec:	b9000020 	str	w0, [x1]
    300036f0:	d2827201 	mov	x1, #0x1390                	// #5008
    300036f4:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300036f8:	b9000020 	str	w0, [x1]
    300036fc:	d2826101 	mov	x1, #0x1308                	// #4872
    30003700:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003704:	b9000020 	str	w0, [x1]
    30003708:	b9016020 	str	w0, [x1, #352]
    3000370c:	d2824c01 	mov	x1, #0x1260                	// #4704
    30003710:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003714:	b9000020 	str	w0, [x1]
    30003718:	b9022020 	str	w0, [x1, #544]
    3000371c:	d2825501 	mov	x1, #0x12a8                	// #4776
    30003720:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003724:	b9000020 	str	w0, [x1]
    30003728:	b9002020 	str	w0, [x1, #32]
    3000372c:	d2821f01 	mov	x1, #0x10f8                	// #4344
    30003730:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003734:	b9000020 	str	w0, [x1]
    30003738:	52802401 	mov	w1, #0x120                 	// #288
    3000373c:	b9000081 	str	w1, [x4]
    30003740:	b901e080 	str	w0, [x4, #480]
    30003744:	b901e880 	str	w0, [x4, #488]
    30003748:	b9029080 	str	w0, [x4, #656]
    3000374c:	d2828904 	mov	x4, #0x1448                	// #5192
    30003750:	f2a05824 	movk	x4, #0x2c1, lsl #16
    30003754:	b9000080 	str	w0, [x4]
    30003758:	b9008880 	str	w0, [x4, #136]
    3000375c:	b900b883 	str	w3, [x4, #184]
    30003760:	d2829803 	mov	x3, #0x14c0                	// #5312
    30003764:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003768:	52822204 	mov	w4, #0x1110                	// #4368
    3000376c:	b9000060 	str	w0, [x3]
    30003770:	d2821603 	mov	x3, #0x10b0                	// #4272
    30003774:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003778:	b9000060 	str	w0, [x3]
    3000377c:	b9037060 	str	w0, [x3, #880]
    30003780:	d2828103 	mov	x3, #0x1408                	// #5128
    30003784:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003788:	b9000060 	str	w0, [x3]
    3000378c:	d2827e03 	mov	x3, #0x13f0                	// #5104
    30003790:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003794:	b9000060 	str	w0, [x3]
    30003798:	d2827803 	mov	x3, #0x13c0                	// #5056
    3000379c:	f2a05823 	movk	x3, #0x2c1, lsl #16
    300037a0:	b9000060 	str	w0, [x3]
    300037a4:	b9007060 	str	w0, [x3, #112]
    300037a8:	b900f060 	str	w0, [x3, #240]
    300037ac:	d2827a03 	mov	x3, #0x13d0                	// #5072
    300037b0:	f2a05823 	movk	x3, #0x2c1, lsl #16
    300037b4:	b9000060 	str	w0, [x3]
    300037b8:	b9014860 	str	w0, [x3, #328]
    300037bc:	d2824a03 	mov	x3, #0x1250                	// #4688
    300037c0:	f2a05823 	movk	x3, #0x2c1, lsl #16
    300037c4:	b9000060 	str	w0, [x3]
    300037c8:	d2824603 	mov	x3, #0x1230                	// #4656
    300037cc:	f2a05823 	movk	x3, #0x2c1, lsl #16
    300037d0:	b9000060 	str	w0, [x3]
    300037d4:	b901d060 	str	w0, [x3, #464]
    300037d8:	b902a860 	str	w0, [x3, #680]
    300037dc:	d2829703 	mov	x3, #0x14b8                	// #5304
    300037e0:	f2a05823 	movk	x3, #0x2c1, lsl #16
    300037e4:	b9000060 	str	w0, [x3]
    300037e8:	d2822703 	mov	x3, #0x1138                	// #4408
    300037ec:	f2a05823 	movk	x3, #0x2c1, lsl #16
    300037f0:	b900007f 	str	wzr, [x3]
    300037f4:	b901e860 	str	w0, [x3, #488]
    300037f8:	d2823503 	mov	x3, #0x11a8                	// #4520
    300037fc:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003800:	b9000060 	str	w0, [x3]
    30003804:	b9022060 	str	w0, [x3, #544]
    30003808:	b902e060 	str	w0, [x3, #736]
    3000380c:	b9032060 	str	w0, [x3, #800]
    30003810:	d2823d03 	mov	x3, #0x11e8                	// #4584
    30003814:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003818:	b9000061 	str	w1, [x3]
    3000381c:	b9024060 	str	w0, [x3, #576]
    30003820:	d2826d03 	mov	x3, #0x1368                	// #4968
    30003824:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003828:	b9000060 	str	w0, [x3]
    3000382c:	d2822b03 	mov	x3, #0x1158                	// #4440
    30003830:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003834:	b9000060 	str	w0, [x3]
    30003838:	d2820e03 	mov	x3, #0x1070                	// #4208
    3000383c:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003840:	b9000064 	str	w4, [x3]
    30003844:	b902c860 	str	w0, [x3, #712]
    30003848:	d2826003 	mov	x3, #0x1300                	// #4864
    3000384c:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003850:	b9000060 	str	w0, [x3]
    30003854:	b9020860 	str	w0, [x3, #520]
    30003858:	d2824703 	mov	x3, #0x1238                	// #4664
    3000385c:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003860:	b9000060 	str	w0, [x3]
    30003864:	b9026060 	str	w0, [x3, #608]
    30003868:	d2827b03 	mov	x3, #0x13d8                	// #5080
    3000386c:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003870:	b9000060 	str	w0, [x3]
    30003874:	d2826203 	mov	x3, #0x1310                	// #4880
    30003878:	f2a05823 	movk	x3, #0x2c1, lsl #16
    3000387c:	b9000060 	str	w0, [x3]
    30003880:	d2824d03 	mov	x3, #0x1268                	// #4712
    30003884:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003888:	b9000061 	str	w1, [x3]
    3000388c:	d2825401 	mov	x1, #0x12a0                	// #4768
    30003890:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003894:	52822403 	mov	w3, #0x1120                	// #4384
    30003898:	b9000020 	str	w0, [x1]
    3000389c:	d2823101 	mov	x1, #0x1188                	// #4488
    300038a0:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300038a4:	b9000023 	str	w3, [x1]
    300038a8:	b9035820 	str	w0, [x1, #856]
    300038ac:	d281ba80 	mov	x0, #0xdd4                 	// #3540
    300038b0:	f2a05820 	movk	x0, #0x2c1, lsl #16
    300038b4:	52a00041 	mov	w1, #0x20000               	// #131072
    300038b8:	b900001f 	str	wzr, [x0]
    300038bc:	b9000401 	str	w1, [x0, #4]
    300038c0:	52900001 	mov	w1, #0x8000                	// #32768
    300038c4:	b900081f 	str	wzr, [x0, #8]
    300038c8:	b9000c01 	str	w1, [x0, #12]
    300038cc:	d2817e80 	mov	x0, #0xbf4                 	// #3060
    300038d0:	f2a05820 	movk	x0, #0x2c1, lsl #16
    300038d4:	52901021 	mov	w1, #0x8081                	// #32897
    300038d8:	72a00301 	movk	w1, #0x18, lsl #16
    300038dc:	b900001f 	str	wzr, [x0]
    300038e0:	d2804000 	mov	x0, #0x200                 	// #512
    300038e4:	f2a05820 	movk	x0, #0x2c1, lsl #16
    300038e8:	b9400003 	ldr	w3, [x0]
    300038ec:	6b01007f 	cmp	w3, w1
    300038f0:	540000a0 	b.eq	30003904 <tegra186_memctrl_reconfig_mss_clients+0x424>  // b.none
    300038f4:	90000062 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300038f8:	528038c1 	mov	w1, #0x1c6                 	// #454
    300038fc:	910a2042 	add	x2, x2, #0x288
    30003900:	17ffff01 	b	30003504 <tegra186_memctrl_reconfig_mss_clients+0x24>
    30003904:	b900001f 	str	wzr, [x0]
    30003908:	d2812e00 	mov	x0, #0x970                 	// #2416
    3000390c:	f2a05820 	movk	x0, #0x2c1, lsl #16
    30003910:	b9400001 	ldr	w1, [x0]
    30003914:	6b02003f 	cmp	w1, w2
    30003918:	540000a0 	b.eq	3000392c <tegra186_memctrl_reconfig_mss_clients+0x44c>  // b.none
    3000391c:	90000062 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30003920:	52803981 	mov	w1, #0x1cc                 	// #460
    30003924:	910a5c42 	add	x2, x2, #0x297
    30003928:	17fffef7 	b	30003504 <tegra186_memctrl_reconfig_mss_clients+0x24>
    3000392c:	b900001f 	str	wzr, [x0]
    30003930:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30003934:	d65f03c0 	ret

0000000030003938 <tegra186_memctrl_set_overrides>:
    30003938:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3000393c:	f0000060 	adrp	x0, 30012000 <__RODATA_END__>
    30003940:	91090000 	add	x0, x0, #0x240
    30003944:	910003fd 	mov	x29, sp
    30003948:	a90153f3 	stp	x19, x20, [sp, #16]
    3000394c:	b9402814 	ldr	w20, [x0, #40]
    30003950:	f9401013 	ldr	x19, [x0, #32]
    30003954:	97fff434 	bl	30000a24 <tegra_chipid_is_t186>
    30003958:	72001c1f 	tst	w0, #0xff
    3000395c:	540001c1 	b.ne	30003994 <tegra186_memctrl_set_overrides+0x5c>  // b.any
    30003960:	91001260 	add	x0, x19, #0x4
    30003964:	52a05824 	mov	w4, #0x2c10000             	// #46202880
    30003968:	8b344c14 	add	x20, x0, w20, uxtw #3
    3000396c:	eb14001f 	cmp	x0, x20
    30003970:	54000380 	b.eq	300039e0 <tegra186_memctrl_set_overrides+0xa8>  // b.none
    30003974:	b85fc001 	ldur	w1, [x0, #-4]
    30003978:	38408402 	ldrb	w2, [x0], #8
    3000397c:	0b040021 	add	w1, w1, w4
    30003980:	b9400023 	ldr	w3, [x1]
    30003984:	121e7463 	and	w3, w3, #0xfffffffc
    30003988:	2a030042 	orr	w2, w2, w3
    3000398c:	b9000022 	str	w2, [x1]
    30003990:	17fffff7 	b	3000396c <tegra186_memctrl_set_overrides+0x34>
    30003994:	97fff42b 	bl	30000a40 <tegra_platform_is_silicon>
    30003998:	72001c1f 	tst	w0, #0xff
    3000399c:	54000281 	b.ne	300039ec <tegra186_memctrl_set_overrides+0xb4>  // b.any
    300039a0:	d2825901 	mov	x1, #0x12c8                	// #4808
    300039a4:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300039a8:	b9400020 	ldr	w0, [x1]
    300039ac:	121e7400 	and	w0, w0, #0xfffffffc
    300039b0:	321f0000 	orr	w0, w0, #0x2
    300039b4:	b9000020 	str	w0, [x1]
    300039b8:	b9418020 	ldr	w0, [x1, #384]
    300039bc:	121e7400 	and	w0, w0, #0xfffffffc
    300039c0:	321f0000 	orr	w0, w0, #0x2
    300039c4:	b9018020 	str	w0, [x1, #384]
    300039c8:	d2822b01 	mov	x1, #0x1158                	// #4440
    300039cc:	f2a05821 	movk	x1, #0x2c1, lsl #16
    300039d0:	b9400020 	ldr	w0, [x1]
    300039d4:	121e7400 	and	w0, w0, #0xfffffffc
    300039d8:	32000000 	orr	w0, w0, #0x1
    300039dc:	b9000020 	str	w0, [x1]
    300039e0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300039e4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300039e8:	d65f03c0 	ret
    300039ec:	97fff415 	bl	30000a40 <tegra_platform_is_silicon>
    300039f0:	72001c1f 	tst	w0, #0xff
    300039f4:	54fffb60 	b.eq	30003960 <tegra186_memctrl_set_overrides+0x28>  // b.none
    300039f8:	97fff3ea 	bl	300009a0 <tegra_get_chipid_minor>
    300039fc:	7100041f 	cmp	w0, #0x1
    30003a00:	54fffb01 	b.ne	30003960 <tegra186_memctrl_set_overrides+0x28>  // b.any
    30003a04:	17ffffe7 	b	300039a0 <tegra186_memctrl_set_overrides+0x68>

0000000030003a08 <tegra_get_mc_settings>:
    30003a08:	f0000060 	adrp	x0, 30012000 <__RODATA_END__>
    30003a0c:	91090000 	add	x0, x0, #0x240
    30003a10:	d65f03c0 	ret

0000000030003a14 <plat_memctrl_tzdram_setup>:
    30003a14:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30003a18:	910003fd 	mov	x29, sp
    30003a1c:	a90153f3 	stp	x19, x20, [sp, #16]
    30003a20:	aa0003f3 	mov	x19, x0
    30003a24:	a9025bf5 	stp	x21, x22, [sp, #32]
    30003a28:	aa0103f6 	mov	x22, x1
    30003a2c:	97fff288 	bl	3000044c <bl31_get_plat_params>
    30003a30:	aa0003f5 	mov	x21, x0
    30003a34:	940013a5 	bl	300088c8 <tegra_get_bl31_rw_end>
    30003a38:	aa0003f4 	mov	x20, x0
    30003a3c:	9400139a 	bl	300088a4 <tegra_get_bl31_phys_base>
    30003a40:	cb000294 	sub	x20, x20, x0
    30003a44:	f94006b5 	ldr	x21, [x21, #8]
    30003a48:	94001d9e 	bl	3000b0c0 <tegra186_get_cpu_reset_handler_size>
    30003a4c:	d2800e04 	mov	x4, #0x70                  	// #112
    30003a50:	d2813783 	mov	x3, #0x9bc                 	// #2492
    30003a54:	f2a05824 	movk	x4, #0x2c1, lsl #16
    30003a58:	f2a05823 	movk	x3, #0x2c1, lsl #16
    30003a5c:	d2800e81 	mov	x1, #0x74                  	// #116
    30003a60:	d354fed6 	lsr	x22, x22, #20
    30003a64:	b9000093 	str	w19, [x4]
    30003a68:	f2a05821 	movk	x1, #0x2c1, lsl #16
    30003a6c:	d360fe73 	lsr	x19, x19, #32
    30003a70:	b9000073 	str	w19, [x3]
    30003a74:	b9000036 	str	w22, [x1]
    30003a78:	8b0002a0 	add	x0, x21, x0
    30003a7c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30003a80:	b9400021 	ldr	w1, [x1]
    30003a84:	12003022 	and	w2, w1, #0x1fff
    30003a88:	b9400081 	ldr	w1, [x4]
    30003a8c:	120c2c21 	and	w1, w1, #0xfff00000
    30003a90:	2a020021 	orr	w1, w1, w2
    30003a94:	d2810102 	mov	x2, #0x808                 	// #2056
    30003a98:	f2a18722 	movk	x2, #0xc39, lsl #16
    30003a9c:	b9000041 	str	w1, [x2]
    30003aa0:	b9400061 	ldr	w1, [x3]
    30003aa4:	12000421 	and	w1, w1, #0x3
    30003aa8:	b9000441 	str	w1, [x2, #4]
    30003aac:	d2810e01 	mov	x1, #0x870                 	// #2160
    30003ab0:	f2a18721 	movk	x1, #0xc39, lsl #16
    30003ab4:	b9000020 	str	w0, [x1]
    30003ab8:	d280ca80 	mov	x0, #0x654                 	// #1620
    30003abc:	f2a18720 	movk	x0, #0xc39, lsl #16
    30003ac0:	b9000014 	str	w20, [x0]
    30003ac4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003ac8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30003acc:	17fffb40 	b	300027cc <mce_update_gsc_tzdram>

0000000030003ad0 <tegra_soc_validate_power_state>:
    30003ad0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30003ad4:	910003fd 	mov	x29, sp
    30003ad8:	a90153f3 	stp	x19, x20, [sp, #16]
    30003adc:	12000c14 	and	w20, w0, #0xf
    30003ae0:	531c6c13 	lsl	w19, w0, #4
    30003ae4:	f90013f5 	str	x21, [sp, #32]
    30003ae8:	aa0103f5 	mov	x21, x1
    30003aec:	9400137d 	bl	300088e0 <plat_my_core_pos>
    30003af0:	f0000082 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    30003af4:	d37a7c00 	ubfiz	x0, x0, #6, #32
    30003af8:	91380042 	add	x2, x2, #0xe00
    30003afc:	12185e73 	and	w19, w19, #0xffffff00
    30003b00:	d2800801 	mov	x1, #0x40                  	// #64
    30003b04:	b8206853 	str	w19, [x2, x0]
    30003b08:	8b000040 	add	x0, x2, x0
    30003b0c:	94001fd8 	bl	3000ba6c <clean_dcache_range>
    30003b10:	51001a80 	sub	w0, w20, #0x6
    30003b14:	7100041f 	cmp	w0, #0x1
    30003b18:	54000108 	b.hi	30003b38 <tegra_soc_validate_power_state+0x68>  // b.pmore
    30003b1c:	390002b4 	strb	w20, [x21]
    30003b20:	52800000 	mov	w0, #0x0                   	// #0
    30003b24:	390006b4 	strb	w20, [x21, #1]
    30003b28:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003b2c:	f94013f5 	ldr	x21, [sp, #32]
    30003b30:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30003b34:	d65f03c0 	ret
    30003b38:	2a1403e2 	mov	w2, w20
    30003b3c:	90000061 	adrp	x1, 3000f000 <__func__.2610+0x16b>
    30003b40:	90000060 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30003b44:	91130021 	add	x1, x1, #0x4c0
    30003b48:	91175400 	add	x0, x0, #0x5d5
    30003b4c:	94000df6 	bl	30007324 <tf_printf>
    30003b50:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30003b54:	17fffff5 	b	30003b28 <tegra_soc_validate_power_state+0x58>

0000000030003b58 <tegra_soc_cpu_standby>:
    30003b58:	52800000 	mov	w0, #0x0                   	// #0
    30003b5c:	d65f03c0 	ret

0000000030003b60 <tegra_soc_pwr_domain_suspend>:
    30003b60:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30003b64:	910003fd 	mov	x29, sp
    30003b68:	a90153f3 	stp	x19, x20, [sp, #16]
    30003b6c:	aa0003f4 	mov	x20, x0
    30003b70:	9400135c 	bl	300088e0 <plat_my_core_pos>
    30003b74:	2a0003f3 	mov	w19, w0
    30003b78:	97fff235 	bl	3000044c <bl31_get_plat_params>
    30003b7c:	a902ffbf 	stp	xzr, xzr, [x29, #40]
    30003b80:	39400281 	ldrb	w1, [x20]
    30003b84:	f9001fbf 	str	xzr, [x29, #56]
    30003b88:	12000c21 	and	w1, w1, #0xf
    30003b8c:	51001822 	sub	w2, w1, #0x6
    30003b90:	12001c42 	and	w2, w2, #0xff
    30003b94:	7100045f 	cmp	w2, #0x1
    30003b98:	54000208 	b.hi	30003bd8 <tegra_soc_pwr_domain_suspend+0x78>  // b.pmore
    30003b9c:	d37a7e73 	ubfiz	x19, x19, #6, #32
    30003ba0:	f0000080 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    30003ba4:	91380000 	add	x0, x0, #0xe00
    30003ba8:	7100183f 	cmp	w1, #0x6
    30003bac:	1a9f07e1 	cset	w1, ne  // ne = any
    30003bb0:	d2800003 	mov	x3, #0x0                   	// #0
    30003bb4:	11001821 	add	w1, w1, #0x6
    30003bb8:	b8736802 	ldr	w2, [x0, x19]
    30003bbc:	92400c21 	and	x1, x1, #0xf
    30003bc0:	d2800000 	mov	x0, #0x0                   	// #0
    30003bc4:	97fff9fd 	bl	300023b8 <mce_command_handler>
    30003bc8:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003bcc:	52800000 	mov	w0, #0x0                   	// #0
    30003bd0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30003bd4:	d65f03c0 	ret
    30003bd8:	39400a81 	ldrb	w1, [x20, #2]
    30003bdc:	12000c21 	and	w1, w1, #0xf
    30003be0:	7100083f 	cmp	w1, #0x2
    30003be4:	54ffff21 	b.ne	30003bc8 <tegra_soc_pwr_domain_suspend+0x68>  // b.any
    30003be8:	d2800d81 	mov	x1, #0x6c                  	// #108
    30003bec:	f0000082 	adrp	x2, 30016000 <__STACKS_START__+0x1440>
    30003bf0:	f2a07581 	movk	x1, #0x3ac, lsl #16
    30003bf4:	f9400413 	ldr	x19, [x0, #8]
    30003bf8:	b9400023 	ldr	w3, [x1]
    30003bfc:	91378041 	add	x1, x2, #0xde0
    30003c00:	b90de043 	str	w3, [x2, #3552]
    30003c04:	d281fc02 	mov	x2, #0xfe0                 	// #4064
    30003c08:	f2a075c2 	movk	x2, #0x3ae, lsl #16
    30003c0c:	b9400042 	ldr	w2, [x2]
    30003c10:	b9000422 	str	w2, [x1, #4]
    30003c14:	d2902882 	mov	x2, #0x8144                	// #33092
    30003c18:	f2a075a2 	movk	x2, #0x3ad, lsl #16
    30003c1c:	b9400042 	ldr	w2, [x2]
    30003c20:	b9000822 	str	w2, [x1, #8]
    30003c24:	d2840181 	mov	x1, #0x200c                	// #8204
    30003c28:	f2a00201 	movk	x1, #0x10, lsl #16
    30003c2c:	b9400022 	ldr	w2, [x1]
    30003c30:	d280d001 	mov	x1, #0x680                 	// #1664
    30003c34:	f2a18721 	movk	x1, #0xc39, lsl #16
    30003c38:	b9000022 	str	w2, [x1]
    30003c3c:	94001d27 	bl	3000b0d8 <tegra186_get_smmu_ctx_offset>
    30003c40:	8b000260 	add	x0, x19, x0
    30003c44:	97fff945 	bl	30002158 <tegra_smmu_save_context>
    30003c48:	528000e0 	mov	w0, #0x7                   	// #7
    30003c4c:	b9002ba0 	str	w0, [x29, #40]
    30003c50:	b90033a0 	str	w0, [x29, #48]
    30003c54:	52800020 	mov	w0, #0x1                   	// #1
    30003c58:	3900d3a0 	strb	w0, [x29, #52]
    30003c5c:	3900f3a0 	strb	w0, [x29, #60]
    30003c60:	9100a3a0 	add	x0, x29, #0x28
    30003c64:	97fffaea 	bl	3000280c <mce_update_cstate_info>
    30003c68:	d2800003 	mov	x3, #0x0                   	// #0
    30003c6c:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    30003c70:	d28000e1 	mov	x1, #0x7                   	// #7
    30003c74:	d28000a0 	mov	x0, #0x5                   	// #5
    30003c78:	97fff9d0 	bl	300023b8 <mce_command_handler>
    30003c7c:	34ffff60 	cbz	w0, 30003c68 <tegra_soc_pwr_domain_suspend+0x108>
    30003c80:	d2800003 	mov	x3, #0x0                   	// #0
    30003c84:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    30003c88:	d28000e1 	mov	x1, #0x7                   	// #7
    30003c8c:	d2800000 	mov	x0, #0x0                   	// #0
    30003c90:	97fff9ca 	bl	300023b8 <mce_command_handler>
    30003c94:	94001d15 	bl	3000b0e8 <tegra186_set_system_suspend_entry>
    30003c98:	17ffffcc 	b	30003bc8 <tegra_soc_pwr_domain_suspend+0x68>

0000000030003c9c <tegra_soc_get_target_pwr_state>:
    30003c9c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    30003ca0:	910003fd 	mov	x29, sp
    30003ca4:	a90153f3 	stp	x19, x20, [sp, #16]
    30003ca8:	2a0003f4 	mov	w20, w0
    30003cac:	a9025bf5 	stp	x21, x22, [sp, #32]
    30003cb0:	aa0103f5 	mov	x21, x1
    30003cb4:	f9001bf7 	str	x23, [sp, #48]
    30003cb8:	2a0203f7 	mov	w23, w2
    30003cbc:	94001309 	bl	300088e0 <plat_my_core_pos>
    30003cc0:	71000a9f 	cmp	w20, #0x2
    30003cc4:	54000161 	b.ne	30003cf0 <tegra_soc_get_target_pwr_state+0x54>  // b.any
    30003cc8:	38604aa0 	ldrb	w0, [x21, w0, uxtw]
    30003ccc:	7100081f 	cmp	w0, #0x2
    30003cd0:	1a9f17f3 	cset	w19, eq  // eq = none
    30003cd4:	531f7a73 	lsl	w19, w19, #1
    30003cd8:	2a1303e0 	mov	w0, w19
    30003cdc:	f9401bf7 	ldr	x23, [sp, #48]
    30003ce0:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003ce4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30003ce8:	a8c67bfd 	ldp	x29, x30, [sp], #96
    30003cec:	d65f03c0 	ret
    30003cf0:	7100069f 	cmp	w20, #0x1
    30003cf4:	54000301 	b.ne	30003d54 <tegra_soc_get_target_pwr_state+0xb8>  // b.any
    30003cf8:	d53800b3 	mrs	x19, mpidr_el1
    30003cfc:	92401e73 	and	x19, x19, #0xff
    30003d00:	940012f8 	bl	300088e0 <plat_my_core_pos>
    30003d04:	a904ffbf 	stp	xzr, xzr, [x29, #72]
    30003d08:	2a0003f6 	mov	w22, w0
    30003d0c:	f9002fbf 	str	xzr, [x29, #88]
    30003d10:	38736ab3 	ldrb	w19, [x21, x19]
    30003d14:	71001e7f 	cmp	w19, #0x7
    30003d18:	54000221 	b.ne	30003d5c <tegra_soc_get_target_pwr_state+0xc0>  // b.any
    30003d1c:	52830180 	mov	w0, #0x180c                	// #6156
    30003d20:	b9005ba0 	str	w0, [x29, #88]
    30003d24:	390173b4 	strb	w20, [x29, #92]
    30003d28:	910123a0 	add	x0, x29, #0x48
    30003d2c:	97fffab8 	bl	3000280c <mce_update_cstate_info>
    30003d30:	d37a7ed6 	ubfiz	x22, x22, #6, #32
    30003d34:	f0000080 	adrp	x0, 30016000 <__STACKS_START__+0x1440>
    30003d38:	91380000 	add	x0, x0, #0xe00
    30003d3c:	d2800003 	mov	x3, #0x0                   	// #0
    30003d40:	b8766802 	ldr	w2, [x0, x22]
    30003d44:	d28000e1 	mov	x1, #0x7                   	// #7
    30003d48:	d2801fc0 	mov	x0, #0xfe                  	// #254
    30003d4c:	97fff99b 	bl	300023b8 <mce_command_handler>
    30003d50:	35fffc40 	cbnz	w0, 30003cd8 <tegra_soc_get_target_pwr_state+0x3c>
    30003d54:	52800013 	mov	w19, #0x0                   	// #0
    30003d58:	17ffffe0 	b	30003cd8 <tegra_soc_get_target_pwr_state+0x3c>
    30003d5c:	7100227f 	cmp	w19, #0x8
    30003d60:	54fffbc1 	b.ne	30003cd8 <tegra_soc_get_target_pwr_state+0x3c>  // b.any
    30003d64:	52800000 	mov	w0, #0x0                   	// #0
    30003d68:	38604aa1 	ldrb	w1, [x21, w0, uxtw]
    30003d6c:	11000400 	add	w0, w0, #0x1
    30003d70:	7100203f 	cmp	w1, #0x8
    30003d74:	1a9f0294 	csel	w20, w20, wzr, eq  // eq = none
    30003d78:	6b0002ff 	cmp	w23, w0
    30003d7c:	54ffff61 	b.ne	30003d68 <tegra_soc_get_target_pwr_state+0xcc>  // b.any
    30003d80:	910123a0 	add	x0, x29, #0x48
    30003d84:	52800021 	mov	w1, #0x1                   	// #1
    30003d88:	34000114 	cbz	w20, 30003da8 <tegra_soc_get_target_pwr_state+0x10c>
    30003d8c:	528000e2 	mov	w2, #0x7                   	// #7
    30003d90:	b9004ba2 	str	w2, [x29, #72]
    30003d94:	390173a1 	strb	w1, [x29, #92]
    30003d98:	97fffa9d 	bl	3000280c <mce_update_cstate_info>
    30003d9c:	d2800003 	mov	x3, #0x0                   	// #0
    30003da0:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    30003da4:	17ffffe8 	b	30003d44 <tegra_soc_get_target_pwr_state+0xa8>
    30003da8:	390173a1 	strb	w1, [x29, #92]
    30003dac:	97fffa98 	bl	3000280c <mce_update_cstate_info>
    30003db0:	17ffffe9 	b	30003d54 <tegra_soc_get_target_pwr_state+0xb8>

0000000030003db4 <tegra_soc_pwr_domain_on>:
    30003db4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003db8:	d3483c01 	ubfx	x1, x0, #8, #8
    30003dbc:	f100043f 	cmp	x1, #0x1
    30003dc0:	910003fd 	mov	x29, sp
    30003dc4:	54000149 	b.ls	30003dec <tegra_soc_pwr_domain_on+0x38>  // b.plast
    30003dc8:	aa0003e2 	mov	x2, x0
    30003dcc:	90000061 	adrp	x1, 3000f000 <__func__.2610+0x16b>
    30003dd0:	90000060 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30003dd4:	91137c21 	add	x1, x1, #0x4df
    30003dd8:	9113dc00 	add	x0, x0, #0x4f7
    30003ddc:	94000d52 	bl	30007324 <tf_printf>
    30003de0:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    30003de4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30003de8:	d65f03c0 	ret
    30003dec:	92401c04 	and	x4, x0, #0xff
    30003df0:	d2800003 	mov	x3, #0x0                   	// #0
    30003df4:	d2800002 	mov	x2, #0x0                   	// #0
    30003df8:	aa010881 	orr	x1, x4, x1, lsl #2
    30003dfc:	d28000c0 	mov	x0, #0x6                   	// #6
    30003e00:	97fff96e 	bl	300023b8 <mce_command_handler>
    30003e04:	52800000 	mov	w0, #0x0                   	// #0
    30003e08:	17fffff7 	b	30003de4 <tegra_soc_pwr_domain_on+0x30>

0000000030003e0c <tegra_soc_pwr_domain_on_finish>:
    30003e0c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30003e10:	910003fd 	mov	x29, sp
    30003e14:	a90153f3 	stp	x19, x20, [sp, #16]
    30003e18:	a902ffbf 	stp	xzr, xzr, [x29, #40]
    30003e1c:	39400813 	ldrb	w19, [x0, #2]
    30003e20:	39400014 	ldrb	w20, [x0]
    30003e24:	f9001fbf 	str	xzr, [x29, #56]
    30003e28:	97fff189 	bl	3000044c <bl31_get_plat_params>
    30003e2c:	d5380001 	mrs	x1, midr_el1
    30003e30:	b9401400 	ldr	w0, [x0, #20]
    30003e34:	7100041f 	cmp	w0, #0x1
    30003e38:	540000e0 	b.eq	30003e54 <tegra_soc_pwr_domain_on_finish+0x48>  // b.none
    30003e3c:	53187c20 	lsr	w0, w1, #24
    30003e40:	f101381f 	cmp	x0, #0x4e
    30003e44:	54000080 	b.eq	30003e54 <tegra_soc_pwr_domain_on_finish+0x48>  // b.none
    30003e48:	d539b040 	mrs	x0, s3_1_c11_c0_2
    30003e4c:	b26b0000 	orr	x0, x0, #0x200000
    30003e50:	d519b040 	msr	s3_1_c11_c0_2, x0
    30003e54:	7100229f 	cmp	w20, #0x8
    30003e58:	540000c1 	b.ne	30003e70 <tegra_soc_pwr_domain_on_finish+0x64>  // b.any
    30003e5c:	52800020 	mov	w0, #0x1                   	// #1
    30003e60:	b9002ba0 	str	w0, [x29, #40]
    30003e64:	3900f3a0 	strb	w0, [x29, #60]
    30003e68:	9100a3a0 	add	x0, x29, #0x28
    30003e6c:	97fffa68 	bl	3000280c <mce_update_cstate_info>
    30003e70:	71000a7f 	cmp	w19, #0x2
    30003e74:	540002e1 	b.ne	30003ed0 <tegra_soc_pwr_domain_on_finish+0xc4>  // b.any
    30003e78:	f0000081 	adrp	x1, 30016000 <__STACKS_START__+0x1440>
    30003e7c:	91378020 	add	x0, x1, #0xde0
    30003e80:	b94de022 	ldr	w2, [x1, #3552]
    30003e84:	d2800d81 	mov	x1, #0x6c                  	// #108
    30003e88:	f2a07581 	movk	x1, #0x3ac, lsl #16
    30003e8c:	b9000022 	str	w2, [x1]
    30003e90:	d281fc01 	mov	x1, #0xfe0                 	// #4064
    30003e94:	f2a075c1 	movk	x1, #0x3ae, lsl #16
    30003e98:	b9400402 	ldr	w2, [x0, #4]
    30003e9c:	b9000022 	str	w2, [x1]
    30003ea0:	b9400801 	ldr	w1, [x0, #8]
    30003ea4:	d2902880 	mov	x0, #0x8144                	// #33092
    30003ea8:	f2a075a0 	movk	x0, #0x3ad, lsl #16
    30003eac:	b9000001 	str	w1, [x0]
    30003eb0:	97fff8f7 	bl	3000228c <tegra_smmu_init>
    30003eb4:	528000e0 	mov	w0, #0x7                   	// #7
    30003eb8:	b9002ba0 	str	w0, [x29, #40]
    30003ebc:	52800020 	mov	w0, #0x1                   	// #1
    30003ec0:	b90033a0 	str	w0, [x29, #48]
    30003ec4:	3900f3a0 	strb	w0, [x29, #60]
    30003ec8:	9100a3a0 	add	x0, x29, #0x28
    30003ecc:	97fffa50 	bl	3000280c <mce_update_cstate_info>
    30003ed0:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003ed4:	52800000 	mov	w0, #0x0                   	// #0
    30003ed8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30003edc:	d65f03c0 	ret

0000000030003ee0 <tegra_soc_pwr_domain_off>:
    30003ee0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003ee4:	910003fd 	mov	x29, sp
    30003ee8:	d5380000 	mrs	x0, midr_el1
    30003eec:	53187c00 	lsr	w0, w0, #24
    30003ef0:	f101381f 	cmp	x0, #0x4e
    30003ef4:	54000041 	b.ne	30003efc <tegra_soc_pwr_domain_off+0x1c>  // b.any
    30003ef8:	94001325 	bl	30008b8c <denver_disable_dco>
    30003efc:	d2800003 	mov	x3, #0x0                   	// #0
    30003f00:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    30003f04:	d28000e1 	mov	x1, #0x7                   	// #7
    30003f08:	d2800000 	mov	x0, #0x0                   	// #0
    30003f0c:	97fff92b 	bl	300023b8 <mce_command_handler>
    30003f10:	52800000 	mov	w0, #0x0                   	// #0
    30003f14:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30003f18:	d65f03c0 	ret

0000000030003f1c <tegra_soc_prepare_system_off>:
    30003f1c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003f20:	52800000 	mov	w0, #0x0                   	// #0
    30003f24:	910003fd 	mov	x29, sp
    30003f28:	97fffa2d 	bl	300027dc <mce_enter_ccplex_state>

0000000030003f2c <tegra_soc_prepare_system_reset>:
    30003f2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30003f30:	52800020 	mov	w0, #0x1                   	// #1
    30003f34:	910003fd 	mov	x29, sp
    30003f38:	97fffa29 	bl	300027dc <mce_enter_ccplex_state>

0000000030003f3c <tegra_soc_pwr_domain_power_down_wfi>:
    30003f3c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30003f40:	910003fd 	mov	x29, sp
    30003f44:	a90153f3 	stp	x19, x20, [sp, #16]
    30003f48:	aa0003f3 	mov	x19, x0
    30003f4c:	f90013f5 	str	x21, [sp, #32]
    30003f50:	97fff13f 	bl	3000044c <bl31_get_plat_params>
    30003f54:	39400a61 	ldrb	w1, [x19, #2]
    30003f58:	12000c21 	and	w1, w1, #0xf
    30003f5c:	7100083f 	cmp	w1, #0x2
    30003f60:	54000601 	b.ne	30004020 <tegra_soc_pwr_domain_power_down_wfi+0xe4>  // b.any
    30003f64:	f9400415 	ldr	x21, [x0, #8]
    30003f68:	94001c56 	bl	3000b0c0 <tegra186_get_cpu_reset_handler_size>
    30003f6c:	aa0003f4 	mov	x20, x0
    30003f70:	97fff44c 	bl	300010a0 <tegra_bpmp_ipc_init>
    30003f74:	340000e0 	cbz	w0, 30003f90 <tegra_soc_pwr_domain_power_down_wfi+0x54>
    30003f78:	90000062 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30003f7c:	90000060 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30003f80:	91147442 	add	x2, x2, #0x51d
    30003f84:	52802421 	mov	w1, #0x121                 	// #289
    30003f88:	9114e000 	add	x0, x0, #0x538
    30003f8c:	94000db0 	bl	3000764c <__assert>
    30003f90:	52800ce0 	mov	w0, #0x67                  	// #103
    30003f94:	97fff48d 	bl	300011c8 <tegra_bpmp_ipc_enable_clock>
    30003f98:	2a0003f3 	mov	w19, w0
    30003f9c:	34000120 	cbz	w0, 30003fc0 <tegra_soc_pwr_domain_power_down_wfi+0x84>
    30003fa0:	90000060 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30003fa4:	9115a000 	add	x0, x0, #0x568
    30003fa8:	94000cdf 	bl	30007324 <tf_printf>
    30003fac:	2a1303e0 	mov	w0, w19
    30003fb0:	f94013f5 	ldr	x21, [sp, #32]
    30003fb4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30003fb8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30003fbc:	d65f03c0 	ret
    30003fc0:	b0000093 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    30003fc4:	929fffe2 	mov	x2, #0xffffffffffff0000    	// #-65536
    30003fc8:	f2ba0002 	movk	x2, #0xd000, lsl #16
    30003fcc:	d2a60000 	mov	x0, #0x30000000            	// #805306368
    30003fd0:	f9458e73 	ldr	x19, [x19, #2840]
    30003fd4:	8b020273 	add	x19, x19, x2
    30003fd8:	2a1303e1 	mov	w1, w19
    30003fdc:	97fffc8d 	bl	30003210 <tegra_se_save_sha256_hash>
    30003fe0:	340000a0 	cbz	w0, 30003ff4 <tegra_soc_pwr_domain_power_down_wfi+0xb8>
    30003fe4:	90000060 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30003fe8:	91162400 	add	x0, x0, #0x589
    30003fec:	94000cce 	bl	30007324 <tf_printf>
    30003ff0:	97ffffcf 	bl	30003f2c <tegra_soc_prepare_system_reset>
    30003ff4:	aa1303e2 	mov	x2, x19
    30003ff8:	d2a60001 	mov	x1, #0x30000000            	// #805306368
    30003ffc:	8b1402a0 	add	x0, x21, x20
    30004000:	940012a7 	bl	30008a9c <tegra_memcpy16>
    30004004:	52800ce0 	mov	w0, #0x67                  	// #103
    30004008:	97fff48d 	bl	3000123c <tegra_bpmp_ipc_disable_clock>
    3000400c:	2a0003f3 	mov	w19, w0
    30004010:	34fffce0 	cbz	w0, 30003fac <tegra_soc_pwr_domain_power_down_wfi+0x70>
    30004014:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004018:	9116cc00 	add	x0, x0, #0x5b3
    3000401c:	17ffffe3 	b	30003fa8 <tegra_soc_pwr_domain_power_down_wfi+0x6c>
    30004020:	52800013 	mov	w19, #0x0                   	// #0
    30004024:	17ffffe2 	b	30003fac <tegra_soc_pwr_domain_power_down_wfi+0x70>

0000000030004028 <plat_get_power_domain_tree_desc>:
    30004028:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    3000402c:	9126c000 	add	x0, x0, #0x9b0
    30004030:	d65f03c0 	ret

0000000030004034 <plat_get_mmio_map>:
    30004034:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004038:	911b4000 	add	x0, x0, #0x6d0
    3000403c:	d65f03c0 	ret

0000000030004040 <plat_get_syscnt_freq2>:
    30004040:	529aca00 	mov	w0, #0xd650                	// #54864
    30004044:	72a03b80 	movk	w0, #0x1dc, lsl #16
    30004048:	d65f03c0 	ret

000000003000404c <plat_get_console_from_id>:
    3000404c:	71001c1f 	cmp	w0, #0x7
    30004050:	540000ac 	b.gt	30004064 <plat_get_console_from_id+0x18>
    30004054:	f0000041 	adrp	x1, 3000f000 <__func__.2610+0x16b>
    30004058:	911ab021 	add	x1, x1, #0x6ac
    3000405c:	b860d820 	ldr	w0, [x1, w0, sxtw #2]
    30004060:	d65f03c0 	ret
    30004064:	52800000 	mov	w0, #0x0                   	// #0
    30004068:	17fffffe 	b	30004060 <plat_get_console_from_id+0x14>

000000003000406c <plat_early_platform_setup>:
    3000406c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004070:	910003fd 	mov	x29, sp
    30004074:	f9000bf3 	str	x19, [sp, #16]
    30004078:	97fff0f5 	bl	3000044c <bl31_get_plat_params>
    3000407c:	aa0003f3 	mov	x19, x0
    30004080:	97fff9f0 	bl	30002840 <mce_verify_firmware_version>
    30004084:	d5380001 	mrs	x1, midr_el1
    30004088:	b9401660 	ldr	w0, [x19, #20]
    3000408c:	7100041f 	cmp	w0, #0x1
    30004090:	540000e0 	b.eq	300040ac <plat_early_platform_setup+0x40>  // b.none
    30004094:	53187c20 	lsr	w0, w1, #24
    30004098:	f101381f 	cmp	x0, #0x4e
    3000409c:	54000080 	b.eq	300040ac <plat_early_platform_setup+0x40>  // b.none
    300040a0:	d539b040 	mrs	x0, s3_1_c11_c0_2
    300040a4:	b26b0000 	orr	x0, x0, #0x200000
    300040a8:	d519b040 	msr	s3_1_c11_c0_2, x0
    300040ac:	f9400bf3 	ldr	x19, [sp, #16]
    300040b0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300040b4:	d65f03c0 	ret

00000000300040b8 <plat_late_platform_setup>:
    300040b8:	d65f03c0 	ret

00000000300040bc <plat_gic_setup>:
    300040bc:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    300040c0:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300040c4:	911a5000 	add	x0, x0, #0x694
    300040c8:	910003fd 	mov	x29, sp
    300040cc:	a901ffa0 	stp	x0, xzr, [x29, #24]
    300040d0:	52800040 	mov	w0, #0x2                   	// #2
    300040d4:	a902ffbf 	stp	xzr, xzr, [x29, #40]
    300040d8:	b9002ba0 	str	w0, [x29, #40]
    300040dc:	910063a0 	add	x0, x29, #0x18
    300040e0:	f9001fbf 	str	xzr, [x29, #56]
    300040e4:	97fff653 	bl	30001a30 <tegra_gic_setup>
    300040e8:	97fff1fd 	bl	300008dc <tegra_fiq_handler_setup>
    300040ec:	a8c47bfd 	ldp	x29, x30, [sp], #64
    300040f0:	d65f03c0 	ret

00000000300040f4 <plat_get_bl31_params>:
    300040f4:	d280ff00 	mov	x0, #0x7f8                 	// #2040
    300040f8:	f2a18720 	movk	x0, #0xc39, lsl #16
    300040fc:	b9400000 	ldr	w0, [x0]
    30004100:	2a0003e0 	mov	w0, w0
    30004104:	d65f03c0 	ret

0000000030004108 <plat_get_bl31_plat_params>:
    30004108:	d280ff80 	mov	x0, #0x7fc                 	// #2044
    3000410c:	f2a18720 	movk	x0, #0xc39, lsl #16
    30004110:	b9400000 	ldr	w0, [x0]
    30004114:	2a0003e0 	mov	w0, w0
    30004118:	d65f03c0 	ret

000000003000411c <plat_core_pos_by_mpidr>:
    3000411c:	d3483c01 	ubfx	x1, x0, #8, #8
    30004120:	92401c00 	and	x0, x0, #0xff
    30004124:	f100043f 	cmp	x1, #0x1
    30004128:	fa439802 	ccmp	x0, #0x3, #0x2, ls  // ls = plast
    3000412c:	540000e8 	b.hi	30004148 <plat_core_pos_by_mpidr+0x2c>  // b.pmore
    30004130:	8b010800 	add	x0, x0, x1, lsl #2
    30004134:	d1000801 	sub	x1, x0, #0x2
    30004138:	f100083f 	cmp	x1, #0x2
    3000413c:	128000c1 	mov	w1, #0xfffffff9            	// #-7
    30004140:	1a812000 	csel	w0, w0, w1, cs  // cs = hs, nlast
    30004144:	d65f03c0 	ret
    30004148:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    3000414c:	17fffffe 	b	30004144 <plat_core_pos_by_mpidr+0x28>

0000000030004150 <plat_relocate_bl32_image>:
    30004150:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004154:	910003fd 	mov	x29, sp
    30004158:	a90153f3 	stp	x19, x20, [sp, #16]
    3000415c:	aa0003f4 	mov	x20, x0
    30004160:	d280ff80 	mov	x0, #0x7fc                 	// #2044
    30004164:	f2a18720 	movk	x0, #0xc39, lsl #16
    30004168:	b9400013 	ldr	w19, [x0]
    3000416c:	52800000 	mov	w0, #0x0                   	// #0
    30004170:	97fff0a9 	bl	30000414 <bl31_plat_get_next_image_ep_info>
    30004174:	f100029f 	cmp	x20, #0x0
    30004178:	fa401804 	ccmp	x0, #0x0, #0x4, ne  // ne = any
    3000417c:	540005a0 	b.eq	30004230 <plat_relocate_bl32_image+0xe0>  // b.none
    30004180:	2a1303e1 	mov	w1, w19
    30004184:	b9401282 	ldr	w2, [x20, #16]
    30004188:	f9400693 	ldr	x19, [x20, #8]
    3000418c:	f9400423 	ldr	x3, [x1, #8]
    30004190:	8b130044 	add	x4, x2, x19
    30004194:	f9400021 	ldr	x1, [x1]
    30004198:	8b010061 	add	x1, x3, x1
    3000419c:	eb01007f 	cmp	x3, x1
    300041a0:	540000e3 	b.cc	300041bc <plat_relocate_bl32_image+0x6c>  // b.lo, b.ul, b.last
    300041a4:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300041a8:	9117f442 	add	x2, x2, #0x5fd
    300041ac:	528026a1 	mov	w1, #0x135                 	// #309
    300041b0:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300041b4:	91185c00 	add	x0, x0, #0x617
    300041b8:	94000d25 	bl	3000764c <__assert>
    300041bc:	eb04027f 	cmp	x19, x4
    300041c0:	540000a3 	b.cc	300041d4 <plat_relocate_bl32_image+0x84>  // b.lo, b.ul, b.last
    300041c4:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300041c8:	528026c1 	mov	w1, #0x136                 	// #310
    300041cc:	9118fc42 	add	x2, x2, #0x63f
    300041d0:	17fffff8 	b	300041b0 <plat_relocate_bl32_image+0x60>
    300041d4:	f9400400 	ldr	x0, [x0, #8]
    300041d8:	eb03001f 	cmp	x0, x3
    300041dc:	540000a8 	b.hi	300041f0 <plat_relocate_bl32_image+0xa0>  // b.pmore
    300041e0:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300041e4:	528026e1 	mov	w1, #0x137                 	// #311
    300041e8:	91195442 	add	x2, x2, #0x655
    300041ec:	17fffff1 	b	300041b0 <plat_relocate_bl32_image+0x60>
    300041f0:	eb01001f 	cmp	x0, x1
    300041f4:	540000a3 	b.cc	30004208 <plat_relocate_bl32_image+0xb8>  // b.lo, b.ul, b.last
    300041f8:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300041fc:	52802701 	mov	w1, #0x138                 	// #312
    30004200:	9119d442 	add	x2, x2, #0x675
    30004204:	17ffffeb 	b	300041b0 <plat_relocate_bl32_image+0x60>
    30004208:	eb13003f 	cmp	x1, x19
    3000420c:	fa448062 	ccmp	x3, x4, #0x2, hi  // hi = pmore
    30004210:	54000103 	b.cc	30004230 <plat_relocate_bl32_image+0xe0>  // b.lo, b.ul, b.last
    30004214:	aa1303e1 	mov	x1, x19
    30004218:	97fff16c 	bl	300007c8 <tegra_memcpy>
    3000421c:	aa1303e0 	mov	x0, x19
    30004220:	b9401281 	ldr	w1, [x20, #16]
    30004224:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004228:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3000422c:	17fff168 	b	300007cc <tegra_zeromem>
    30004230:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004234:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004238:	d65f03c0 	ret

000000003000423c <plat_supports_system_suspend>:
    3000423c:	52800020 	mov	w0, #0x1                   	// #1
    30004240:	d65f03c0 	ret

0000000030004244 <plat_secondary_setup>:
    30004244:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004248:	910003fd 	mov	x29, sp
    3000424c:	a90153f3 	stp	x19, x20, [sp, #16]
    30004250:	97fff07f 	bl	3000044c <bl31_get_plat_params>
    30004254:	aa0003f3 	mov	x19, x0
    30004258:	94001b9e 	bl	3000b0d0 <tegra186_get_cpu_reset_handler_base>
    3000425c:	aa0003f4 	mov	x20, x0
    30004260:	94001b98 	bl	3000b0c0 <tegra186_get_cpu_reset_handler_size>
    30004264:	aa0003e2 	mov	x2, x0
    30004268:	aa1403e1 	mov	x1, x20
    3000426c:	f9400660 	ldr	x0, [x19, #8]
    30004270:	9400120b 	bl	30008a9c <tegra_memcpy16>
    30004274:	d2840082 	mov	x2, #0x2004                	// #8196
    30004278:	f9400660 	ldr	x0, [x19, #8]
    3000427c:	f2a00202 	movk	x2, #0x10, lsl #16
    30004280:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004284:	32000001 	orr	w1, w0, #0x1
    30004288:	b9000041 	str	w1, [x2]
    3000428c:	d360a800 	ubfx	x0, x0, #32, #11
    30004290:	b9000440 	str	w0, [x2, #4]
    30004294:	d280cb02 	mov	x2, #0x658                 	// #1624
    30004298:	f2a18722 	movk	x2, #0xc39, lsl #16
    3000429c:	b9000041 	str	w1, [x2]
    300042a0:	d280cb81 	mov	x1, #0x65c                 	// #1628
    300042a4:	f2a18721 	movk	x1, #0xc39, lsl #16
    300042a8:	b9000020 	str	w0, [x1]
    300042ac:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300042b0:	17fff93c 	b	300027a0 <mce_update_reset_vector>

00000000300042b4 <plat_sip_handler>:
    300042b4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300042b8:	910003fd 	mov	x29, sp
    300042bc:	f9000bf3 	str	x19, [sp, #16]
    300042c0:	aa0603f3 	mov	x19, x6
    300042c4:	37f00260 	tbnz	w0, #30, 30004310 <plat_sip_handler+0x5c>
    300042c8:	92407c25 	and	x5, x1, #0xffffffff
    300042cc:	92407c46 	and	x6, x2, #0xffffffff
    300042d0:	92407c63 	and	x3, x3, #0xffffffff
    300042d4:	32020004 	orr	w4, w0, #0x40000000
    300042d8:	529fe0a7 	mov	w7, #0xff05                	// #65285
    300042dc:	72b85fe7 	movk	w7, #0xc2ff, lsl #16
    300042e0:	6b07009f 	cmp	w4, w7
    300042e4:	540001c8 	b.hi	3000431c <plat_sip_handler+0x68>  // b.pmore
    300042e8:	529fe007 	mov	w7, #0xff00                	// #65280
    300042ec:	72b85fe7 	movk	w7, #0xc2ff, lsl #16
    300042f0:	6b07009f 	cmp	w4, w7
    300042f4:	540001e2 	b.cs	30004330 <plat_sip_handler+0x7c>  // b.hs, b.nlast
    300042f8:	529fc040 	mov	w0, #0xfe02                	// #65026
    300042fc:	72b85fe0 	movk	w0, #0xc2ff, lsl #16
    30004300:	6b00009f 	cmp	w4, w0
    30004304:	540002a0 	b.eq	30004358 <plat_sip_handler+0xa4>  // b.none
    30004308:	12800580 	mov	w0, #0xffffffd3            	// #-45
    3000430c:	14000010 	b	3000434c <plat_sip_handler+0x98>
    30004310:	aa0203e6 	mov	x6, x2
    30004314:	aa0103e5 	mov	x5, x1
    30004318:	17ffffef 	b	300042d4 <plat_sip_handler+0x20>
    3000431c:	52801f21 	mov	w1, #0xf9                  	// #249
    30004320:	72a7a001 	movk	w1, #0x3d00, lsl #16
    30004324:	0b010084 	add	w4, w4, w1
    30004328:	71002c9f 	cmp	w4, #0xb
    3000432c:	54fffee8 	b.hi	30004308 <plat_sip_handler+0x54>  // b.pmore
    30004330:	aa0603e2 	mov	x2, x6
    30004334:	aa0503e1 	mov	x1, x5
    30004338:	92401c00 	and	x0, x0, #0xff
    3000433c:	97fff81f 	bl	300023b8 <mce_command_handler>
    30004340:	93407c00 	sxtw	x0, w0
    30004344:	f9000260 	str	x0, [x19]
    30004348:	52800000 	mov	w0, #0x0                   	// #0
    3000434c:	f9400bf3 	ldr	x19, [sp, #16]
    30004350:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004354:	d65f03c0 	ret
    30004358:	12001c21 	and	w1, w1, #0xff
    3000435c:	53187c42 	lsr	w2, w2, #24
    30004360:	7100103f 	cmp	w1, #0x4
    30004364:	54000188 	b.hi	30004394 <plat_sip_handler+0xe0>  // b.pmore
    30004368:	7101385f 	cmp	w2, #0x4e
    3000436c:	d2a1c0e0 	mov	x0, #0xe070000             	// #235339776
    30004370:	d2a1c0c2 	mov	x2, #0xe060000             	// #235274240
    30004374:	9a820000 	csel	x0, x0, x2, eq  // eq = none
    30004378:	8b214c01 	add	x1, x0, w1, uxtw #3
    3000437c:	b9400022 	ldr	w2, [x1]
    30004380:	b9400420 	ldr	w0, [x1, #4]
    30004384:	2a0203e1 	mov	w1, w2
    30004388:	2a0003e0 	mov	w0, w0
    3000438c:	a9008261 	stp	x1, x0, [x19, #8]
    30004390:	17ffffee 	b	30004348 <plat_sip_handler+0x94>
    30004394:	128002a0 	mov	w0, #0xffffffea            	// #-22
    30004398:	17ffffed 	b	3000434c <plat_sip_handler+0x98>

000000003000439c <plat_get_smmu_ctx>:
    3000439c:	d0000060 	adrp	x0, 30012000 <__RODATA_END__>
    300043a0:	91250000 	add	x0, x0, #0x940
    300043a4:	52808361 	mov	w1, #0x41b                 	// #1051
    300043a8:	b9000401 	str	w1, [x0, #4]
    300043ac:	d65f03c0 	ret

00000000300043b0 <plat_get_num_smmu_devices>:
    300043b0:	52800020 	mov	w0, #0x1                   	// #1
    300043b4:	d65f03c0 	ret

00000000300043b8 <get_arm_std_svc_args>:
    300043b8:	529ffc01 	mov	w1, #0xffe0                	// #65504
    300043bc:	6b01001f 	cmp	w0, w1
    300043c0:	54000120 	b.eq	300043e4 <get_arm_std_svc_args+0x2c>  // b.none
    300043c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300043c8:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300043cc:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300043d0:	9129c042 	add	x2, x2, #0xa70
    300043d4:	910003fd 	mov	x29, sp
    300043d8:	52800661 	mov	w1, #0x33                  	// #51
    300043dc:	912a2800 	add	x0, x0, #0xa8a
    300043e0:	94000c9b 	bl	3000764c <__assert>
    300043e4:	90000080 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300043e8:	9128a000 	add	x0, x0, #0xa28
    300043ec:	d65f03c0 	ret

00000000300043f0 <bl31_prepare_next_image_entry>:
    300043f0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300043f4:	910003fd 	mov	x29, sp
    300043f8:	a90153f3 	stp	x19, x20, [sp, #16]
    300043fc:	f90013f5 	str	x21, [sp, #32]
    30004400:	d5380400 	mrs	x0, id_aa64pfr0_el1
    30004404:	d3441c00 	ubfx	x0, x0, #4, #4
    30004408:	f100041f 	cmp	x0, #0x1
    3000440c:	540000a1 	b.ne	30004420 <bl31_prepare_next_image_entry+0x30>  // b.any
    30004410:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004414:	91271c00 	add	x0, x0, #0x9c7
    30004418:	94000bc3 	bl	30007324 <tf_printf>
    3000441c:	94001d76 	bl	3000b9f4 <do_panic>
    30004420:	90000080 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30004424:	b94a2015 	ldr	w21, [x0, #2592]
    30004428:	2a1503e0 	mov	w0, w21
    3000442c:	97ffeffa 	bl	30000414 <bl31_plat_get_next_image_ep_info>
    30004430:	aa0003f4 	mov	x20, x0
    30004434:	b50000e0 	cbnz	x0, 30004450 <bl31_prepare_next_image_entry+0x60>
    30004438:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000443c:	91287842 	add	x2, x2, #0xa1e
    30004440:	52801481 	mov	w1, #0xa4                  	// #164
    30004444:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004448:	912a2800 	add	x0, x0, #0xa8a
    3000444c:	94000c80 	bl	3000764c <__assert>
    30004450:	b9400413 	ldr	w19, [x0, #4]
    30004454:	12000273 	and	w19, w19, #0x1
    30004458:	6b15027f 	cmp	w19, w21
    3000445c:	540000a0 	b.eq	30004470 <bl31_prepare_next_image_entry+0x80>  // b.none
    30004460:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004464:	528014a1 	mov	w1, #0xa5                  	// #165
    30004468:	9128d842 	add	x2, x2, #0xa36
    3000446c:	17fffff6 	b	30004444 <bl31_prepare_next_image_entry+0x54>
    30004470:	94000b8f 	bl	300072ac <print_entry_point_info>
    30004474:	aa1403e0 	mov	x0, x20
    30004478:	94000202 	bl	30004c80 <cm_init_my_context>
    3000447c:	2a1303e0 	mov	w0, w19
    30004480:	f94013f5 	ldr	x21, [sp, #32]
    30004484:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004488:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3000448c:	14000208 	b	30004cac <cm_prepare_el3_exit>

0000000030004490 <bl31_main>:
    30004490:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004494:	90000081 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30004498:	910003fd 	mov	x29, sp
    3000449c:	f9459421 	ldr	x1, [x1, #2856]
    300044a0:	f9000bf3 	str	x19, [sp, #16]
    300044a4:	f0000053 	adrp	x19, 3000f000 <__func__.2610+0x16b>
    300044a8:	9126d273 	add	x19, x19, #0x9b4
    300044ac:	aa1303e0 	mov	x0, x19
    300044b0:	94000b9d 	bl	30007324 <tf_printf>
    300044b4:	90000081 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    300044b8:	aa1303e0 	mov	x0, x19
    300044bc:	f9459c21 	ldr	x1, [x1, #2872]
    300044c0:	94000b99 	bl	30007324 <tf_printf>
    300044c4:	97ffefe5 	bl	30000458 <bl31_platform_setup>
    300044c8:	940001e2 	bl	30004c50 <cm_init>
    300044cc:	940000cd 	bl	30004800 <runtime_svc_init>
    300044d0:	f0000080 	adrp	x0, 30017000 <bl32_init>
    300044d4:	f9400000 	ldr	x0, [x0]
    300044d8:	b4000040 	cbz	x0, 300044e0 <bl31_main+0x50>
    300044dc:	d63f0000 	blr	x0
    300044e0:	97ffffc4 	bl	300043f0 <bl31_prepare_next_image_entry>
    300044e4:	940010e2 	bl	3000886c <console_flush>
    300044e8:	f9400bf3 	ldr	x19, [sp, #16]
    300044ec:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300044f0:	17ffefea 	b	30000498 <bl31_plat_runtime_setup>

00000000300044f4 <bl31_register_bl32_init>:
    300044f4:	f0000081 	adrp	x1, 30017000 <bl32_init>
    300044f8:	f9000020 	str	x0, [x1]
    300044fc:	d65f03c0 	ret

0000000030004500 <set_scr_el3_from_rm>:
    30004500:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30004504:	1ac22421 	lsr	w1, w1, w2
    30004508:	910003fd 	mov	x29, sp
    3000450c:	a90153f3 	stp	x19, x20, [sp, #16]
    30004510:	2a0203f4 	mov	w20, w2
    30004514:	a9025bf5 	stp	x21, x22, [sp, #32]
    30004518:	2a0003f3 	mov	w19, w0
    3000451c:	12000035 	and	w21, w1, #0x1
    30004520:	2a0203e1 	mov	w1, w2
    30004524:	97fff58d 	bl	30001b58 <plat_interrupt_type_to_line>
    30004528:	2a0003f6 	mov	w22, w0
    3000452c:	d28000c0 	mov	x0, #0x6                   	// #6
    30004530:	9b007e73 	mul	x19, x19, x0
    30004534:	f0000080 	adrp	x0, 30017000 <bl32_init>
    30004538:	91002000 	add	x0, x0, #0x8
    3000453c:	8b344273 	add	x19, x19, w20, uxtw
    30004540:	8b130813 	add	x19, x0, x19, lsl #2
    30004544:	1ad622a0 	lsl	w0, w21, w22
    30004548:	b9000e60 	str	w0, [x19, #12]
    3000454c:	2a1403e0 	mov	w0, w20
    30004550:	9400006f 	bl	3000470c <cm_get_context>
    30004554:	b4000100 	cbz	x0, 30004574 <set_scr_el3_from_rm+0x74>
    30004558:	2a1503e2 	mov	w2, w21
    3000455c:	2a1603e1 	mov	w1, w22
    30004560:	2a1403e0 	mov	w0, w20
    30004564:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004568:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000456c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30004570:	14000242 	b	30004e78 <cm_write_scr_el3_bit>
    30004574:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004578:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000457c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30004580:	d65f03c0 	ret

0000000030004584 <get_scr_el3_from_routing_model>:
    30004584:	7100041f 	cmp	w0, #0x1
    30004588:	54000129 	b.ls	300045ac <get_scr_el3_from_routing_model+0x28>  // b.plast
    3000458c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004590:	d0000042 	adrp	x2, 3000e000 <__TEXT_END__>
    30004594:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004598:	91221442 	add	x2, x2, #0x885
    3000459c:	910003fd 	mov	x29, sp
    300045a0:	52800b21 	mov	w1, #0x59                  	// #89
    300045a4:	912a6c00 	add	x0, x0, #0xa9b
    300045a8:	94000c29 	bl	3000764c <__assert>
    300045ac:	f0000081 	adrp	x1, 30017000 <bl32_init>
    300045b0:	91002022 	add	x2, x1, #0x8
    300045b4:	2a0003e1 	mov	w1, w0
    300045b8:	8b010840 	add	x0, x2, x1, lsl #2
    300045bc:	8b010843 	add	x3, x2, x1, lsl #2
    300045c0:	8b010841 	add	x1, x2, x1, lsl #2
    300045c4:	b9403c00 	ldr	w0, [x0, #60]
    300045c8:	b9400c63 	ldr	w3, [x3, #12]
    300045cc:	b9402421 	ldr	w1, [x1, #36]
    300045d0:	2a030000 	orr	w0, w0, w3
    300045d4:	2a010000 	orr	w0, w0, w1
    300045d8:	d65f03c0 	ret

00000000300045dc <set_routing_model>:
    300045dc:	721e7803 	ands	w3, w0, #0xfffffffd
    300045e0:	54000060 	b.eq	300045ec <set_routing_model+0x10>  // b.none
    300045e4:	7100041f 	cmp	w0, #0x1
    300045e8:	54000421 	b.ne	3000466c <set_routing_model+0x90>  // b.any
    300045ec:	12000422 	and	w2, w1, #0x3
    300045f0:	35000060 	cbnz	w0, 300045fc <set_routing_model+0x20>
    300045f4:	51000842 	sub	w2, w2, #0x2
    300045f8:	14000002 	b	30004600 <set_routing_model+0x24>
    300045fc:	35000343 	cbnz	w3, 30004664 <set_routing_model+0x88>
    30004600:	7100045f 	cmp	w2, #0x1
    30004604:	54000348 	b.hi	3000466c <set_routing_model+0x90>  // b.pmore
    30004608:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3000460c:	2a0003e0 	mov	w0, w0
    30004610:	d2800302 	mov	x2, #0x18                  	// #24
    30004614:	910003fd 	mov	x29, sp
    30004618:	a90153f3 	stp	x19, x20, [sp, #16]
    3000461c:	2a0103f4 	mov	w20, w1
    30004620:	f0000081 	adrp	x1, 30017000 <bl32_init>
    30004624:	91002021 	add	x1, x1, #0x8
    30004628:	aa0003f3 	mov	x19, x0
    3000462c:	9b020400 	madd	x0, x0, x2, x1
    30004630:	2a1403e1 	mov	w1, w20
    30004634:	52800002 	mov	w2, #0x0                   	// #0
    30004638:	b9000814 	str	w20, [x0, #8]
    3000463c:	2a1303e0 	mov	w0, w19
    30004640:	97ffffb0 	bl	30004500 <set_scr_el3_from_rm>
    30004644:	2a1403e1 	mov	w1, w20
    30004648:	2a1303e0 	mov	w0, w19
    3000464c:	52800022 	mov	w2, #0x1                   	// #1
    30004650:	97ffffac 	bl	30004500 <set_scr_el3_from_rm>
    30004654:	52800000 	mov	w0, #0x0                   	// #0
    30004658:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000465c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004660:	d65f03c0 	ret
    30004664:	7100041f 	cmp	w0, #0x1
    30004668:	54fffc60 	b.eq	300045f4 <set_routing_model+0x18>  // b.none
    3000466c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    30004670:	d65f03c0 	ret

0000000030004674 <register_interrupt_type_handler>:
    30004674:	b40002e1 	cbz	x1, 300046d0 <register_interrupt_type_handler+0x5c>
    30004678:	721e745f 	tst	w2, #0xfffffffc
    3000467c:	540002a1 	b.ne	300046d0 <register_interrupt_type_handler+0x5c>  // b.any
    30004680:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30004684:	910003fd 	mov	x29, sp
    30004688:	a90153f3 	stp	x19, x20, [sp, #16]
    3000468c:	2a0003f3 	mov	w19, w0
    30004690:	f90013f5 	str	x21, [sp, #32]
    30004694:	aa0103f5 	mov	x21, x1
    30004698:	d2800301 	mov	x1, #0x18                  	// #24
    3000469c:	f0000094 	adrp	x20, 30017000 <bl32_init>
    300046a0:	91002294 	add	x20, x20, #0x8
    300046a4:	9b017e73 	mul	x19, x19, x1
    300046a8:	f8736a81 	ldr	x1, [x20, x19]
    300046ac:	b5000161 	cbnz	x1, 300046d8 <register_interrupt_type_handler+0x64>
    300046b0:	2a0203e1 	mov	w1, w2
    300046b4:	97ffffca 	bl	300045dc <set_routing_model>
    300046b8:	35000040 	cbnz	w0, 300046c0 <register_interrupt_type_handler+0x4c>
    300046bc:	f8336a95 	str	x21, [x20, x19]
    300046c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300046c4:	f94013f5 	ldr	x21, [sp, #32]
    300046c8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300046cc:	d65f03c0 	ret
    300046d0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    300046d4:	d65f03c0 	ret
    300046d8:	12800480 	mov	w0, #0xffffffdb            	// #-37
    300046dc:	17fffff9 	b	300046c0 <register_interrupt_type_handler+0x4c>

00000000300046e0 <get_interrupt_type_handler>:
    300046e0:	7100081f 	cmp	w0, #0x2
    300046e4:	54000108 	b.hi	30004704 <get_interrupt_type_handler+0x24>  // b.pmore
    300046e8:	2a0003e0 	mov	w0, w0
    300046ec:	d2800301 	mov	x1, #0x18                  	// #24
    300046f0:	9b017c00 	mul	x0, x0, x1
    300046f4:	f0000081 	adrp	x1, 30017000 <bl32_init>
    300046f8:	91002021 	add	x1, x1, #0x8
    300046fc:	f8606820 	ldr	x0, [x1, x0]
    30004700:	d65f03c0 	ret
    30004704:	d2800000 	mov	x0, #0x0                   	// #0
    30004708:	17fffffe 	b	30004700 <get_interrupt_type_handler+0x20>

000000003000470c <cm_get_context>:
    3000470c:	7100041f 	cmp	w0, #0x1
    30004710:	54000129 	b.ls	30004734 <cm_get_context+0x28>  // b.plast
    30004714:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004718:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000471c:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004720:	912ac442 	add	x2, x2, #0xab1
    30004724:	910003fd 	mov	x29, sp
    30004728:	528002e1 	mov	w1, #0x17                  	// #23
    3000472c:	912b3800 	add	x0, x0, #0xace
    30004730:	94000bc7 	bl	3000764c <__assert>
    30004734:	d53ed041 	mrs	x1, tpidr_el3
    30004738:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    3000473c:	d65f03c0 	ret

0000000030004740 <cm_set_context>:
    30004740:	7100043f 	cmp	w1, #0x1
    30004744:	54000129 	b.ls	30004768 <cm_set_context+0x28>  // b.plast
    30004748:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000474c:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004750:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004754:	912ac442 	add	x2, x2, #0xab1
    30004758:	910003fd 	mov	x29, sp
    3000475c:	52800441 	mov	w1, #0x22                  	// #34
    30004760:	912b3800 	add	x0, x0, #0xace
    30004764:	94000bba 	bl	3000764c <__assert>
    30004768:	d53ed042 	mrs	x2, tpidr_el3
    3000476c:	f8215840 	str	x0, [x2, w1, uxtw #3]
    30004770:	d65f03c0 	ret

0000000030004774 <cm_get_context_by_index>:
    30004774:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004778:	7100043f 	cmp	w1, #0x1
    3000477c:	910003fd 	mov	x29, sp
    30004780:	f9000bf3 	str	x19, [sp, #16]
    30004784:	540000e9 	b.ls	300047a0 <cm_get_context_by_index+0x2c>  // b.plast
    30004788:	d0000042 	adrp	x2, 3000e000 <__TEXT_END__>
    3000478c:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004790:	91221442 	add	x2, x2, #0x885
    30004794:	52800601 	mov	w1, #0x30                  	// #48
    30004798:	912b3800 	add	x0, x0, #0xace
    3000479c:	94000bac 	bl	3000764c <__assert>
    300047a0:	2a0103f3 	mov	w19, w1
    300047a4:	94001b3e 	bl	3000b49c <_cpu_data_by_index>
    300047a8:	f8735800 	ldr	x0, [x0, w19, uxtw #3]
    300047ac:	f9400bf3 	ldr	x19, [sp, #16]
    300047b0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300047b4:	d65f03c0 	ret

00000000300047b8 <cm_set_context_by_index>:
    300047b8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300047bc:	7100045f 	cmp	w2, #0x1
    300047c0:	910003fd 	mov	x29, sp
    300047c4:	a90153f3 	stp	x19, x20, [sp, #16]
    300047c8:	540000e9 	b.ls	300047e4 <cm_set_context_by_index+0x2c>  // b.plast
    300047cc:	d0000042 	adrp	x2, 3000e000 <__TEXT_END__>
    300047d0:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300047d4:	91221442 	add	x2, x2, #0x885
    300047d8:	52800781 	mov	w1, #0x3c                  	// #60
    300047dc:	912b3800 	add	x0, x0, #0xace
    300047e0:	94000b9b 	bl	3000764c <__assert>
    300047e4:	2a0203f3 	mov	w19, w2
    300047e8:	aa0103f4 	mov	x20, x1
    300047ec:	94001b2c 	bl	3000b49c <_cpu_data_by_index>
    300047f0:	f8335814 	str	x20, [x0, w19, uxtw #3]
    300047f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    300047f8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300047fc:	d65f03c0 	ret

0000000030004800 <runtime_svc_init>:
    30004800:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30004804:	910003fd 	mov	x29, sp
    30004808:	a90153f3 	stp	x19, x20, [sp, #16]
    3000480c:	90000094 	adrp	x20, 30014000 <tegra186_smmu_context+0x16c0>
    30004810:	a9025bf5 	stp	x21, x22, [sp, #32]
    30004814:	f9459294 	ldr	x20, [x20, #2848]
    30004818:	a90363f7 	stp	x23, x24, [sp, #48]
    3000481c:	a9046bf9 	stp	x25, x26, [sp, #64]
    30004820:	f13ffe9f 	cmp	x20, #0xfff
    30004824:	540000e9 	b.ls	30004840 <runtime_svc_init+0x40>  // b.plast
    30004828:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000482c:	912c2c42 	add	x2, x2, #0xb0b
    30004830:	52800e01 	mov	w1, #0x70                  	// #112
    30004834:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004838:	912bd800 	add	x0, x0, #0xaf6
    3000483c:	94000b84 	bl	3000764c <__assert>
    30004840:	f1007e9f 	cmp	x20, #0x1f
    30004844:	54000229 	b.ls	30004888 <runtime_svc_init+0x88>  // b.plast
    30004848:	90000096 	adrp	x22, 30014000 <tegra186_smmu_context+0x16c0>
    3000484c:	d2801002 	mov	x2, #0x80                  	// #128
    30004850:	12800001 	mov	w1, #0xffffffff            	// #-1
    30004854:	f0000097 	adrp	x23, 30017000 <bl32_init>
    30004858:	f9459ad6 	ldr	x22, [x22, #2864]
    3000485c:	f0000058 	adrp	x24, 3000f000 <__func__.2610+0x16b>
    30004860:	d345fe94 	lsr	x20, x20, #5
    30004864:	912d6718 	add	x24, x24, #0xb59
    30004868:	aa1603e0 	mov	x0, x22
    3000486c:	94000b82 	bl	30007674 <memset>
    30004870:	90000080 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30004874:	52800015 	mov	w21, #0x0                   	// #0
    30004878:	f945a000 	ldr	x0, [x0, #2880]
    3000487c:	f9002ae0 	str	x0, [x23, #80]
    30004880:	eb35029f 	cmp	x20, w21, uxtb
    30004884:	540000e8 	b.hi	300048a0 <runtime_svc_init+0xa0>  // b.pmore
    30004888:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000488c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30004890:	a94363f7 	ldp	x23, x24, [sp, #48]
    30004894:	a9446bf9 	ldp	x25, x26, [sp, #64]
    30004898:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3000489c:	d65f03c0 	ret
    300048a0:	f9402afa 	ldr	x26, [x23, #80]
    300048a4:	d37b1eb9 	ubfiz	x25, x21, #5, #8
    300048a8:	ab190353 	adds	x19, x26, x25
    300048ac:	540001c0 	b.eq	300048e4 <runtime_svc_init+0xe4>  // b.none
    300048b0:	39400660 	ldrb	w0, [x19, #1]
    300048b4:	38796b41 	ldrb	w1, [x26, x25]
    300048b8:	6b00003f 	cmp	w1, w0
    300048bc:	54000148 	b.hi	300048e4 <runtime_svc_init+0xe4>  // b.pmore
    300048c0:	7100fc1f 	cmp	w0, #0x3f
    300048c4:	54000108 	b.hi	300048e4 <runtime_svc_init+0xe4>  // b.pmore
    300048c8:	39400a60 	ldrb	w0, [x19, #2]
    300048cc:	7100041f 	cmp	w0, #0x1
    300048d0:	540000a8 	b.hi	300048e4 <runtime_svc_init+0xe4>  // b.pmore
    300048d4:	f9400a60 	ldr	x0, [x19, #16]
    300048d8:	b5000100 	cbnz	x0, 300048f8 <runtime_svc_init+0xf8>
    300048dc:	f9400e60 	ldr	x0, [x19, #24]
    300048e0:	b50001c0 	cbnz	x0, 30004918 <runtime_svc_init+0x118>
    300048e4:	aa1303e1 	mov	x1, x19
    300048e8:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300048ec:	912ca400 	add	x0, x0, #0xb29
    300048f0:	94000a8d 	bl	30007324 <tf_printf>
    300048f4:	94001c40 	bl	3000b9f4 <do_panic>
    300048f8:	d63f0000 	blr	x0
    300048fc:	340000e0 	cbz	w0, 30004918 <runtime_svc_init+0x118>
    30004900:	f9400661 	ldr	x1, [x19, #8]
    30004904:	aa1803e0 	mov	x0, x24
    30004908:	94000a87 	bl	30007324 <tf_printf>
    3000490c:	110006b5 	add	w21, w21, #0x1
    30004910:	12001eb5 	and	w21, w21, #0xff
    30004914:	17ffffdb 	b	30004880 <runtime_svc_init+0x80>
    30004918:	39400a60 	ldrb	w0, [x19, #2]
    3000491c:	38796b42 	ldrb	w2, [x26, x25]
    30004920:	531a0001 	ubfiz	w1, w0, #6, #1
    30004924:	39400660 	ldrb	w0, [x19, #1]
    30004928:	12001442 	and	w2, w2, #0x3f
    3000492c:	12001400 	and	w0, w0, #0x3f
    30004930:	2a010042 	orr	w2, w2, w1
    30004934:	2a010000 	orr	w0, w0, w1
    30004938:	6b00005f 	cmp	w2, w0
    3000493c:	540000a9 	b.ls	30004950 <runtime_svc_init+0x150>  // b.plast
    30004940:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004944:	528015e1 	mov	w1, #0xaf                  	// #175
    30004948:	912e2442 	add	x2, x2, #0xb89
    3000494c:	17ffffba 	b	30004834 <runtime_svc_init+0x34>
    30004950:	38224ad5 	strb	w21, [x22, w2, uxtw]
    30004954:	11000442 	add	w2, w2, #0x1
    30004958:	6b02001f 	cmp	w0, w2
    3000495c:	54ffffa2 	b.cs	30004950 <runtime_svc_init+0x150>  // b.hs, b.nlast
    30004960:	17ffffeb 	b	3000490c <runtime_svc_init+0x10c>

0000000030004964 <arm_arch_svc_smc_handler>:
    30004964:	320107e2 	mov	w2, #0x80000001            	// #-2147483647
    30004968:	6b02001f 	cmp	w0, w2
    3000496c:	54000240 	b.eq	300049b4 <arm_arch_svc_smc_handler+0x50>  // b.none
    30004970:	540000c8 	b.hi	30004988 <arm_arch_svc_smc_handler+0x24>  // b.pmore
    30004974:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
    30004978:	6b01001f 	cmp	w0, w1
    3000497c:	54000160 	b.eq	300049a8 <arm_arch_svc_smc_handler+0x44>  // b.none
    30004980:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    30004984:	1400000a 	b	300049ac <arm_arch_svc_smc_handler+0x48>
    30004988:	52900021 	mov	w1, #0x8001                	// #32769
    3000498c:	72afffe1 	movk	w1, #0x7fff, lsl #16
    30004990:	0b010000 	add	w0, w0, w1
    30004994:	7100041f 	cmp	w0, #0x1
    30004998:	54ffff48 	b.hi	30004980 <arm_arch_svc_smc_handler+0x1c>  // b.pmore
    3000499c:	f90000df 	str	xzr, [x6]
    300049a0:	d2800000 	mov	x0, #0x0                   	// #0
    300049a4:	d65f03c0 	ret
    300049a8:	320083e0 	mov	w0, #0x10001               	// #65537
    300049ac:	f90000c0 	str	x0, [x6]
    300049b0:	17fffffc 	b	300049a0 <arm_arch_svc_smc_handler+0x3c>
    300049b4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300049b8:	32013fe0 	mov	w0, #0x80007fff            	// #-2147450881
    300049bc:	eb00003f 	cmp	x1, x0
    300049c0:	910003fd 	mov	x29, sp
    300049c4:	f9000bf3 	str	x19, [sp, #16]
    300049c8:	aa0603f3 	mov	x19, x6
    300049cc:	540001e0 	b.eq	30004a08 <arm_arch_svc_smc_handler+0xa4>  // b.none
    300049d0:	540000e8 	b.hi	300049ec <arm_arch_svc_smc_handler+0x88>  // b.pmore
    300049d4:	b26183e0 	mov	x0, #0xffffffff80000000    	// #-2147483648
    300049d8:	8b000021 	add	x1, x1, x0
    300049dc:	f100043f 	cmp	x1, #0x1
    300049e0:	54000229 	b.ls	30004a24 <arm_arch_svc_smc_handler+0xc0>  // b.plast
    300049e4:	12800000 	mov	w0, #0xffffffff            	// #-1
    300049e8:	14000009 	b	30004a0c <arm_arch_svc_smc_handler+0xa8>
    300049ec:	320183e0 	mov	w0, #0x80008000            	// #-2147450880
    300049f0:	eb00003f 	cmp	x1, x0
    300049f4:	54ffff81 	b.ne	300049e4 <arm_arch_svc_smc_handler+0x80>  // b.any
    300049f8:	94001af4 	bl	3000b5c8 <check_wa_cve_2017_5715>
    300049fc:	7100001f 	cmp	w0, #0x0
    30004a00:	1a9f17e0 	cset	w0, eq  // eq = none
    30004a04:	14000002 	b	30004a0c <arm_arch_svc_smc_handler+0xa8>
    30004a08:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30004a0c:	93407c00 	sxtw	x0, w0
    30004a10:	f9000260 	str	x0, [x19]
    30004a14:	d2800000 	mov	x0, #0x0                   	// #0
    30004a18:	f9400bf3 	ldr	x19, [sp, #16]
    30004a1c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004a20:	d65f03c0 	ret
    30004a24:	52800000 	mov	w0, #0x0                   	// #0
    30004a28:	17fffff9 	b	30004a0c <arm_arch_svc_smc_handler+0xa8>

0000000030004a2c <std_svc_smc_handler>:
    30004a2c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004a30:	721b281f 	tst	w0, #0xffe0
    30004a34:	910003fd 	mov	x29, sp
    30004a38:	f9000bf3 	str	x19, [sp, #16]
    30004a3c:	aa0603f3 	mov	x19, x6
    30004a40:	540000e1 	b.ne	30004a5c <std_svc_smc_handler+0x30>  // b.any
    30004a44:	94000660 	bl	300063c4 <psci_smc_handler>
    30004a48:	f9000260 	str	x0, [x19]
    30004a4c:	d2800000 	mov	x0, #0x0                   	// #0
    30004a50:	f9400bf3 	ldr	x19, [sp, #16]
    30004a54:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004a58:	d65f03c0 	ret
    30004a5c:	2a0003e9 	mov	w9, w0
    30004a60:	529fe020 	mov	w0, #0xff01                	// #65281
    30004a64:	72b08000 	movk	w0, #0x8400, lsl #16
    30004a68:	6b00013f 	cmp	w9, w0
    30004a6c:	54000140 	b.eq	30004a94 <std_svc_smc_handler+0x68>  // b.none
    30004a70:	11000800 	add	w0, w0, #0x2
    30004a74:	6b00013f 	cmp	w9, w0
    30004a78:	54000200 	b.eq	30004ab8 <std_svc_smc_handler+0x8c>  // b.none
    30004a7c:	529fe000 	mov	w0, #0xff00                	// #65280
    30004a80:	72b08000 	movk	w0, #0x8400, lsl #16
    30004a84:	6b00013f 	cmp	w9, w0
    30004a88:	d2800240 	mov	x0, #0x12                  	// #18
    30004a8c:	da9f0000 	csinv	x0, x0, xzr, eq  // eq = none
    30004a90:	17ffffee 	b	30004a48 <std_svc_smc_handler+0x1c>
    30004a94:	d2920b60 	mov	x0, #0x905b                	// #36955
    30004a98:	f2a211a0 	movk	x0, #0x108d, lsl #16
    30004a9c:	f9000cc0 	str	x0, [x6, #24]
    30004aa0:	d29ffd60 	mov	x0, #0xffeb                	// #65515
    30004aa4:	f90008c0 	str	x0, [x6, #16]
    30004aa8:	d2801fe0 	mov	x0, #0xff                  	// #255
    30004aac:	f90004c0 	str	x0, [x6, #8]
    30004ab0:	d2801ee0 	mov	x0, #0xf7                  	// #247
    30004ab4:	17ffffe5 	b	30004a48 <std_svc_smc_handler+0x1c>
    30004ab8:	d2800020 	mov	x0, #0x1                   	// #1
    30004abc:	a90000df 	stp	xzr, x0, [x6]
    30004ac0:	17ffffe3 	b	30004a4c <std_svc_smc_handler+0x20>

0000000030004ac4 <std_svc_setup>:
    30004ac4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004ac8:	529ffc00 	mov	w0, #0xffe0                	// #65504
    30004acc:	910003fd 	mov	x29, sp
    30004ad0:	97fffe3a 	bl	300043b8 <get_arm_std_svc_args>
    30004ad4:	b50000e0 	cbnz	x0, 30004af0 <std_svc_setup+0x2c>
    30004ad8:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004adc:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004ae0:	912eac42 	add	x2, x2, #0xbab
    30004ae4:	528003e1 	mov	w1, #0x1f                  	// #31
    30004ae8:	912ee400 	add	x0, x0, #0xbb9
    30004aec:	94000ad8 	bl	3000764c <__assert>
    30004af0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30004af4:	1400068a 	b	3000651c <psci_setup>

0000000030004af8 <cm_init_context_common>:
    30004af8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30004afc:	910003fd 	mov	x29, sp
    30004b00:	a90153f3 	stp	x19, x20, [sp, #16]
    30004b04:	a9025bf5 	stp	x21, x22, [sp, #32]
    30004b08:	b50000e0 	cbnz	x0, 30004b24 <cm_init_context_common+0x2c>
    30004b0c:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004b10:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004b14:	912f8842 	add	x2, x2, #0xbe2
    30004b18:	52800841 	mov	w1, #0x42                  	// #66
    30004b1c:	912fb800 	add	x0, x0, #0xbee
    30004b20:	94000acb 	bl	3000764c <__assert>
    30004b24:	aa0103f5 	mov	x21, x1
    30004b28:	aa0003f4 	mov	x20, x0
    30004b2c:	d2804601 	mov	x1, #0x230                 	// #560
    30004b30:	b94006b6 	ldr	w22, [x21, #4]
    30004b34:	94001c27 	bl	3000bbd0 <zeromem>
    30004b38:	120002d6 	and	w22, w22, #0x1
    30004b3c:	d53e1101 	mrs	x1, scr_el3
    30004b40:	1281a0e0 	mov	w0, #0xfffff2f8            	// #-3336
    30004b44:	0a010000 	and	w0, w0, w1
    30004b48:	34000056 	cbz	w22, 30004b50 <cm_init_context_common+0x58>
    30004b4c:	32000000 	orr	w0, w0, #0x1
    30004b50:	b94012a1 	ldr	w1, [x21, #16]
    30004b54:	37200041 	tbnz	w1, #4, 30004b5c <cm_init_context_common+0x64>
    30004b58:	32160000 	orr	w0, w0, #0x400
    30004b5c:	b94006a1 	ldr	w1, [x21, #4]
    30004b60:	36100041 	tbz	w1, #2, 30004b68 <cm_init_context_common+0x70>
    30004b64:	32150000 	orr	w0, w0, #0x800
    30004b68:	121c7813 	and	w19, w0, #0xfffffff7
    30004b6c:	2a1603e0 	mov	w0, w22
    30004b70:	97fffe85 	bl	30004584 <get_scr_el3_from_routing_model>
    30004b74:	2a000260 	orr	w0, w19, w0
    30004b78:	b94006a1 	ldr	w1, [x21, #4]
    30004b7c:	b94012a2 	ldr	w2, [x21, #16]
    30004b80:	53081c21 	lsl	w1, w1, #24
    30004b84:	12070021 	and	w1, w1, #0x2000000
    30004b88:	37200322 	tbnz	w2, #4, 30004bec <cm_init_context_common+0xf4>
    30004b8c:	52810003 	mov	w3, #0x800                 	// #2048
    30004b90:	72a61a03 	movk	w3, #0x30d0, lsl #16
    30004b94:	2a030021 	orr	w1, w1, w3
    30004b98:	d3420c43 	ubfx	x3, x2, #2, #2
    30004b9c:	7100087f 	cmp	w3, #0x2
    30004ba0:	54000041 	b.ne	30004ba8 <cm_init_context_common+0xb0>  // b.any
    30004ba4:	32180000 	orr	w0, w0, #0x100
    30004ba8:	f9009a81 	str	x1, [x20, #304]
    30004bac:	d5381021 	mrs	x1, actlr_el1
    30004bb0:	f9009e81 	str	x1, [x20, #312]
    30004bb4:	35000076 	cbnz	w22, 30004bc0 <cm_init_context_common+0xc8>
    30004bb8:	d2800c01 	mov	x1, #0x60                  	// #96
    30004bbc:	f900ea81 	str	x1, [x20, #464]
    30004bc0:	f9008280 	str	x0, [x20, #256]
    30004bc4:	2a0203e2 	mov	w2, w2
    30004bc8:	f94006a0 	ldr	x0, [x21, #8]
    30004bcc:	910062a1 	add	x1, x21, #0x18
    30004bd0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30004bd4:	a9110282 	stp	x2, x0, [x20, #272]
    30004bd8:	aa1403e0 	mov	x0, x20
    30004bdc:	d2800802 	mov	x2, #0x40                  	// #64
    30004be0:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004be4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30004be8:	14000aaa 	b	30007690 <memcpy>
    30004bec:	52810703 	mov	w3, #0x838                 	// #2104
    30004bf0:	52810304 	mov	w4, #0x818                 	// #2072
    30004bf4:	710002df 	cmp	w22, #0x0
    30004bf8:	72a018a3 	movk	w3, #0xc5, lsl #16
    30004bfc:	72a01804 	movk	w4, #0xc0, lsl #16
    30004c00:	2a030023 	orr	w3, w1, w3
    30004c04:	2a040021 	orr	w1, w1, w4
    30004c08:	9a830021 	csel	x1, x1, x3, eq  // eq = none
    30004c0c:	12000c43 	and	w3, w2, #0xf
    30004c10:	7100287f 	cmp	w3, #0xa
    30004c14:	17ffffe3 	b	30004ba0 <cm_init_context_common+0xa8>

0000000030004c18 <cm_set_next_context>:
    30004c18:	d5384201 	mrs	x1, spsel
    30004c1c:	b4000121 	cbz	x1, 30004c40 <cm_set_next_context+0x28>
    30004c20:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004c24:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004c28:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004c2c:	91305442 	add	x2, x2, #0xc15
    30004c30:	910003fd 	mov	x29, sp
    30004c34:	528009c1 	mov	w1, #0x4e                  	// #78
    30004c38:	9130b000 	add	x0, x0, #0xc2c
    30004c3c:	94000a84 	bl	3000764c <__assert>
    30004c40:	d50041bf 	msr	spsel, #0x1
    30004c44:	9100001f 	mov	sp, x0
    30004c48:	d50040bf 	msr	spsel, #0x0
    30004c4c:	d65f03c0 	ret

0000000030004c50 <cm_init>:
    30004c50:	d65f03c0 	ret

0000000030004c54 <cm_init_context_by_index>:
    30004c54:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004c58:	910003fd 	mov	x29, sp
    30004c5c:	f9000bf3 	str	x19, [sp, #16]
    30004c60:	aa0103f3 	mov	x19, x1
    30004c64:	b9400421 	ldr	w1, [x1, #4]
    30004c68:	12000021 	and	w1, w1, #0x1
    30004c6c:	97fffec2 	bl	30004774 <cm_get_context_by_index>
    30004c70:	aa1303e1 	mov	x1, x19
    30004c74:	f9400bf3 	ldr	x19, [sp, #16]
    30004c78:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004c7c:	17ffff9f 	b	30004af8 <cm_init_context_common>

0000000030004c80 <cm_init_my_context>:
    30004c80:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004c84:	910003fd 	mov	x29, sp
    30004c88:	f9000bf3 	str	x19, [sp, #16]
    30004c8c:	aa0003f3 	mov	x19, x0
    30004c90:	b9400400 	ldr	w0, [x0, #4]
    30004c94:	12000000 	and	w0, w0, #0x1
    30004c98:	97fffe9d 	bl	3000470c <cm_get_context>
    30004c9c:	aa1303e1 	mov	x1, x19
    30004ca0:	f9400bf3 	ldr	x19, [sp, #16]
    30004ca4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004ca8:	17ffff94 	b	30004af8 <cm_init_context_common>

0000000030004cac <cm_prepare_el3_exit>:
    30004cac:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004cb0:	910003fd 	mov	x29, sp
    30004cb4:	a90153f3 	stp	x19, x20, [sp, #16]
    30004cb8:	2a0003f4 	mov	w20, w0
    30004cbc:	97fffe94 	bl	3000470c <cm_get_context>
    30004cc0:	b50000e0 	cbnz	x0, 30004cdc <cm_prepare_el3_exit+0x30>
    30004cc4:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004cc8:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004ccc:	912f8842 	add	x2, x2, #0xbe2
    30004cd0:	52801e01 	mov	w1, #0xf0                  	// #240
    30004cd4:	912fb800 	add	x0, x0, #0xbee
    30004cd8:	94000a5d 	bl	3000764c <__assert>
    30004cdc:	aa0003f3 	mov	x19, x0
    30004ce0:	7100069f 	cmp	w20, #0x1
    30004ce4:	54000161 	b.ne	30004d10 <cm_prepare_el3_exit+0x64>  // b.any
    30004ce8:	f9408000 	ldr	x0, [x0, #256]
    30004cec:	92780001 	and	x1, x0, #0x100
    30004cf0:	364001c0 	tbz	w0, #8, 30004d28 <cm_prepare_el3_exit+0x7c>
    30004cf4:	f9409a60 	ldr	x0, [x19, #304]
    30004cf8:	d2810601 	mov	x1, #0x830                 	// #2096
    30004cfc:	f2a618a1 	movk	x1, #0x30c5, lsl #16
    30004d00:	92407c00 	and	x0, x0, #0xffffffff
    30004d04:	9266f800 	and	x0, x0, #0xfffffffffdffffff
    30004d08:	aa010000 	orr	x0, x0, x1
    30004d0c:	d51c1000 	msr	sctlr_el2, x0
    30004d10:	91048260 	add	x0, x19, #0x120
    30004d14:	94001a85 	bl	3000b728 <el1_sysregs_context_restore>
    30004d18:	aa1303e0 	mov	x0, x19
    30004d1c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004d20:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004d24:	17ffffbd 	b	30004c18 <cm_set_next_context>
    30004d28:	d5380402 	mrs	x2, id_aa64pfr0_el1
    30004d2c:	f2780c5f 	tst	x2, #0xf00
    30004d30:	54ffff00 	b.eq	30004d10 <cm_prepare_el3_exit+0x64>  // b.none
    30004d34:	d36ba800 	lsl	x0, x0, #21
    30004d38:	92610000 	and	x0, x0, #0x80000000
    30004d3c:	d51c1100 	msr	hcr_el2, x0
    30004d40:	d53c1140 	mrs	x0, cptr_el2
    30004d44:	d29f7fe2 	mov	x2, #0xfbff                	// #64511
    30004d48:	f2affde2 	movk	x2, #0x7fef, lsl #16
    30004d4c:	8a020000 	and	x0, x0, x2
    30004d50:	d51c1140 	msr	cptr_el2, x0
    30004d54:	d2800060 	mov	x0, #0x3                   	// #3
    30004d58:	d51ce100 	msr	cnthctl_el2, x0
    30004d5c:	d51ce061 	msr	cntvoff_el2, x1
    30004d60:	d5380000 	mrs	x0, midr_el1
    30004d64:	d51c0000 	msr	vpidr_el2, x0
    30004d68:	d53800a0 	mrs	x0, mpidr_el1
    30004d6c:	d51c00a0 	msr	vmpidr_el2, x0
    30004d70:	d51c2101 	msr	vttbr_el2, x1
    30004d74:	d53b9c00 	mrs	x0, pmcr_el0
    30004d78:	d34b3c00 	ubfx	x0, x0, #11, #5
    30004d7c:	d51c1120 	msr	mdcr_el2, x0
    30004d80:	d51c1161 	msr	hstr_el2, x1
    30004d84:	d51ce221 	msr	cnthp_ctl_el2, x1
    30004d88:	17ffffe2 	b	30004d10 <cm_prepare_el3_exit+0x64>

0000000030004d8c <cm_el1_sysregs_context_save>:
    30004d8c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004d90:	910003fd 	mov	x29, sp
    30004d94:	97fffe5e 	bl	3000470c <cm_get_context>
    30004d98:	b50000e0 	cbnz	x0, 30004db4 <cm_el1_sysregs_context_save+0x28>
    30004d9c:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004da0:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004da4:	912f8842 	add	x2, x2, #0xbe2
    30004da8:	52802861 	mov	w1, #0x143                 	// #323
    30004dac:	912fb800 	add	x0, x0, #0xbee
    30004db0:	94000a27 	bl	3000764c <__assert>
    30004db4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30004db8:	91048000 	add	x0, x0, #0x120
    30004dbc:	14001a2c 	b	3000b66c <el1_sysregs_context_save>

0000000030004dc0 <cm_el1_sysregs_context_restore>:
    30004dc0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004dc4:	910003fd 	mov	x29, sp
    30004dc8:	97fffe51 	bl	3000470c <cm_get_context>
    30004dcc:	b50000e0 	cbnz	x0, 30004de8 <cm_el1_sysregs_context_restore+0x28>
    30004dd0:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004dd4:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004dd8:	912f8842 	add	x2, x2, #0xbe2
    30004ddc:	528029a1 	mov	w1, #0x14d                 	// #333
    30004de0:	912fb800 	add	x0, x0, #0xbee
    30004de4:	94000a1a 	bl	3000764c <__assert>
    30004de8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30004dec:	91048000 	add	x0, x0, #0x120
    30004df0:	14001a4e 	b	3000b728 <el1_sysregs_context_restore>

0000000030004df4 <cm_set_elr_el3>:
    30004df4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004df8:	910003fd 	mov	x29, sp
    30004dfc:	f9000bf3 	str	x19, [sp, #16]
    30004e00:	aa0103f3 	mov	x19, x1
    30004e04:	97fffe42 	bl	3000470c <cm_get_context>
    30004e08:	b50000e0 	cbnz	x0, 30004e24 <cm_set_elr_el3+0x30>
    30004e0c:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004e10:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004e14:	912f8842 	add	x2, x2, #0xbe2
    30004e18:	52802b81 	mov	w1, #0x15c                 	// #348
    30004e1c:	912fb800 	add	x0, x0, #0xbee
    30004e20:	94000a0b 	bl	3000764c <__assert>
    30004e24:	f9008c13 	str	x19, [x0, #280]
    30004e28:	f9400bf3 	ldr	x19, [sp, #16]
    30004e2c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004e30:	d65f03c0 	ret

0000000030004e34 <cm_set_elr_spsr_el3>:
    30004e34:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004e38:	910003fd 	mov	x29, sp
    30004e3c:	a90153f3 	stp	x19, x20, [sp, #16]
    30004e40:	aa0103f4 	mov	x20, x1
    30004e44:	2a0203f3 	mov	w19, w2
    30004e48:	97fffe31 	bl	3000470c <cm_get_context>
    30004e4c:	b50000e0 	cbnz	x0, 30004e68 <cm_set_elr_spsr_el3+0x34>
    30004e50:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004e54:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004e58:	912f8842 	add	x2, x2, #0xbe2
    30004e5c:	52802dc1 	mov	w1, #0x16e                 	// #366
    30004e60:	912fb800 	add	x0, x0, #0xbee
    30004e64:	940009fa 	bl	3000764c <__assert>
    30004e68:	a9115013 	stp	x19, x20, [x0, #272]
    30004e6c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004e70:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004e74:	d65f03c0 	ret

0000000030004e78 <cm_write_scr_el3_bit>:
    30004e78:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30004e7c:	910003fd 	mov	x29, sp
    30004e80:	a90153f3 	stp	x19, x20, [sp, #16]
    30004e84:	2a0103f4 	mov	w20, w1
    30004e88:	2a0203f3 	mov	w19, w2
    30004e8c:	97fffe20 	bl	3000470c <cm_get_context>
    30004e90:	b50000e0 	cbnz	x0, 30004eac <cm_write_scr_el3_bit+0x34>
    30004e94:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004e98:	912f8842 	add	x2, x2, #0xbe2
    30004e9c:	52803081 	mov	w1, #0x184                 	// #388
    30004ea0:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004ea4:	912fb800 	add	x0, x0, #0xbee
    30004ea8:	940009e9 	bl	3000764c <__assert>
    30004eac:	5285f1e1 	mov	w1, #0x2f8f                	// #12175
    30004eb0:	1ad42421 	lsr	w1, w1, w20
    30004eb4:	370000a1 	tbnz	w1, #0, 30004ec8 <cm_write_scr_el3_bit+0x50>
    30004eb8:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004ebc:	528030e1 	mov	w1, #0x187                 	// #391
    30004ec0:	91314c42 	add	x2, x2, #0xc53
    30004ec4:	17fffff7 	b	30004ea0 <cm_write_scr_el3_bit+0x28>
    30004ec8:	7100067f 	cmp	w19, #0x1
    30004ecc:	540000a9 	b.ls	30004ee0 <cm_write_scr_el3_bit+0x68>  // b.plast
    30004ed0:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004ed4:	52803141 	mov	w1, #0x18a                 	// #394
    30004ed8:	91322442 	add	x2, x2, #0xc89
    30004edc:	17fffff1 	b	30004ea0 <cm_write_scr_el3_bit+0x28>
    30004ee0:	f9408001 	ldr	x1, [x0, #256]
    30004ee4:	52800022 	mov	w2, #0x1                   	// #1
    30004ee8:	1ad42042 	lsl	w2, w2, w20
    30004eec:	0a220022 	bic	w2, w1, w2
    30004ef0:	1ad42273 	lsl	w19, w19, w20
    30004ef4:	2a020273 	orr	w19, w19, w2
    30004ef8:	f9008013 	str	x19, [x0, #256]
    30004efc:	a94153f3 	ldp	x19, x20, [sp, #16]
    30004f00:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30004f04:	d65f03c0 	ret

0000000030004f08 <cm_set_next_eret_context>:
    30004f08:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30004f0c:	910003fd 	mov	x29, sp
    30004f10:	97fffdff 	bl	3000470c <cm_get_context>
    30004f14:	b50000e0 	cbnz	x0, 30004f30 <cm_set_next_eret_context+0x28>
    30004f18:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004f1c:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004f20:	912f8842 	add	x2, x2, #0xbe2
    30004f24:	52803641 	mov	w1, #0x1b2                 	// #434
    30004f28:	912fb800 	add	x0, x0, #0xbee
    30004f2c:	940009c8 	bl	3000764c <__assert>
    30004f30:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30004f34:	17ffff39 	b	30004c18 <cm_set_next_context>

0000000030004f38 <psci_do_cpu_off>:
    30004f38:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30004f3c:	910003fd 	mov	x29, sp
    30004f40:	a90153f3 	stp	x19, x20, [sp, #16]
    30004f44:	90000093 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    30004f48:	a9025bf5 	stp	x21, x22, [sp, #32]
    30004f4c:	2a0003f5 	mov	w21, w0
    30004f50:	94000e64 	bl	300088e0 <plat_my_core_pos>
    30004f54:	2a0003f6 	mov	w22, w0
    30004f58:	f945b660 	ldr	x0, [x19, #2920]
    30004f5c:	f9400000 	ldr	x0, [x0]
    30004f60:	f9400800 	ldr	x0, [x0, #16]
    30004f64:	b50000e0 	cbnz	x0, 30004f80 <psci_do_cpu_off+0x48>
    30004f68:	f0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30004f6c:	f0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30004f70:	91325442 	add	x2, x2, #0xc95
    30004f74:	52800681 	mov	w1, #0x34                  	// #52
    30004f78:	9132f800 	add	x0, x0, #0xcbe
    30004f7c:	940009b4 	bl	3000764c <__assert>
    30004f80:	2a1503e0 	mov	w0, w21
    30004f84:	2a1603e1 	mov	w1, w22
    30004f88:	940002ec 	bl	30005b38 <psci_acquire_pwr_domain_locks>
    30004f8c:	90000080 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30004f90:	f945b800 	ldr	x0, [x0, #2928]
    30004f94:	f9400000 	ldr	x0, [x0]
    30004f98:	b5000500 	cbnz	x0, 30005038 <psci_do_cpu_off+0x100>
    30004f9c:	52810100 	mov	w0, #0x808                 	// #2056
    30004fa0:	9100e3b4 	add	x20, x29, #0x38
    30004fa4:	790073a0 	strh	w0, [x29, #56]
    30004fa8:	52800100 	mov	w0, #0x8                   	// #8
    30004fac:	aa1403e1 	mov	x1, x20
    30004fb0:	3900eba0 	strb	w0, [x29, #58]
    30004fb4:	2a1503e0 	mov	w0, w21
    30004fb8:	9400022c 	bl	30005868 <psci_do_state_coordination>
    30004fbc:	f945b660 	ldr	x0, [x19, #2920]
    30004fc0:	f9400000 	ldr	x0, [x0]
    30004fc4:	f9400801 	ldr	x1, [x0, #16]
    30004fc8:	aa1403e0 	mov	x0, x20
    30004fcc:	d63f0020 	blr	x1
    30004fd0:	aa1403e0 	mov	x0, x20
    30004fd4:	52800014 	mov	w20, #0x0                   	// #0
    30004fd8:	9400028b 	bl	30005a04 <psci_find_max_off_lvl>
    30004fdc:	940003b8 	bl	30005ebc <psci_do_pwrdown_sequence>
    30004fe0:	2a1603e1 	mov	w1, w22
    30004fe4:	2a1503e0 	mov	w0, w21
    30004fe8:	940002f3 	bl	30005bb4 <psci_release_pwr_domain_locks>
    30004fec:	35000374 	cbnz	w20, 30005058 <psci_do_cpu_off+0x120>
    30004ff0:	d53ed040 	mrs	x0, tpidr_el3
    30004ff4:	d2800081 	mov	x1, #0x4                   	// #4
    30004ff8:	91016000 	add	x0, x0, #0x58
    30004ffc:	94001a8f 	bl	3000ba38 <flush_dcache_range>
    30005000:	d53ed040 	mrs	x0, tpidr_el3
    30005004:	52800021 	mov	w1, #0x1                   	// #1
    30005008:	b9005801 	str	w1, [x0, #88]
    3000500c:	d5033b9f 	dsb	ish
    30005010:	d53ed040 	mrs	x0, tpidr_el3
    30005014:	d2800081 	mov	x1, #0x4                   	// #4
    30005018:	91016000 	add	x0, x0, #0x58
    3000501c:	94001aa1 	bl	3000baa0 <inv_dcache_range>
    30005020:	f945b673 	ldr	x19, [x19, #2920]
    30005024:	f9400260 	ldr	x0, [x19]
    30005028:	f9401801 	ldr	x1, [x0, #48]
    3000502c:	b4000141 	cbz	x1, 30005054 <psci_do_cpu_off+0x11c>
    30005030:	9100e3a0 	add	x0, x29, #0x38
    30005034:	d63f0020 	blr	x1
    30005038:	f9400401 	ldr	x1, [x0, #8]
    3000503c:	b4fffb01 	cbz	x1, 30004f9c <psci_do_cpu_off+0x64>
    30005040:	d2800000 	mov	x0, #0x0                   	// #0
    30005044:	d63f0020 	blr	x1
    30005048:	2a0003f4 	mov	w20, w0
    3000504c:	34fffa80 	cbz	w0, 30004f9c <psci_do_cpu_off+0x64>
    30005050:	17ffffe4 	b	30004fe0 <psci_do_cpu_off+0xa8>
    30005054:	94001983 	bl	3000b660 <psci_power_down_wfi>
    30005058:	2a1403e0 	mov	w0, w20
    3000505c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005060:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005064:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30005068:	d65f03c0 	ret

000000003000506c <psci_cpu_on_start>:
    3000506c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30005070:	910003fd 	mov	x29, sp
    30005074:	a90153f3 	stp	x19, x20, [sp, #16]
    30005078:	a9025bf5 	stp	x21, x22, [sp, #32]
    3000507c:	aa0103f6 	mov	x22, x1
    30005080:	a90363f7 	stp	x23, x24, [sp, #48]
    30005084:	aa0003f7 	mov	x23, x0
    30005088:	97fffc25 	bl	3000411c <plat_core_pos_by_mpidr>
    3000508c:	36f800e0 	tbz	w0, #31, 300050a8 <psci_cpu_on_start+0x3c>
    30005090:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30005094:	91343442 	add	x2, x2, #0xd0d
    30005098:	528006a1 	mov	w1, #0x35                  	// #53
    3000509c:	d0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300050a0:	91349c00 	add	x0, x0, #0xd27
    300050a4:	9400096a 	bl	3000764c <__assert>
    300050a8:	b50000b6 	cbnz	x22, 300050bc <psci_cpu_on_start+0x50>
    300050ac:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300050b0:	528006c1 	mov	w1, #0x36                  	// #54
    300050b4:	9134e842 	add	x2, x2, #0xd3a
    300050b8:	17fffff9 	b	3000509c <psci_cpu_on_start+0x30>
    300050bc:	f0000074 	adrp	x20, 30014000 <tegra186_smmu_context+0x16c0>
    300050c0:	2a0003f3 	mov	w19, w0
    300050c4:	f945b680 	ldr	x0, [x20, #2920]
    300050c8:	f9400000 	ldr	x0, [x0]
    300050cc:	f9400401 	ldr	x1, [x0, #8]
    300050d0:	b4000061 	cbz	x1, 300050dc <psci_cpu_on_start+0x70>
    300050d4:	f9401000 	ldr	x0, [x0, #32]
    300050d8:	b50000a0 	cbnz	x0, 300050ec <psci_cpu_on_start+0x80>
    300050dc:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300050e0:	528007a1 	mov	w1, #0x3d                  	// #61
    300050e4:	91351442 	add	x2, x2, #0xd45
    300050e8:	17ffffed 	b	3000509c <psci_cpu_on_start+0x30>
    300050ec:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300050f0:	d2800195 	mov	x21, #0xc                   	// #12
    300050f4:	8b3352b5 	add	x21, x21, w19, uxtw #4
    300050f8:	f945a400 	ldr	x0, [x0, #2888]
    300050fc:	8b0002b5 	add	x21, x21, x0
    30005100:	aa1503e0 	mov	x0, x21
    30005104:	9400193e 	bl	3000b5fc <spin_lock>
    30005108:	2a1303e0 	mov	w0, w19
    3000510c:	940018e4 	bl	3000b49c <_cpu_data_by_index>
    30005110:	39416000 	ldrb	w0, [x0, #88]
    30005114:	34000b20 	cbz	w0, 30005278 <psci_cpu_on_start+0x20c>
    30005118:	7100081f 	cmp	w0, #0x2
    3000511c:	54000b20 	b.eq	30005280 <psci_cpu_on_start+0x214>  // b.none
    30005120:	7100041f 	cmp	w0, #0x1
    30005124:	540000a0 	b.eq	30005138 <psci_cpu_on_start+0xcc>  // b.none
    30005128:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000512c:	528003e1 	mov	w1, #0x1f                  	// #31
    30005130:	91368c42 	add	x2, x2, #0xda3
    30005134:	17ffffda 	b	3000509c <psci_cpu_on_start+0x30>
    30005138:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    3000513c:	f945b800 	ldr	x0, [x0, #2928]
    30005140:	f9400000 	ldr	x0, [x0]
    30005144:	b40000a0 	cbz	x0, 30005158 <psci_cpu_on_start+0xec>
    30005148:	f9400001 	ldr	x1, [x0]
    3000514c:	b4000061 	cbz	x1, 30005158 <psci_cpu_on_start+0xec>
    30005150:	aa1703e0 	mov	x0, x23
    30005154:	d63f0020 	blr	x1
    30005158:	52800058 	mov	w24, #0x2                   	// #2
    3000515c:	2a1303e0 	mov	w0, w19
    30005160:	940018cf 	bl	3000b49c <_cpu_data_by_index>
    30005164:	b9005818 	str	w24, [x0, #88]
    30005168:	2a1303e0 	mov	w0, w19
    3000516c:	940018cc 	bl	3000b49c <_cpu_data_by_index>
    30005170:	91016000 	add	x0, x0, #0x58
    30005174:	d2800081 	mov	x1, #0x4                   	// #4
    30005178:	94001a30 	bl	3000ba38 <flush_dcache_range>
    3000517c:	2a1303e0 	mov	w0, w19
    30005180:	940018c7 	bl	3000b49c <_cpu_data_by_index>
    30005184:	39416000 	ldrb	w0, [x0, #88]
    30005188:	6b18001f 	cmp	w0, w24
    3000518c:	54000300 	b.eq	300051ec <psci_cpu_on_start+0x180>  // b.none
    30005190:	7100041f 	cmp	w0, #0x1
    30005194:	540000a0 	b.eq	300051a8 <psci_cpu_on_start+0x13c>  // b.none
    30005198:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000519c:	52800c81 	mov	w1, #0x64                  	// #100
    300051a0:	91371c42 	add	x2, x2, #0xdc7
    300051a4:	17ffffbe 	b	3000509c <psci_cpu_on_start+0x30>
    300051a8:	2a1303e0 	mov	w0, w19
    300051ac:	940018bc 	bl	3000b49c <_cpu_data_by_index>
    300051b0:	b9005818 	str	w24, [x0, #88]
    300051b4:	2a1303e0 	mov	w0, w19
    300051b8:	940018b9 	bl	3000b49c <_cpu_data_by_index>
    300051bc:	91016000 	add	x0, x0, #0x58
    300051c0:	d2800081 	mov	x1, #0x4                   	// #4
    300051c4:	94001a1d 	bl	3000ba38 <flush_dcache_range>
    300051c8:	2a1303e0 	mov	w0, w19
    300051cc:	940018b4 	bl	3000b49c <_cpu_data_by_index>
    300051d0:	39416000 	ldrb	w0, [x0, #88]
    300051d4:	7100081f 	cmp	w0, #0x2
    300051d8:	540000a0 	b.eq	300051ec <psci_cpu_on_start+0x180>  // b.none
    300051dc:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300051e0:	52800d01 	mov	w1, #0x68                  	// #104
    300051e4:	9137c842 	add	x2, x2, #0xdf2
    300051e8:	17ffffad 	b	3000509c <psci_cpu_on_start+0x30>
    300051ec:	f945b694 	ldr	x20, [x20, #2920]
    300051f0:	f9400280 	ldr	x0, [x20]
    300051f4:	f9400401 	ldr	x1, [x0, #8]
    300051f8:	aa1703e0 	mov	x0, x23
    300051fc:	d63f0020 	blr	x1
    30005200:	7100001f 	cmp	w0, #0x0
    30005204:	2a0003f4 	mov	w20, w0
    30005208:	3a461804 	ccmn	w0, #0x6, #0x4, ne  // ne = any
    3000520c:	540000a0 	b.eq	30005220 <psci_cpu_on_start+0x1b4>  // b.none
    30005210:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30005214:	52800e81 	mov	w1, #0x74                  	// #116
    30005218:	9138f842 	add	x2, x2, #0xe3e
    3000521c:	17ffffa0 	b	3000509c <psci_cpu_on_start+0x30>
    30005220:	35000180 	cbnz	w0, 30005250 <psci_cpu_on_start+0x1e4>
    30005224:	aa1603e1 	mov	x1, x22
    30005228:	2a1303e0 	mov	w0, w19
    3000522c:	97fffe8a 	bl	30004c54 <cm_init_context_by_index>
    30005230:	aa1503e0 	mov	x0, x21
    30005234:	940018fa 	bl	3000b61c <spin_unlock>
    30005238:	2a1403e0 	mov	w0, w20
    3000523c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005240:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005244:	a94363f7 	ldp	x23, x24, [sp, #48]
    30005248:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3000524c:	d65f03c0 	ret
    30005250:	2a1303e0 	mov	w0, w19
    30005254:	94001892 	bl	3000b49c <_cpu_data_by_index>
    30005258:	52800021 	mov	w1, #0x1                   	// #1
    3000525c:	b9005801 	str	w1, [x0, #88]
    30005260:	2a1303e0 	mov	w0, w19
    30005264:	9400188e 	bl	3000b49c <_cpu_data_by_index>
    30005268:	91016000 	add	x0, x0, #0x58
    3000526c:	d2800081 	mov	x1, #0x4                   	// #4
    30005270:	940019f2 	bl	3000ba38 <flush_dcache_range>
    30005274:	17ffffef 	b	30005230 <psci_cpu_on_start+0x1c4>
    30005278:	12800074 	mov	w20, #0xfffffffc            	// #-4
    3000527c:	17ffffed 	b	30005230 <psci_cpu_on_start+0x1c4>
    30005280:	12800094 	mov	w20, #0xfffffffb            	// #-5
    30005284:	17ffffeb 	b	30005230 <psci_cpu_on_start+0x1c4>

0000000030005288 <psci_cpu_on_finish>:
    30005288:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3000528c:	910003fd 	mov	x29, sp
    30005290:	f90013f5 	str	x21, [sp, #32]
    30005294:	2a0003f5 	mov	w21, w0
    30005298:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    3000529c:	a90153f3 	stp	x19, x20, [sp, #16]
    300052a0:	f0000073 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    300052a4:	d2800194 	mov	x20, #0xc                   	// #12
    300052a8:	f945b400 	ldr	x0, [x0, #2920]
    300052ac:	8b355294 	add	x20, x20, w21, uxtw #4
    300052b0:	f9400000 	ldr	x0, [x0]
    300052b4:	f9401002 	ldr	x2, [x0, #32]
    300052b8:	aa0103e0 	mov	x0, x1
    300052bc:	d63f0040 	blr	x2
    300052c0:	94000490 	bl	30006500 <psci_arch_setup>
    300052c4:	f945a660 	ldr	x0, [x19, #2888]
    300052c8:	8b000294 	add	x20, x20, x0
    300052cc:	aa1403e0 	mov	x0, x20
    300052d0:	940018cb 	bl	3000b5fc <spin_lock>
    300052d4:	aa1403e0 	mov	x0, x20
    300052d8:	940018d1 	bl	3000b61c <spin_unlock>
    300052dc:	d53ed040 	mrs	x0, tpidr_el3
    300052e0:	39416000 	ldrb	w0, [x0, #88]
    300052e4:	7100081f 	cmp	w0, #0x2
    300052e8:	540000e0 	b.eq	30005304 <psci_cpu_on_finish+0x7c>  // b.none
    300052ec:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300052f0:	d0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300052f4:	91334842 	add	x2, x2, #0xcd2
    300052f8:	52801581 	mov	w1, #0xac                  	// #172
    300052fc:	91349c00 	add	x0, x0, #0xd27
    30005300:	940008d3 	bl	3000764c <__assert>
    30005304:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005308:	f945b800 	ldr	x0, [x0, #2928]
    3000530c:	f9400000 	ldr	x0, [x0]
    30005310:	b40000a0 	cbz	x0, 30005324 <psci_cpu_on_finish+0x9c>
    30005314:	f9400c01 	ldr	x1, [x0, #24]
    30005318:	b4000061 	cbz	x1, 30005324 <psci_cpu_on_finish+0x9c>
    3000531c:	d2800000 	mov	x0, #0x0                   	// #0
    30005320:	d63f0020 	blr	x1
    30005324:	d53800a1 	mrs	x1, mpidr_el1
    30005328:	f945a673 	ldr	x19, [x19, #2888]
    3000532c:	d37c7eb5 	ubfiz	x21, x21, #4, #32
    30005330:	92409c21 	and	x1, x1, #0xffffffffff
    30005334:	52800020 	mov	w0, #0x1                   	// #1
    30005338:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
    3000533c:	f8356a61 	str	x1, [x19, x21]
    30005340:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005344:	f94013f5 	ldr	x21, [sp, #32]
    30005348:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3000534c:	17fffe58 	b	30004cac <cm_prepare_el3_exit>

0000000030005350 <psci_cpu_suspend_start>:
    30005350:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    30005354:	910003fd 	mov	x29, sp
    30005358:	a90153f3 	stp	x19, x20, [sp, #16]
    3000535c:	2a0103f4 	mov	w20, w1
    30005360:	a9025bf5 	stp	x21, x22, [sp, #32]
    30005364:	f0000073 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    30005368:	a90363f7 	stp	x23, x24, [sp, #48]
    3000536c:	aa0203f5 	mov	x21, x2
    30005370:	2a0303f8 	mov	w24, w3
    30005374:	f90023f9 	str	x25, [sp, #64]
    30005378:	aa0003f7 	mov	x23, x0
    3000537c:	94000d59 	bl	300088e0 <plat_my_core_pos>
    30005380:	2a0003f6 	mov	w22, w0
    30005384:	aa1503e0 	mov	x0, x21
    30005388:	9400019f 	bl	30005a04 <psci_find_max_off_lvl>
    3000538c:	2a0003f9 	mov	w25, w0
    30005390:	f945b660 	ldr	x0, [x19, #2920]
    30005394:	f9400000 	ldr	x0, [x0]
    30005398:	f9400c01 	ldr	x1, [x0, #24]
    3000539c:	b4000061 	cbz	x1, 300053a8 <psci_cpu_suspend_start+0x58>
    300053a0:	f9401400 	ldr	x0, [x0, #40]
    300053a4:	b50000e0 	cbnz	x0, 300053c0 <psci_cpu_suspend_start+0x70>
    300053a8:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    300053ac:	d0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    300053b0:	913c3c42 	add	x2, x2, #0xf0f
    300053b4:	52801121 	mov	w1, #0x89                  	// #137
    300053b8:	913ddc00 	add	x0, x0, #0xf77
    300053bc:	940008a4 	bl	3000764c <__assert>
    300053c0:	2a1603e1 	mov	w1, w22
    300053c4:	2a1403e0 	mov	w0, w20
    300053c8:	940001dc 	bl	30005b38 <psci_acquire_pwr_domain_locks>
    300053cc:	d538c100 	mrs	x0, isr_el1
    300053d0:	b5000420 	cbnz	x0, 30005454 <psci_cpu_suspend_start+0x104>
    300053d4:	2a1403e0 	mov	w0, w20
    300053d8:	aa1503e1 	mov	x1, x21
    300053dc:	94000123 	bl	30005868 <psci_do_state_coordination>
    300053e0:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300053e4:	f945b800 	ldr	x0, [x0, #2928]
    300053e8:	f9400000 	ldr	x0, [x0]
    300053ec:	b40000a0 	cbz	x0, 30005400 <psci_cpu_suspend_start+0xb0>
    300053f0:	f9400801 	ldr	x1, [x0, #16]
    300053f4:	b4000061 	cbz	x1, 30005400 <psci_cpu_suspend_start+0xb0>
    300053f8:	2a1903e0 	mov	w0, w25
    300053fc:	d63f0020 	blr	x1
    30005400:	f945b660 	ldr	x0, [x19, #2920]
    30005404:	f9400000 	ldr	x0, [x0]
    30005408:	f9400c01 	ldr	x1, [x0, #24]
    3000540c:	aa1503e0 	mov	x0, x21
    30005410:	d63f0020 	blr	x1
    30005414:	340001d8 	cbz	w24, 3000544c <psci_cpu_suspend_start+0xfc>
    30005418:	aa1503e0 	mov	x0, x21
    3000541c:	9400017a 	bl	30005a04 <psci_find_max_off_lvl>
    30005420:	2a0003f9 	mov	w25, w0
    30005424:	d53ed040 	mrs	x0, tpidr_el3
    30005428:	39017014 	strb	w20, [x0, #92]
    3000542c:	d53ed040 	mrs	x0, tpidr_el3
    30005430:	d2800021 	mov	x1, #0x1                   	// #1
    30005434:	91017000 	add	x0, x0, #0x5c
    30005438:	94001980 	bl	3000ba38 <flush_dcache_range>
    3000543c:	aa1703e0 	mov	x0, x23
    30005440:	97fffe10 	bl	30004c80 <cm_init_my_context>
    30005444:	2a1903e0 	mov	w0, w25
    30005448:	9400029d 	bl	30005ebc <psci_do_pwrdown_sequence>
    3000544c:	52800017 	mov	w23, #0x0                   	// #0
    30005450:	14000002 	b	30005458 <psci_cpu_suspend_start+0x108>
    30005454:	52800037 	mov	w23, #0x1                   	// #1
    30005458:	2a1603e1 	mov	w1, w22
    3000545c:	2a1403e0 	mov	w0, w20
    30005460:	940001d5 	bl	30005bb4 <psci_release_pwr_domain_locks>
    30005464:	35000377 	cbnz	w23, 300054d0 <psci_cpu_suspend_start+0x180>
    30005468:	34000118 	cbz	w24, 30005488 <psci_cpu_suspend_start+0x138>
    3000546c:	f945b673 	ldr	x19, [x19, #2920]
    30005470:	f9400260 	ldr	x0, [x19]
    30005474:	f9401801 	ldr	x1, [x0, #48]
    30005478:	b4000061 	cbz	x1, 30005484 <psci_cpu_suspend_start+0x134>
    3000547c:	aa1503e0 	mov	x0, x21
    30005480:	d63f0020 	blr	x1
    30005484:	94001877 	bl	3000b660 <psci_power_down_wfi>
    30005488:	d503207f 	wfi
    3000548c:	2a1603e1 	mov	w1, w22
    30005490:	2a1403e0 	mov	w0, w20
    30005494:	910163b5 	add	x21, x29, #0x58
    30005498:	940001a8 	bl	30005b38 <psci_acquire_pwr_domain_locks>
    3000549c:	aa1503e1 	mov	x1, x21
    300054a0:	2a1403e0 	mov	w0, w20
    300054a4:	9400008a 	bl	300056cc <psci_get_target_local_pwr_states>
    300054a8:	f945b673 	ldr	x19, [x19, #2920]
    300054ac:	f9400260 	ldr	x0, [x19]
    300054b0:	f9401401 	ldr	x1, [x0, #40]
    300054b4:	aa1503e0 	mov	x0, x21
    300054b8:	d63f0020 	blr	x1
    300054bc:	2a1403e0 	mov	w0, w20
    300054c0:	940000c2 	bl	300057c8 <psci_set_pwr_domains_to_run>
    300054c4:	2a1603e1 	mov	w1, w22
    300054c8:	2a1403e0 	mov	w0, w20
    300054cc:	940001ba 	bl	30005bb4 <psci_release_pwr_domain_locks>
    300054d0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300054d4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300054d8:	a94363f7 	ldp	x23, x24, [sp, #48]
    300054dc:	f94023f9 	ldr	x25, [sp, #64]
    300054e0:	a8c67bfd 	ldp	x29, x30, [sp], #96
    300054e4:	d65f03c0 	ret

00000000300054e8 <psci_cpu_suspend_finish>:
    300054e8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300054ec:	910003fd 	mov	x29, sp
    300054f0:	a90153f3 	stp	x19, x20, [sp, #16]
    300054f4:	d53ed040 	mrs	x0, tpidr_el3
    300054f8:	39416000 	ldrb	w0, [x0, #88]
    300054fc:	350000e0 	cbnz	w0, 30005518 <psci_cpu_suspend_finish+0x30>
    30005500:	39400020 	ldrb	w0, [x1]
    30005504:	aa0103f4 	mov	x20, x1
    30005508:	51000800 	sub	w0, w0, #0x2
    3000550c:	12001c00 	and	w0, w0, #0xff
    30005510:	7100181f 	cmp	w0, #0x6
    30005514:	540000e9 	b.ls	30005530 <psci_cpu_suspend_finish+0x48>  // b.plast
    30005518:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000551c:	9139bc42 	add	x2, x2, #0xe6f
    30005520:	52802261 	mov	w1, #0x113                 	// #275
    30005524:	d0000040 	adrp	x0, 3000f000 <__func__.2610+0x16b>
    30005528:	913ddc00 	add	x0, x0, #0xf77
    3000552c:	94000848 	bl	3000764c <__assert>
    30005530:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005534:	f945b400 	ldr	x0, [x0, #2920]
    30005538:	f9400000 	ldr	x0, [x0]
    3000553c:	f9401401 	ldr	x1, [x0, #40]
    30005540:	aa1403e0 	mov	x0, x20
    30005544:	d63f0020 	blr	x1
    30005548:	97fffabe 	bl	30004040 <plat_get_syscnt_freq2>
    3000554c:	2a0003e0 	mov	w0, w0
    30005550:	d51be000 	msr	cntfrq_el0, x0
    30005554:	f0000073 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    30005558:	f945ba73 	ldr	x19, [x19, #2928]
    3000555c:	f9400260 	ldr	x0, [x19]
    30005560:	b40001e0 	cbz	x0, 3000559c <psci_cpu_suspend_finish+0xb4>
    30005564:	f9400800 	ldr	x0, [x0, #16]
    30005568:	b40001a0 	cbz	x0, 3000559c <psci_cpu_suspend_finish+0xb4>
    3000556c:	aa1403e0 	mov	x0, x20
    30005570:	94000125 	bl	30005a04 <psci_find_max_off_lvl>
    30005574:	71000c1f 	cmp	w0, #0x3
    30005578:	540000a1 	b.ne	3000558c <psci_cpu_suspend_finish+0xa4>  // b.any
    3000557c:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30005580:	528025c1 	mov	w1, #0x12e                 	// #302
    30005584:	913bac42 	add	x2, x2, #0xeeb
    30005588:	17ffffe7 	b	30005524 <psci_cpu_suspend_finish+0x3c>
    3000558c:	f9400261 	ldr	x1, [x19]
    30005590:	2a0003e0 	mov	w0, w0
    30005594:	f9401021 	ldr	x1, [x1, #32]
    30005598:	d63f0020 	blr	x1
    3000559c:	d53ed040 	mrs	x0, tpidr_el3
    300055a0:	52800061 	mov	w1, #0x3                   	// #3
    300055a4:	39017001 	strb	w1, [x0, #92]
    300055a8:	52800020 	mov	w0, #0x1                   	// #1
    300055ac:	a94153f3 	ldp	x19, x20, [sp, #16]
    300055b0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300055b4:	17fffdbe 	b	30004cac <cm_prepare_el3_exit>

00000000300055b8 <psci_validate_power_state>:
    300055b8:	52b60002 	mov	w2, #0xb0000000            	// #-1342177280
    300055bc:	6a02001f 	tst	w0, w2
    300055c0:	540001e1 	b.ne	300055fc <psci_validate_power_state+0x44>  // b.any
    300055c4:	f0000062 	adrp	x2, 30014000 <tegra186_smmu_context+0x16c0>
    300055c8:	f945b442 	ldr	x2, [x2, #2920]
    300055cc:	f9400042 	ldr	x2, [x2]
    300055d0:	f9402442 	ldr	x2, [x2, #72]
    300055d4:	b5000122 	cbnz	x2, 300055f8 <psci_validate_power_state+0x40>
    300055d8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300055dc:	f0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300055e0:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300055e4:	9103cc42 	add	x2, x2, #0xf3
    300055e8:	910003fd 	mov	x29, sp
    300055ec:	52800f21 	mov	w1, #0x79                  	// #121
    300055f0:	9100f000 	add	x0, x0, #0x3c
    300055f4:	94000816 	bl	3000764c <__assert>
    300055f8:	d61f0040 	br	x2
    300055fc:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30005600:	d65f03c0 	ret

0000000030005604 <psci_query_sys_suspend_pwrstate>:
    30005604:	f0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30005608:	f945b421 	ldr	x1, [x1, #2920]
    3000560c:	f9400021 	ldr	x1, [x1]
    30005610:	f9402c21 	ldr	x1, [x1, #88]
    30005614:	b5000121 	cbnz	x1, 30005638 <psci_query_sys_suspend_pwrstate+0x34>
    30005618:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000561c:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30005620:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005624:	913f8442 	add	x2, x2, #0xfe1
    30005628:	910003fd 	mov	x29, sp
    3000562c:	52801121 	mov	w1, #0x89                  	// #137
    30005630:	9100f000 	add	x0, x0, #0x3c
    30005634:	94000806 	bl	3000764c <__assert>
    30005638:	d61f0020 	br	x1

000000003000563c <psci_is_last_on_cpu>:
    3000563c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30005640:	910003fd 	mov	x29, sp
    30005644:	a90153f3 	stp	x19, x20, [sp, #16]
    30005648:	94000ca6 	bl	300088e0 <plat_my_core_pos>
    3000564c:	2a0003f4 	mov	w20, w0
    30005650:	52800013 	mov	w19, #0x0                   	// #0
    30005654:	6b13029f 	cmp	w20, w19
    30005658:	54000221 	b.ne	3000569c <psci_is_last_on_cpu+0x60>  // b.any
    3000565c:	d53ed040 	mrs	x0, tpidr_el3
    30005660:	39416000 	ldrb	w0, [x0, #88]
    30005664:	35000100 	cbnz	w0, 30005684 <psci_is_last_on_cpu+0x48>
    30005668:	11000673 	add	w19, w19, #0x1
    3000566c:	7100227f 	cmp	w19, #0x8
    30005670:	54ffff21 	b.ne	30005654 <psci_is_last_on_cpu+0x18>  // b.any
    30005674:	52800020 	mov	w0, #0x1                   	// #1
    30005678:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000567c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30005680:	d65f03c0 	ret
    30005684:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30005688:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000568c:	913eb842 	add	x2, x2, #0xfae
    30005690:	528013a1 	mov	w1, #0x9d                  	// #157
    30005694:	9100f000 	add	x0, x0, #0x3c
    30005698:	940007ed 	bl	3000764c <__assert>
    3000569c:	2a1303e0 	mov	w0, w19
    300056a0:	9400177f 	bl	3000b49c <_cpu_data_by_index>
    300056a4:	39416000 	ldrb	w0, [x0, #88]
    300056a8:	7100041f 	cmp	w0, #0x1
    300056ac:	54fffde0 	b.eq	30005668 <psci_is_last_on_cpu+0x2c>  // b.none
    300056b0:	52800000 	mov	w0, #0x0                   	// #0
    300056b4:	17fffff1 	b	30005678 <psci_is_last_on_cpu+0x3c>

00000000300056b8 <psci_init_req_local_pwr_states>:
    300056b8:	d2800202 	mov	x2, #0x10                  	// #16
    300056bc:	52800101 	mov	w1, #0x8                   	// #8
    300056c0:	d0000080 	adrp	x0, 30017000 <bl32_init>
    300056c4:	91016000 	add	x0, x0, #0x58
    300056c8:	140007eb 	b	30007674 <memset>

00000000300056cc <psci_get_target_local_pwr_states>:
    300056cc:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    300056d0:	910003fd 	mov	x29, sp
    300056d4:	a90153f3 	stp	x19, x20, [sp, #16]
    300056d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    300056dc:	aa0103f5 	mov	x21, x1
    300056e0:	a90363f7 	stp	x23, x24, [sp, #48]
    300056e4:	2a0003f7 	mov	w23, w0
    300056e8:	d53ed040 	mrs	x0, tpidr_el3
    300056ec:	39417400 	ldrb	w0, [x0, #93]
    300056f0:	f0000076 	adrp	x22, 30014000 <tegra186_smmu_context+0x16c0>
    300056f4:	39000020 	strb	w0, [x1]
    300056f8:	52800034 	mov	w20, #0x1                   	// #1
    300056fc:	94000c79 	bl	300088e0 <plat_my_core_pos>
    30005700:	d37c7c01 	ubfiz	x1, x0, #4, #32
    30005704:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005708:	f945b2d6 	ldr	x22, [x22, #2912]
    3000570c:	f945a400 	ldr	x0, [x0, #2888]
    30005710:	8b010000 	add	x0, x0, x1
    30005714:	b9400813 	ldr	w19, [x0, #8]
    30005718:	6b17029f 	cmp	w20, w23
    3000571c:	54000169 	b.ls	30005748 <psci_get_target_local_pwr_states+0x7c>  // b.plast
    30005720:	8b3442b5 	add	x21, x21, w20, uxtw
    30005724:	d2800000 	mov	x0, #0x0                   	// #0
    30005728:	0b000281 	add	w1, w20, w0
    3000572c:	7100083f 	cmp	w1, #0x2
    30005730:	54000229 	b.ls	30005774 <psci_get_target_local_pwr_states+0xa8>  // b.plast
    30005734:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005738:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000573c:	a94363f7 	ldp	x23, x24, [sp, #48]
    30005740:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30005744:	d65f03c0 	ret
    30005748:	d37c7e73 	ubfiz	x19, x19, #4, #32
    3000574c:	2a1403f8 	mov	w24, w20
    30005750:	8b160273 	add	x19, x19, x22
    30005754:	d2800201 	mov	x1, #0x10                  	// #16
    30005758:	aa1303e0 	mov	x0, x19
    3000575c:	940018b7 	bl	3000ba38 <flush_dcache_range>
    30005760:	11000694 	add	w20, w20, #0x1
    30005764:	39403260 	ldrb	w0, [x19, #12]
    30005768:	38386aa0 	strb	w0, [x21, x24]
    3000576c:	b9400a73 	ldr	w19, [x19, #8]
    30005770:	17ffffea 	b	30005718 <psci_get_target_local_pwr_states+0x4c>
    30005774:	38206abf 	strb	wzr, [x21, x0]
    30005778:	91000400 	add	x0, x0, #0x1
    3000577c:	17ffffeb 	b	30005728 <psci_get_target_local_pwr_states+0x5c>

0000000030005780 <psci_get_parent_pwr_domain_nodes>:
    30005780:	d37c7c03 	ubfiz	x3, x0, #4, #32
    30005784:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005788:	f0000064 	adrp	x4, 30014000 <tegra186_smmu_context+0x16c0>
    3000578c:	f945a400 	ldr	x0, [x0, #2888]
    30005790:	f945b084 	ldr	x4, [x4, #2912]
    30005794:	8b030000 	add	x0, x0, x3
    30005798:	d2800003 	mov	x3, #0x0                   	// #0
    3000579c:	b9400800 	ldr	w0, [x0, #8]
    300057a0:	11000465 	add	w5, w3, #0x1
    300057a4:	6b05003f 	cmp	w1, w5
    300057a8:	54000042 	b.cs	300057b0 <psci_get_parent_pwr_domain_nodes+0x30>  // b.hs, b.nlast
    300057ac:	d65f03c0 	ret
    300057b0:	b8237840 	str	w0, [x2, x3, lsl #2]
    300057b4:	d37c7c00 	ubfiz	x0, x0, #4, #32
    300057b8:	8b000080 	add	x0, x4, x0
    300057bc:	91000463 	add	x3, x3, #0x1
    300057c0:	b9400800 	ldr	w0, [x0, #8]
    300057c4:	17fffff7 	b	300057a0 <psci_get_parent_pwr_domain_nodes+0x20>

00000000300057c8 <psci_set_pwr_domains_to_run>:
    300057c8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300057cc:	910003fd 	mov	x29, sp
    300057d0:	a90153f3 	stp	x19, x20, [sp, #16]
    300057d4:	d0000094 	adrp	x20, 30017000 <bl32_init>
    300057d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    300057dc:	2a0003f5 	mov	w21, w0
    300057e0:	94000c40 	bl	300088e0 <plat_my_core_pos>
    300057e4:	2a0003e0 	mov	w0, w0
    300057e8:	f0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    300057ec:	91016294 	add	x20, x20, #0x58
    300057f0:	8b000296 	add	x22, x20, x0
    300057f4:	8b354e94 	add	x20, x20, w21, uxtw #3
    300057f8:	f945a421 	ldr	x1, [x1, #2888]
    300057fc:	f0000075 	adrp	x21, 30014000 <tegra186_smmu_context+0x16c0>
    30005800:	8b000294 	add	x20, x20, x0
    30005804:	f945b2b5 	ldr	x21, [x21, #2912]
    30005808:	8b001021 	add	x1, x1, x0, lsl #4
    3000580c:	b9400833 	ldr	w19, [x1, #8]
    30005810:	eb1402df 	cmp	x22, x20
    30005814:	54000181 	b.ne	30005844 <psci_set_pwr_domains_to_run+0x7c>  // b.any
    30005818:	d53ed040 	mrs	x0, tpidr_el3
    3000581c:	b900581f 	str	wzr, [x0, #88]
    30005820:	d53ed040 	mrs	x0, tpidr_el3
    30005824:	3901741f 	strb	wzr, [x0, #93]
    30005828:	d53ed040 	mrs	x0, tpidr_el3
    3000582c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005830:	d2800101 	mov	x1, #0x8                   	// #8
    30005834:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005838:	91016000 	add	x0, x0, #0x58
    3000583c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30005840:	1400187e 	b	3000ba38 <flush_dcache_range>
    30005844:	d37c7e73 	ubfiz	x19, x19, #4, #32
    30005848:	d2800201 	mov	x1, #0x10                  	// #16
    3000584c:	8b1302b3 	add	x19, x21, x19
    30005850:	aa1303e0 	mov	x0, x19
    30005854:	3900327f 	strb	wzr, [x19, #12]
    30005858:	94001878 	bl	3000ba38 <flush_dcache_range>
    3000585c:	380086df 	strb	wzr, [x22], #8
    30005860:	b9400a73 	ldr	w19, [x19, #8]
    30005864:	17ffffeb 	b	30005810 <psci_set_pwr_domains_to_run+0x48>

0000000030005868 <psci_do_state_coordination>:
    30005868:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    3000586c:	910003fd 	mov	x29, sp
    30005870:	a90153f3 	stp	x19, x20, [sp, #16]
    30005874:	aa0103f3 	mov	x19, x1
    30005878:	a9025bf5 	stp	x21, x22, [sp, #32]
    3000587c:	a90363f7 	stp	x23, x24, [sp, #48]
    30005880:	a9046bf9 	stp	x25, x26, [sp, #64]
    30005884:	a90573fb 	stp	x27, x28, [sp, #80]
    30005888:	2a0003fc 	mov	w28, w0
    3000588c:	94000c15 	bl	300088e0 <plat_my_core_pos>
    30005890:	71000b9f 	cmp	w28, #0x2
    30005894:	540000e9 	b.ls	300058b0 <psci_do_state_coordination+0x48>  // b.plast
    30005898:	d0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    3000589c:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300058a0:	913e3c42 	add	x2, x2, #0xf8f
    300058a4:	52803221 	mov	w1, #0x191                 	// #401
    300058a8:	9100f000 	add	x0, x0, #0x3c
    300058ac:	94000768 	bl	3000764c <__assert>
    300058b0:	f0000074 	adrp	x20, 30014000 <tegra186_smmu_context+0x16c0>
    300058b4:	2a0003f6 	mov	w22, w0
    300058b8:	f000007a 	adrp	x26, 30014000 <tegra186_smmu_context+0x16c0>
    300058bc:	2a1c03f7 	mov	w23, w28
    300058c0:	f945a681 	ldr	x1, [x20, #2888]
    300058c4:	d0000099 	adrp	x25, 30017000 <bl32_init>
    300058c8:	f945b35a 	ldr	x26, [x26, #2912]
    300058cc:	91016339 	add	x25, x25, #0x58
    300058d0:	910006e5 	add	x5, x23, #0x1
    300058d4:	8b160326 	add	x6, x25, x22
    300058d8:	8b161021 	add	x1, x1, x22, lsl #4
    300058dc:	d2800018 	mov	x24, #0x0                   	// #0
    300058e0:	d2800035 	mov	x21, #0x1                   	// #1
    300058e4:	b9400821 	ldr	w1, [x1, #8]
    300058e8:	2a1503fb 	mov	w27, w21
    300058ec:	110006a4 	add	w4, w21, #0x1
    300058f0:	eb0502bf 	cmp	x21, x5
    300058f4:	540002c0 	b.eq	3000594c <psci_do_state_coordination+0xe4>  // b.none
    300058f8:	d37c7c21 	ubfiz	x1, x1, #4, #32
    300058fc:	38756a60 	ldrb	w0, [x19, x21]
    30005900:	8b010343 	add	x3, x26, x1
    30005904:	383868c0 	strb	w0, [x6, x24]
    30005908:	f90033a5 	str	x5, [x29, #96]
    3000590c:	2a1503e0 	mov	w0, w21
    30005910:	b8616b41 	ldr	w1, [x26, x1]
    30005914:	b9400462 	ldr	w2, [x3, #4]
    30005918:	8b180021 	add	x1, x1, x24
    3000591c:	b9006fa4 	str	w4, [x29, #108]
    30005920:	a9070fa6 	stp	x6, x3, [x29, #112]
    30005924:	8b010321 	add	x1, x25, x1
    30005928:	91002318 	add	x24, x24, #0x8
    3000592c:	97ffecde 	bl	30000ca4 <plat_get_target_pwr_state>
    30005930:	38356a60 	strb	w0, [x19, x21]
    30005934:	72001c1f 	tst	w0, #0xff
    30005938:	910006b5 	add	x21, x21, #0x1
    3000593c:	b9406fa4 	ldr	w4, [x29, #108]
    30005940:	f94033a5 	ldr	x5, [x29, #96]
    30005944:	a9470fa6 	ldp	x6, x3, [x29, #112]
    30005948:	540003a1 	b.ne	300059bc <psci_do_state_coordination+0x154>  // b.any
    3000594c:	6b04039f 	cmp	w28, w4
    30005950:	540003a2 	b.cs	300059c4 <psci_do_state_coordination+0x15c>  // b.hs, b.nlast
    30005954:	d53ed040 	mrs	x0, tpidr_el3
    30005958:	aa1303f5 	mov	x21, x19
    3000595c:	384016a1 	ldrb	w1, [x21], #1
    30005960:	39017401 	strb	w1, [x0, #93]
    30005964:	d53ed040 	mrs	x0, tpidr_el3
    30005968:	91017400 	add	x0, x0, #0x5d
    3000596c:	d2800021 	mov	x1, #0x1                   	// #1
    30005970:	94001832 	bl	3000ba38 <flush_dcache_range>
    30005974:	f0000076 	adrp	x22, 30014000 <tegra186_smmu_context+0x16c0>
    30005978:	8b170273 	add	x19, x19, x23
    3000597c:	94000bd9 	bl	300088e0 <plat_my_core_pos>
    30005980:	f945a694 	ldr	x20, [x20, #2888]
    30005984:	d37c7c00 	ubfiz	x0, x0, #4, #32
    30005988:	f945b2d6 	ldr	x22, [x22, #2912]
    3000598c:	8b000294 	add	x20, x20, x0
    30005990:	91000673 	add	x19, x19, #0x1
    30005994:	b9400a94 	ldr	w20, [x20, #8]
    30005998:	eb1302bf 	cmp	x21, x19
    3000599c:	54000221 	b.ne	300059e0 <psci_do_state_coordination+0x178>  // b.any
    300059a0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300059a4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300059a8:	a94363f7 	ldp	x23, x24, [sp, #48]
    300059ac:	a9446bf9 	ldp	x25, x26, [sp, #64]
    300059b0:	a94573fb 	ldp	x27, x28, [sp, #80]
    300059b4:	a8c87bfd 	ldp	x29, x30, [sp], #128
    300059b8:	d65f03c0 	ret
    300059bc:	b9400861 	ldr	w1, [x3, #8]
    300059c0:	17ffffca 	b	300058e8 <psci_do_state_coordination+0x80>
    300059c4:	d0000080 	adrp	x0, 30017000 <bl32_init>
    300059c8:	91016000 	add	x0, x0, #0x58
    300059cc:	8b3b4c1b 	add	x27, x0, w27, uxtw #3
    300059d0:	39400a61 	ldrb	w1, [x19, #2]
    300059d4:	38366b61 	strb	w1, [x27, x22]
    300059d8:	39000a7f 	strb	wzr, [x19, #2]
    300059dc:	17ffffde 	b	30005954 <psci_do_state_coordination+0xec>
    300059e0:	d37c7e94 	ubfiz	x20, x20, #4, #32
    300059e4:	384016a0 	ldrb	w0, [x21], #1
    300059e8:	8b1402d4 	add	x20, x22, x20
    300059ec:	d2800201 	mov	x1, #0x10                  	// #16
    300059f0:	39003280 	strb	w0, [x20, #12]
    300059f4:	aa1403e0 	mov	x0, x20
    300059f8:	94001810 	bl	3000ba38 <flush_dcache_range>
    300059fc:	b9400a94 	ldr	w20, [x20, #8]
    30005a00:	17ffffe6 	b	30005998 <psci_do_state_coordination+0x130>

0000000030005a04 <psci_find_max_off_lvl>:
    30005a04:	39400801 	ldrb	w1, [x0, #2]
    30005a08:	51000821 	sub	w1, w1, #0x2
    30005a0c:	12001c21 	and	w1, w1, #0xff
    30005a10:	7100183f 	cmp	w1, #0x6
    30005a14:	540001c9 	b.ls	30005a4c <psci_find_max_off_lvl+0x48>  // b.plast
    30005a18:	39400401 	ldrb	w1, [x0, #1]
    30005a1c:	51000821 	sub	w1, w1, #0x2
    30005a20:	12001c21 	and	w1, w1, #0xff
    30005a24:	7100183f 	cmp	w1, #0x6
    30005a28:	54000169 	b.ls	30005a54 <psci_find_max_off_lvl+0x50>  // b.plast
    30005a2c:	39400001 	ldrb	w1, [x0]
    30005a30:	52800060 	mov	w0, #0x3                   	// #3
    30005a34:	51000821 	sub	w1, w1, #0x2
    30005a38:	12001c21 	and	w1, w1, #0xff
    30005a3c:	7100183f 	cmp	w1, #0x6
    30005a40:	54000048 	b.hi	30005a48 <psci_find_max_off_lvl+0x44>  // b.pmore
    30005a44:	52800000 	mov	w0, #0x0                   	// #0
    30005a48:	d65f03c0 	ret
    30005a4c:	52800040 	mov	w0, #0x2                   	// #2
    30005a50:	17fffffe 	b	30005a48 <psci_find_max_off_lvl+0x44>
    30005a54:	52800020 	mov	w0, #0x1                   	// #1
    30005a58:	17fffffc 	b	30005a48 <psci_find_max_off_lvl+0x44>

0000000030005a5c <psci_find_target_suspend_lvl>:
    30005a5c:	39400801 	ldrb	w1, [x0, #2]
    30005a60:	35000101 	cbnz	w1, 30005a80 <psci_find_target_suspend_lvl+0x24>
    30005a64:	39400401 	ldrb	w1, [x0, #1]
    30005a68:	35000101 	cbnz	w1, 30005a88 <psci_find_target_suspend_lvl+0x2c>
    30005a6c:	39400001 	ldrb	w1, [x0]
    30005a70:	52800060 	mov	w0, #0x3                   	// #3
    30005a74:	34000041 	cbz	w1, 30005a7c <psci_find_target_suspend_lvl+0x20>
    30005a78:	52800000 	mov	w0, #0x0                   	// #0
    30005a7c:	d65f03c0 	ret
    30005a80:	52800040 	mov	w0, #0x2                   	// #2
    30005a84:	17fffffe 	b	30005a7c <psci_find_target_suspend_lvl+0x20>
    30005a88:	52800020 	mov	w0, #0x1                   	// #1
    30005a8c:	17fffffc 	b	30005a7c <psci_find_target_suspend_lvl+0x20>

0000000030005a90 <psci_validate_suspend_req>:
    30005a90:	aa0003e4 	mov	x4, x0
    30005a94:	2a0103e3 	mov	w3, w1
    30005a98:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30005a9c:	910003fd 	mov	x29, sp
    30005aa0:	97ffffef 	bl	30005a5c <psci_find_target_suspend_lvl>
    30005aa4:	71000c1f 	cmp	w0, #0x3
    30005aa8:	540002c0 	b.eq	30005b00 <psci_validate_suspend_req+0x70>  // b.none
    30005aac:	2a0003e2 	mov	w2, w0
    30005ab0:	93407c00 	sxtw	x0, w0
    30005ab4:	52800005 	mov	w5, #0x0                   	// #0
    30005ab8:	36f80160 	tbz	w0, #31, 30005ae4 <psci_validate_suspend_req+0x54>
    30005abc:	aa0403e0 	mov	x0, x4
    30005ac0:	97ffffd1 	bl	30005a04 <psci_find_max_off_lvl>
    30005ac4:	6b00005f 	cmp	w2, w0
    30005ac8:	54000300 	b.eq	30005b28 <psci_validate_suspend_req+0x98>  // b.none
    30005acc:	350002a3 	cbnz	w3, 30005b20 <psci_validate_suspend_req+0x90>
    30005ad0:	71000c1f 	cmp	w0, #0x3
    30005ad4:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30005ad8:	1a8003e0 	csel	w0, wzr, w0, eq  // eq = none
    30005adc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30005ae0:	d65f03c0 	ret
    30005ae4:	38606881 	ldrb	w1, [x4, x0]
    30005ae8:	34000101 	cbz	w1, 30005b08 <psci_validate_suspend_req+0x78>
    30005aec:	7100043f 	cmp	w1, #0x1
    30005af0:	54000108 	b.hi	30005b10 <psci_validate_suspend_req+0x80>  // b.pmore
    30005af4:	52800021 	mov	w1, #0x1                   	// #1
    30005af8:	6b0100bf 	cmp	w5, w1
    30005afc:	540000c9 	b.ls	30005b14 <psci_validate_suspend_req+0x84>  // b.plast
    30005b00:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30005b04:	17fffff6 	b	30005adc <psci_validate_suspend_req+0x4c>
    30005b08:	52800001 	mov	w1, #0x0                   	// #0
    30005b0c:	17fffffb 	b	30005af8 <psci_validate_suspend_req+0x68>
    30005b10:	52800041 	mov	w1, #0x2                   	// #2
    30005b14:	d1000400 	sub	x0, x0, #0x1
    30005b18:	2a0103e5 	mov	w5, w1
    30005b1c:	17ffffe7 	b	30005ab8 <psci_validate_suspend_req+0x28>
    30005b20:	52800000 	mov	w0, #0x0                   	// #0
    30005b24:	17ffffee 	b	30005adc <psci_validate_suspend_req+0x4c>
    30005b28:	7100007f 	cmp	w3, #0x0
    30005b2c:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30005b30:	1a8013e0 	csel	w0, wzr, w0, ne  // ne = any
    30005b34:	17ffffea 	b	30005adc <psci_validate_suspend_req+0x4c>

0000000030005b38 <psci_acquire_pwr_domain_locks>:
    30005b38:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30005b3c:	d37c7c21 	ubfiz	x1, x1, #4, #32
    30005b40:	910003fd 	mov	x29, sp
    30005b44:	f9001bf7 	str	x23, [sp, #48]
    30005b48:	2a0003f7 	mov	w23, w0
    30005b4c:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005b50:	a9025bf5 	stp	x21, x22, [sp, #32]
    30005b54:	f0000076 	adrp	x22, 30014000 <tegra186_smmu_context+0x16c0>
    30005b58:	a90153f3 	stp	x19, x20, [sp, #16]
    30005b5c:	f945a400 	ldr	x0, [x0, #2888]
    30005b60:	f00000b5 	adrp	x21, 3001c000 <tf_mmap+0x100>
    30005b64:	f945b2d6 	ldr	x22, [x22, #2912]
    30005b68:	912202b5 	add	x21, x21, #0x880
    30005b6c:	8b010001 	add	x1, x0, x1
    30005b70:	52800034 	mov	w20, #0x1                   	// #1
    30005b74:	b9400833 	ldr	w19, [x1, #8]
    30005b78:	6b17029f 	cmp	w20, w23
    30005b7c:	540000c9 	b.ls	30005b94 <psci_acquire_pwr_domain_locks+0x5c>  // b.plast
    30005b80:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005b84:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005b88:	f9401bf7 	ldr	x23, [sp, #48]
    30005b8c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30005b90:	d65f03c0 	ret
    30005b94:	d37c7e73 	ubfiz	x19, x19, #4, #32
    30005b98:	11000694 	add	w20, w20, #0x1
    30005b9c:	8b1302d3 	add	x19, x22, x19
    30005ba0:	39403a60 	ldrb	w0, [x19, #14]
    30005ba4:	8b000aa0 	add	x0, x21, x0, lsl #2
    30005ba8:	9400037b 	bl	30006994 <bakery_lock_get>
    30005bac:	b9400a73 	ldr	w19, [x19, #8]
    30005bb0:	17fffff2 	b	30005b78 <psci_acquire_pwr_domain_locks+0x40>

0000000030005bb4 <psci_release_pwr_domain_locks>:
    30005bb4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30005bb8:	910003fd 	mov	x29, sp
    30005bbc:	a90153f3 	stp	x19, x20, [sp, #16]
    30005bc0:	910103b4 	add	x20, x29, #0x40
    30005bc4:	a9025bf5 	stp	x21, x22, [sp, #32]
    30005bc8:	f0000076 	adrp	x22, 30014000 <tegra186_smmu_context+0x16c0>
    30005bcc:	2a0003f3 	mov	w19, w0
    30005bd0:	2a0103e0 	mov	w0, w1
    30005bd4:	f81f8e9f 	str	xzr, [x20, #-8]!
    30005bd8:	2a1303e1 	mov	w1, w19
    30005bdc:	f00000b5 	adrp	x21, 3001c000 <tf_mmap+0x100>
    30005be0:	912202b5 	add	x21, x21, #0x880
    30005be4:	aa1403e2 	mov	x2, x20
    30005be8:	97fffee6 	bl	30005780 <psci_get_parent_pwr_domain_nodes>
    30005bec:	f945b2d6 	ldr	x22, [x22, #2912]
    30005bf0:	350000b3 	cbnz	w19, 30005c04 <psci_release_pwr_domain_locks+0x50>
    30005bf4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005bf8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005bfc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30005c00:	d65f03c0 	ret
    30005c04:	51000673 	sub	w19, w19, #0x1
    30005c08:	b8735a80 	ldr	w0, [x20, w19, uxtw #2]
    30005c0c:	8b0012c0 	add	x0, x22, x0, lsl #4
    30005c10:	39403800 	ldrb	w0, [x0, #14]
    30005c14:	8b000aa0 	add	x0, x21, x0, lsl #2
    30005c18:	940003c2 	bl	30006b20 <bakery_lock_release>
    30005c1c:	17fffff5 	b	30005bf0 <psci_release_pwr_domain_locks+0x3c>

0000000030005c20 <psci_validate_mpidr>:
    30005c20:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30005c24:	910003fd 	mov	x29, sp
    30005c28:	97fff93d 	bl	3000411c <plat_core_pos_by_mpidr>
    30005c2c:	7100001f 	cmp	w0, #0x0
    30005c30:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30005c34:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30005c38:	1a9fb000 	csel	w0, w0, wzr, lt  // lt = tstop
    30005c3c:	d65f03c0 	ret

0000000030005c40 <psci_validate_entry_point>:
    30005c40:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30005c44:	910003fd 	mov	x29, sp
    30005c48:	a90153f3 	stp	x19, x20, [sp, #16]
    30005c4c:	aa0003f4 	mov	x20, x0
    30005c50:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005c54:	aa0103f3 	mov	x19, x1
    30005c58:	a9025bf5 	stp	x21, x22, [sp, #32]
    30005c5c:	f945b400 	ldr	x0, [x0, #2920]
    30005c60:	a90363f7 	stp	x23, x24, [sp, #48]
    30005c64:	f9400000 	ldr	x0, [x0]
    30005c68:	f9402801 	ldr	x1, [x0, #80]
    30005c6c:	f90023f9 	str	x25, [sp, #64]
    30005c70:	aa0203f9 	mov	x25, x2
    30005c74:	b5000381 	cbnz	x1, 30005ce4 <psci_validate_entry_point+0xa4>
    30005c78:	d53e1117 	mrs	x23, scr_el3
    30005c7c:	d5381000 	mrs	x0, sctlr_el1
    30005c80:	927802f8 	and	x24, x23, #0x100
    30005c84:	37400457 	tbnz	w23, #8, 30005d0c <psci_validate_entry_point+0xcc>
    30005c88:	92670001 	and	x1, x0, #0x2000000
    30005c8c:	53196415 	ubfx	w21, w0, #25, #1
    30005c90:	f100003f 	cmp	x1, #0x0
    30005c94:	52802021 	mov	w1, #0x101                 	// #257
    30005c98:	72a00b01 	movk	w1, #0x58, lsl #16
    30005c9c:	d2800076 	mov	x22, #0x3                   	// #3
    30005ca0:	f9000693 	str	x19, [x20, #8]
    30005ca4:	9a9f16c0 	csinc	x0, x22, xzr, ne  // ne = any
    30005ca8:	29000281 	stp	w1, w0, [x20]
    30005cac:	d2800801 	mov	x1, #0x40                  	// #64
    30005cb0:	91006280 	add	x0, x20, #0x18
    30005cb4:	940017c7 	bl	3000bbd0 <zeromem>
    30005cb8:	f9000e99 	str	x25, [x20, #24]
    30005cbc:	365002d7 	tbz	w23, #10, 30005d14 <psci_validate_entry_point+0xd4>
    30005cc0:	37000193 	tbnz	w19, #0, 30005cf0 <psci_validate_entry_point+0xb0>
    30005cc4:	f100031f 	cmp	x24, #0x0
    30005cc8:	52807821 	mov	w1, #0x3c1                 	// #961
    30005ccc:	1a9f07e0 	cset	w0, ne  // ne = any
    30005cd0:	11000400 	add	w0, w0, #0x1
    30005cd4:	2a000820 	orr	w0, w1, w0, lsl #2
    30005cd8:	b9001280 	str	w0, [x20, #16]
    30005cdc:	52800000 	mov	w0, #0x0                   	// #0
    30005ce0:	14000005 	b	30005cf4 <psci_validate_entry_point+0xb4>
    30005ce4:	aa1303e0 	mov	x0, x19
    30005ce8:	d63f0020 	blr	x1
    30005cec:	34fffc60 	cbz	w0, 30005c78 <psci_validate_entry_point+0x38>
    30005cf0:	12800100 	mov	w0, #0xfffffff7            	// #-9
    30005cf4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005cf8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005cfc:	a94363f7 	ldp	x23, x24, [sp, #48]
    30005d00:	f94023f9 	ldr	x25, [sp, #64]
    30005d04:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30005d08:	d65f03c0 	ret
    30005d0c:	d53c1000 	mrs	x0, sctlr_el2
    30005d10:	17ffffde 	b	30005c88 <psci_validate_entry_point+0x48>
    30005d14:	f100031f 	cmp	x24, #0x0
    30005d18:	52800140 	mov	w0, #0xa                   	// #10
    30005d1c:	531b0273 	ubfiz	w19, w19, #5, #1
    30005d20:	1a8002c0 	csel	w0, w22, w0, eq  // eq = none
    30005d24:	52803a01 	mov	w1, #0x1d0                 	// #464
    30005d28:	2a152400 	orr	w0, w0, w21, lsl #9
    30005d2c:	2a010273 	orr	w19, w19, w1
    30005d30:	2a000273 	orr	w19, w19, w0
    30005d34:	b9001293 	str	w19, [x20, #16]
    30005d38:	17ffffe9 	b	30005cdc <psci_validate_entry_point+0x9c>

0000000030005d3c <psci_warmboot_entrypoint>:
    30005d3c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    30005d40:	910003fd 	mov	x29, sp
    30005d44:	a90153f3 	stp	x19, x20, [sp, #16]
    30005d48:	f90013f5 	str	x21, [sp, #32]
    30005d4c:	94000ae5 	bl	300088e0 <plat_my_core_pos>
    30005d50:	790073bf 	strh	wzr, [x29, #56]
    30005d54:	2a0003f4 	mov	w20, w0
    30005d58:	3900ebbf 	strb	wzr, [x29, #58]
    30005d5c:	d53ed040 	mrs	x0, tpidr_el3
    30005d60:	39416000 	ldrb	w0, [x0, #88]
    30005d64:	7100041f 	cmp	w0, #0x1
    30005d68:	540000a1 	b.ne	30005d7c <psci_warmboot_entrypoint+0x40>  // b.any
    30005d6c:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005d70:	91048800 	add	x0, x0, #0x122
    30005d74:	9400056c 	bl	30007324 <tf_printf>
    30005d78:	9400171f 	bl	3000b9f4 <do_panic>
    30005d7c:	d53ed040 	mrs	x0, tpidr_el3
    30005d80:	39417013 	ldrb	w19, [x0, #92]
    30005d84:	52800040 	mov	w0, #0x2                   	// #2
    30005d88:	2a1403e1 	mov	w1, w20
    30005d8c:	9100e3b5 	add	x21, x29, #0x38
    30005d90:	71000e7f 	cmp	w19, #0x3
    30005d94:	1a801273 	csel	w19, w19, w0, ne  // ne = any
    30005d98:	2a1303e0 	mov	w0, w19
    30005d9c:	97ffff67 	bl	30005b38 <psci_acquire_pwr_domain_locks>
    30005da0:	aa1503e1 	mov	x1, x21
    30005da4:	2a1303e0 	mov	w0, w19
    30005da8:	97fffe49 	bl	300056cc <psci_get_target_local_pwr_states>
    30005dac:	d53ed040 	mrs	x0, tpidr_el3
    30005db0:	39416000 	ldrb	w0, [x0, #88]
    30005db4:	aa1503e1 	mov	x1, x21
    30005db8:	7100081f 	cmp	w0, #0x2
    30005dbc:	2a1403e0 	mov	w0, w20
    30005dc0:	54000161 	b.ne	30005dec <psci_warmboot_entrypoint+0xb0>  // b.any
    30005dc4:	97fffd31 	bl	30005288 <psci_cpu_on_finish>
    30005dc8:	2a1303e0 	mov	w0, w19
    30005dcc:	97fffe7f 	bl	300057c8 <psci_set_pwr_domains_to_run>
    30005dd0:	2a1403e1 	mov	w1, w20
    30005dd4:	2a1303e0 	mov	w0, w19
    30005dd8:	97ffff77 	bl	30005bb4 <psci_release_pwr_domain_locks>
    30005ddc:	f94013f5 	ldr	x21, [sp, #32]
    30005de0:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005de4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30005de8:	d65f03c0 	ret
    30005dec:	97fffdbf 	bl	300054e8 <psci_cpu_suspend_finish>
    30005df0:	17fffff6 	b	30005dc8 <psci_warmboot_entrypoint+0x8c>

0000000030005df4 <psci_register_spd_pm_hook>:
    30005df4:	b5000120 	cbnz	x0, 30005e18 <psci_register_spd_pm_hook+0x24>
    30005df8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30005dfc:	f0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005e00:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005e04:	91005c42 	add	x2, x2, #0x17
    30005e08:	910003fd 	mov	x29, sp
    30005e0c:	52806801 	mov	w1, #0x340                 	// #832
    30005e10:	9100f000 	add	x0, x0, #0x3c
    30005e14:	9400060e 	bl	3000764c <__assert>
    30005e18:	f0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30005e1c:	f945b821 	ldr	x1, [x1, #2928]
    30005e20:	f9000020 	str	x0, [x1]
    30005e24:	f9401401 	ldr	x1, [x0, #40]
    30005e28:	b40000c1 	cbz	x1, 30005e40 <psci_register_spd_pm_hook+0x4c>
    30005e2c:	f0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30005e30:	f945ac21 	ldr	x1, [x1, #2904]
    30005e34:	b9400022 	ldr	w2, [x1]
    30005e38:	321b0042 	orr	w2, w2, #0x20
    30005e3c:	b9000022 	str	w2, [x1]
    30005e40:	f9401800 	ldr	x0, [x0, #48]
    30005e44:	b40000c0 	cbz	x0, 30005e5c <psci_register_spd_pm_hook+0x68>
    30005e48:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005e4c:	f945ac00 	ldr	x0, [x0, #2904]
    30005e50:	b9400001 	ldr	w1, [x0]
    30005e54:	321a0421 	orr	w1, w1, #0xc0
    30005e58:	b9000001 	str	w1, [x0]
    30005e5c:	d65f03c0 	ret

0000000030005e60 <psci_spd_migrate_info>:
    30005e60:	f0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30005e64:	f945b821 	ldr	x1, [x1, #2928]
    30005e68:	f9400021 	ldr	x1, [x1]
    30005e6c:	b40001e1 	cbz	x1, 30005ea8 <psci_spd_migrate_info+0x48>
    30005e70:	f9401821 	ldr	x1, [x1, #48]
    30005e74:	b40001a1 	cbz	x1, 30005ea8 <psci_spd_migrate_info+0x48>
    30005e78:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30005e7c:	910003fd 	mov	x29, sp
    30005e80:	d63f0020 	blr	x1
    30005e84:	11000401 	add	w1, w0, #0x1
    30005e88:	71000c3f 	cmp	w1, #0x3
    30005e8c:	54000129 	b.ls	30005eb0 <psci_spd_migrate_info+0x50>  // b.plast
    30005e90:	f0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005e94:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005e98:	91014c42 	add	x2, x2, #0x53
    30005e9c:	52806be1 	mov	w1, #0x35f                 	// #863
    30005ea0:	9100f000 	add	x0, x0, #0x3c
    30005ea4:	940005ea 	bl	3000764c <__assert>
    30005ea8:	12800000 	mov	w0, #0xffffffff            	// #-1
    30005eac:	d65f03c0 	ret
    30005eb0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30005eb4:	d65f03c0 	ret

0000000030005eb8 <psci_print_power_domain_map>:
    30005eb8:	d65f03c0 	ret

0000000030005ebc <psci_do_pwrdown_sequence>:
    30005ebc:	140015da 	b	3000b624 <psci_do_pwrdown_cache_maintenance>

0000000030005ec0 <psci_cpu_on>:
    30005ec0:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    30005ec4:	910003fd 	mov	x29, sp
    30005ec8:	a90153f3 	stp	x19, x20, [sp, #16]
    30005ecc:	aa0003f4 	mov	x20, x0
    30005ed0:	a9025bf5 	stp	x21, x22, [sp, #32]
    30005ed4:	aa0103f5 	mov	x21, x1
    30005ed8:	aa0203f6 	mov	x22, x2
    30005edc:	97ffff51 	bl	30005c20 <psci_validate_mpidr>
    30005ee0:	350001c0 	cbnz	w0, 30005f18 <psci_cpu_on+0x58>
    30005ee4:	9100e3b3 	add	x19, x29, #0x38
    30005ee8:	aa1603e2 	mov	x2, x22
    30005eec:	aa1503e1 	mov	x1, x21
    30005ef0:	aa1303e0 	mov	x0, x19
    30005ef4:	97ffff53 	bl	30005c40 <psci_validate_entry_point>
    30005ef8:	35000080 	cbnz	w0, 30005f08 <psci_cpu_on+0x48>
    30005efc:	aa1303e1 	mov	x1, x19
    30005f00:	aa1403e0 	mov	x0, x20
    30005f04:	97fffc5a 	bl	3000506c <psci_cpu_on_start>
    30005f08:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005f0c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005f10:	a8c97bfd 	ldp	x29, x30, [sp], #144
    30005f14:	d65f03c0 	ret
    30005f18:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30005f1c:	17fffffb 	b	30005f08 <psci_cpu_on+0x48>

0000000030005f20 <psci_cpu_suspend>:
    30005f20:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
    30005f24:	910003fd 	mov	x29, sp
    30005f28:	a9025bf5 	stp	x21, x22, [sp, #32]
    30005f2c:	910143b5 	add	x21, x29, #0x50
    30005f30:	a90153f3 	stp	x19, x20, [sp, #16]
    30005f34:	2a0003f3 	mov	w19, w0
    30005f38:	a90363f7 	stp	x23, x24, [sp, #48]
    30005f3c:	aa0103f8 	mov	x24, x1
    30005f40:	f90023f9 	str	x25, [sp, #64]
    30005f44:	aa1503e1 	mov	x1, x21
    30005f48:	7900a3bf 	strh	wzr, [x29, #80]
    30005f4c:	aa0203f9 	mov	x25, x2
    30005f50:	39014bbf 	strb	wzr, [x29, #82]
    30005f54:	97fffd99 	bl	300055b8 <psci_validate_power_state>
    30005f58:	34000220 	cbz	w0, 30005f9c <psci_cpu_suspend+0x7c>
    30005f5c:	3100081f 	cmn	w0, #0x2
    30005f60:	54000121 	b.ne	30005f84 <psci_cpu_suspend+0x64>  // b.any
    30005f64:	12800034 	mov	w20, #0xfffffffe            	// #-2
    30005f68:	2a1403e0 	mov	w0, w20
    30005f6c:	f94023f9 	ldr	x25, [sp, #64]
    30005f70:	a94153f3 	ldp	x19, x20, [sp, #16]
    30005f74:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30005f78:	a94363f7 	ldp	x23, x24, [sp, #48]
    30005f7c:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    30005f80:	d65f03c0 	ret
    30005f84:	f0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005f88:	9105f842 	add	x2, x2, #0x17e
    30005f8c:	52800861 	mov	w1, #0x43                  	// #67
    30005f90:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005f94:	91066800 	add	x0, x0, #0x19a
    30005f98:	940005ad 	bl	3000764c <__assert>
    30005f9c:	d35e7a73 	ubfx	x19, x19, #30, #1
    30005fa0:	aa1503e0 	mov	x0, x21
    30005fa4:	2a1303e1 	mov	w1, w19
    30005fa8:	97fffeba 	bl	30005a90 <psci_validate_suspend_req>
    30005fac:	2a0003f4 	mov	w20, w0
    30005fb0:	340000a0 	cbz	w0, 30005fc4 <psci_cpu_suspend+0xa4>
    30005fb4:	f0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005fb8:	528009c1 	mov	w1, #0x4e                  	// #78
    30005fbc:	9106bc42 	add	x2, x2, #0x1af
    30005fc0:	17fffff4 	b	30005f90 <psci_cpu_suspend+0x70>
    30005fc4:	aa1503e0 	mov	x0, x21
    30005fc8:	97fffea5 	bl	30005a5c <psci_find_target_suspend_lvl>
    30005fcc:	2a0003f6 	mov	w22, w0
    30005fd0:	71000c1f 	cmp	w0, #0x3
    30005fd4:	540000a1 	b.ne	30005fe8 <psci_cpu_suspend+0xc8>  // b.any
    30005fd8:	f0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30005fdc:	9107f400 	add	x0, x0, #0x1fd
    30005fe0:	940004d1 	bl	30007324 <tf_printf>
    30005fe4:	94001684 	bl	3000b9f4 <do_panic>
    30005fe8:	2a000260 	orr	w0, w19, w0
    30005fec:	350001a0 	cbnz	w0, 30006020 <psci_cpu_suspend+0x100>
    30005ff0:	f0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30005ff4:	f945b400 	ldr	x0, [x0, #2920]
    30005ff8:	f9400000 	ldr	x0, [x0]
    30005ffc:	f9400001 	ldr	x1, [x0]
    30006000:	b4fffb21 	cbz	x1, 30005f64 <psci_cpu_suspend+0x44>
    30006004:	394143a0 	ldrb	w0, [x29, #80]
    30006008:	d53ed042 	mrs	x2, tpidr_el3
    3000600c:	39017440 	strb	w0, [x2, #93]
    30006010:	d63f0020 	blr	x1
    30006014:	d53ed040 	mrs	x0, tpidr_el3
    30006018:	3901741f 	strb	wzr, [x0, #93]
    3000601c:	17ffffd3 	b	30005f68 <psci_cpu_suspend+0x48>
    30006020:	910163b7 	add	x23, x29, #0x58
    30006024:	350000f3 	cbnz	w19, 30006040 <psci_cpu_suspend+0x120>
    30006028:	2a1303e3 	mov	w3, w19
    3000602c:	aa1503e2 	mov	x2, x21
    30006030:	2a1603e1 	mov	w1, w22
    30006034:	aa1703e0 	mov	x0, x23
    30006038:	97fffcc6 	bl	30005350 <psci_cpu_suspend_start>
    3000603c:	17ffffcb 	b	30005f68 <psci_cpu_suspend+0x48>
    30006040:	aa1903e2 	mov	x2, x25
    30006044:	aa1803e1 	mov	x1, x24
    30006048:	aa1703e0 	mov	x0, x23
    3000604c:	97fffefd 	bl	30005c40 <psci_validate_entry_point>
    30006050:	34fffec0 	cbz	w0, 30006028 <psci_cpu_suspend+0x108>
    30006054:	2a0003f4 	mov	w20, w0
    30006058:	17ffffc4 	b	30005f68 <psci_cpu_suspend+0x48>

000000003000605c <psci_system_suspend>:
    3000605c:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    30006060:	910003fd 	mov	x29, sp
    30006064:	a90153f3 	stp	x19, x20, [sp, #16]
    30006068:	aa0003f3 	mov	x19, x0
    3000606c:	a9025bf5 	stp	x21, x22, [sp, #32]
    30006070:	aa0103f4 	mov	x20, x1
    30006074:	97fffd72 	bl	3000563c <psci_is_last_on_cpu>
    30006078:	34000640 	cbz	w0, 30006140 <psci_system_suspend+0xe4>
    3000607c:	9100e3b5 	add	x21, x29, #0x38
    30006080:	aa1303e1 	mov	x1, x19
    30006084:	aa1403e2 	mov	x2, x20
    30006088:	aa1503e0 	mov	x0, x21
    3000608c:	97fffeed 	bl	30005c40 <psci_validate_entry_point>
    30006090:	2a0003f3 	mov	w19, w0
    30006094:	350004c0 	cbnz	w0, 3000612c <psci_system_suspend+0xd0>
    30006098:	9100c3b4 	add	x20, x29, #0x30
    3000609c:	aa1403e0 	mov	x0, x20
    300060a0:	97fffd59 	bl	30005604 <psci_query_sys_suspend_pwrstate>
    300060a4:	aa1403e0 	mov	x0, x20
    300060a8:	97fffe6d 	bl	30005a5c <psci_find_target_suspend_lvl>
    300060ac:	2a0003f6 	mov	w22, w0
    300060b0:	7100081f 	cmp	w0, #0x2
    300060b4:	540000e0 	b.eq	300060d0 <psci_system_suspend+0x74>  // b.none
    300060b8:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300060bc:	910c6442 	add	x2, x2, #0x319
    300060c0:	52801621 	mov	w1, #0xb1                  	// #177
    300060c4:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300060c8:	91066800 	add	x0, x0, #0x19a
    300060cc:	94000560 	bl	3000764c <__assert>
    300060d0:	52800021 	mov	w1, #0x1                   	// #1
    300060d4:	aa1403e0 	mov	x0, x20
    300060d8:	97fffe6e 	bl	30005a90 <psci_validate_suspend_req>
    300060dc:	2a0003f3 	mov	w19, w0
    300060e0:	340000a0 	cbz	w0, 300060f4 <psci_system_suspend+0x98>
    300060e4:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300060e8:	52801661 	mov	w1, #0xb3                  	// #179
    300060ec:	910d5c42 	add	x2, x2, #0x357
    300060f0:	17fffff5 	b	300060c4 <psci_system_suspend+0x68>
    300060f4:	3940cba0 	ldrb	w0, [x29, #50]
    300060f8:	51000800 	sub	w0, w0, #0x2
    300060fc:	12001c00 	and	w0, w0, #0xff
    30006100:	7100181f 	cmp	w0, #0x6
    30006104:	540000a9 	b.ls	30006118 <psci_system_suspend+0xbc>  // b.plast
    30006108:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000610c:	52801681 	mov	w1, #0xb4                  	// #180
    30006110:	910e9c42 	add	x2, x2, #0x3a7
    30006114:	17ffffec 	b	300060c4 <psci_system_suspend+0x68>
    30006118:	52800023 	mov	w3, #0x1                   	// #1
    3000611c:	aa1403e2 	mov	x2, x20
    30006120:	2a1603e1 	mov	w1, w22
    30006124:	aa1503e0 	mov	x0, x21
    30006128:	97fffc8a 	bl	30005350 <psci_cpu_suspend_start>
    3000612c:	2a1303e0 	mov	w0, w19
    30006130:	a94153f3 	ldp	x19, x20, [sp, #16]
    30006134:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30006138:	a8c97bfd 	ldp	x29, x30, [sp], #144
    3000613c:	d65f03c0 	ret
    30006140:	12800053 	mov	w19, #0xfffffffd            	// #-3
    30006144:	17fffffa 	b	3000612c <psci_system_suspend+0xd0>

0000000030006148 <psci_cpu_off>:
    30006148:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000614c:	52800040 	mov	w0, #0x2                   	// #2
    30006150:	910003fd 	mov	x29, sp
    30006154:	97fffb79 	bl	30004f38 <psci_do_cpu_off>
    30006158:	31000c1f 	cmn	w0, #0x3
    3000615c:	540000e0 	b.eq	30006178 <psci_cpu_off+0x30>  // b.none
    30006160:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006164:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006168:	9105a842 	add	x2, x2, #0x16a
    3000616c:	52801a61 	mov	w1, #0xd3                  	// #211
    30006170:	91066800 	add	x0, x0, #0x19a
    30006174:	94000536 	bl	3000764c <__assert>
    30006178:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000617c:	d65f03c0 	ret

0000000030006180 <psci_affinity_info>:
    30006180:	340000c1 	cbz	w1, 30006198 <psci_affinity_info+0x18>
    30006184:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30006188:	d65f03c0 	ret
    3000618c:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30006190:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30006194:	d65f03c0 	ret
    30006198:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000619c:	910003fd 	mov	x29, sp
    300061a0:	97fff7df 	bl	3000411c <plat_core_pos_by_mpidr>
    300061a4:	3100041f 	cmn	w0, #0x1
    300061a8:	54ffff20 	b.eq	3000618c <psci_affinity_info+0xc>  // b.none
    300061ac:	940014bc 	bl	3000b49c <_cpu_data_by_index>
    300061b0:	b9405800 	ldr	w0, [x0, #88]
    300061b4:	17fffff7 	b	30006190 <psci_affinity_info+0x10>

00000000300061b8 <psci_migrate>:
    300061b8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    300061bc:	910003fd 	mov	x29, sp
    300061c0:	f9000bf3 	str	x19, [sp, #16]
    300061c4:	aa0003f3 	mov	x19, x0
    300061c8:	9100a3a0 	add	x0, x29, #0x28
    300061cc:	97ffff25 	bl	30005e60 <psci_spd_migrate_info>
    300061d0:	340000e0 	cbz	w0, 300061ec <psci_migrate+0x34>
    300061d4:	7100041f 	cmp	w0, #0x1
    300061d8:	12800040 	mov	w0, #0xfffffffd            	// #-3
    300061dc:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
    300061e0:	f9400bf3 	ldr	x19, [sp, #16]
    300061e4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300061e8:	d65f03c0 	ret
    300061ec:	d53800a0 	mrs	x0, mpidr_el1
    300061f0:	f94017a1 	ldr	x1, [x29, #40]
    300061f4:	eb00003f 	cmp	x1, x0
    300061f8:	54000341 	b.ne	30006260 <psci_migrate+0xa8>  // b.any
    300061fc:	aa1303e0 	mov	x0, x19
    30006200:	97fffe88 	bl	30005c20 <psci_validate_mpidr>
    30006204:	35000320 	cbnz	w0, 30006268 <psci_migrate+0xb0>
    30006208:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    3000620c:	f945b800 	ldr	x0, [x0, #2928]
    30006210:	f9400000 	ldr	x0, [x0]
    30006214:	b4000060 	cbz	x0, 30006220 <psci_migrate+0x68>
    30006218:	f9401402 	ldr	x2, [x0, #40]
    3000621c:	b50000e2 	cbnz	x2, 30006238 <psci_migrate+0x80>
    30006220:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006224:	9108e042 	add	x2, x2, #0x238
    30006228:	52802081 	mov	w1, #0x104                 	// #260
    3000622c:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006230:	91066800 	add	x0, x0, #0x19a
    30006234:	94000506 	bl	3000764c <__assert>
    30006238:	d53800a0 	mrs	x0, mpidr_el1
    3000623c:	aa1303e1 	mov	x1, x19
    30006240:	d63f0040 	blr	x2
    30006244:	7100001f 	cmp	w0, #0x0
    30006248:	3a461804 	ccmn	w0, #0x6, #0x4, ne  // ne = any
    3000624c:	54fffca0 	b.eq	300061e0 <psci_migrate+0x28>  // b.none
    30006250:	b0000042 	adrp	x2, 3000f000 <__func__.2610+0x16b>
    30006254:	528020e1 	mov	w1, #0x107                 	// #263
    30006258:	9138f842 	add	x2, x2, #0xe3e
    3000625c:	17fffff4 	b	3000622c <psci_migrate+0x74>
    30006260:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    30006264:	17ffffdf 	b	300061e0 <psci_migrate+0x28>
    30006268:	12800020 	mov	w0, #0xfffffffe            	// #-2
    3000626c:	17ffffdd 	b	300061e0 <psci_migrate+0x28>

0000000030006270 <psci_migrate_info_type>:
    30006270:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30006274:	910003fd 	mov	x29, sp
    30006278:	910063a0 	add	x0, x29, #0x18
    3000627c:	97fffef9 	bl	30005e60 <psci_spd_migrate_info>
    30006280:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30006284:	d65f03c0 	ret

0000000030006288 <psci_migrate_info_up_cpu>:
    30006288:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3000628c:	910003fd 	mov	x29, sp
    30006290:	910063a0 	add	x0, x29, #0x18
    30006294:	97fffef3 	bl	30005e60 <psci_spd_migrate_info>
    30006298:	7100041f 	cmp	w0, #0x1
    3000629c:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    300062a0:	f9400fa1 	ldr	x1, [x29, #24]
    300062a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300062a8:	9a809020 	csel	x0, x1, x0, ls  // ls = plast
    300062ac:	d65f03c0 	ret

00000000300062b0 <psci_node_hw_state>:
    300062b0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300062b4:	910003fd 	mov	x29, sp
    300062b8:	a90153f3 	stp	x19, x20, [sp, #16]
    300062bc:	aa0003f4 	mov	x20, x0
    300062c0:	2a0103f3 	mov	w19, w1
    300062c4:	97fffe57 	bl	30005c20 <psci_validate_mpidr>
    300062c8:	35000340 	cbnz	w0, 30006330 <psci_node_hw_state+0x80>
    300062cc:	71000a7f 	cmp	w19, #0x2
    300062d0:	54000308 	b.hi	30006330 <psci_node_hw_state+0x80>  // b.pmore
    300062d4:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300062d8:	f945b400 	ldr	x0, [x0, #2920]
    300062dc:	f9400000 	ldr	x0, [x0]
    300062e0:	f9403802 	ldr	x2, [x0, #112]
    300062e4:	b50000e2 	cbnz	x2, 30006300 <psci_node_hw_state+0x50>
    300062e8:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300062ec:	9109d042 	add	x2, x2, #0x274
    300062f0:	52802701 	mov	w1, #0x138                 	// #312
    300062f4:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300062f8:	91066800 	add	x0, x0, #0x19a
    300062fc:	940004d4 	bl	3000764c <__assert>
    30006300:	2a1303e1 	mov	w1, w19
    30006304:	aa1403e0 	mov	x0, x20
    30006308:	d63f0040 	blr	x2
    3000630c:	11000401 	add	w1, w0, #0x1
    30006310:	71000c3f 	cmp	w1, #0x3
    30006314:	54000109 	b.ls	30006334 <psci_node_hw_state+0x84>  // b.plast
    30006318:	3100081f 	cmn	w0, #0x2
    3000631c:	540000a0 	b.eq	30006330 <psci_node_hw_state+0x80>  // b.none
    30006320:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006324:	52802761 	mov	w1, #0x13b                 	// #315
    30006328:	910a8042 	add	x2, x2, #0x2a0
    3000632c:	17fffff2 	b	300062f4 <psci_node_hw_state+0x44>
    30006330:	12800020 	mov	w0, #0xfffffffe            	// #-2
    30006334:	a94153f3 	ldp	x19, x20, [sp, #16]
    30006338:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3000633c:	d65f03c0 	ret

0000000030006340 <psci_features>:
    30006340:	d0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30006344:	f945ac21 	ldr	x1, [x1, #2904]
    30006348:	b9400022 	ldr	w2, [x1]
    3000634c:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
    30006350:	6b01001f 	cmp	w0, w1
    30006354:	54000300 	b.eq	300063b4 <psci_features+0x74>  // b.none
    30006358:	36f00080 	tbz	w0, #30, 30006368 <psci_features+0x28>
    3000635c:	528c1741 	mov	w1, #0x60ba                	// #24762
    30006360:	72a00061 	movk	w1, #0x3, lsl #16
    30006364:	0a010042 	and	w2, w2, w1
    30006368:	d3587401 	ubfx	x1, x0, #24, #6
    3000636c:	7100103f 	cmp	w1, #0x4
    30006370:	54000261 	b.ne	300063bc <psci_features+0x7c>  // b.any
    30006374:	f2701c1f 	tst	x0, #0xff0000
    30006378:	54000221 	b.ne	300063bc <psci_features+0x7c>  // b.any
    3000637c:	531f7c01 	lsr	w1, w0, #31
    30006380:	340001e1 	cbz	w1, 300063bc <psci_features+0x7c>
    30006384:	721b281f 	tst	w0, #0xffe0
    30006388:	540001a1 	b.ne	300063bc <psci_features+0x7c>  // b.any
    3000638c:	1ac02021 	lsl	w1, w1, w0
    30006390:	6a02003f 	tst	w1, w2
    30006394:	54000140 	b.eq	300063bc <psci_features+0x7c>  // b.none
    30006398:	12017800 	and	w0, w0, #0xbfffffff
    3000639c:	52800021 	mov	w1, #0x1                   	// #1
    300063a0:	72b08001 	movk	w1, #0x8400, lsl #16
    300063a4:	6b01001f 	cmp	w0, w1
    300063a8:	1a9f17e0 	cset	w0, eq  // eq = none
    300063ac:	531f7800 	lsl	w0, w0, #1
    300063b0:	d65f03c0 	ret
    300063b4:	52800000 	mov	w0, #0x0                   	// #0
    300063b8:	17fffffe 	b	300063b0 <psci_features+0x70>
    300063bc:	12800000 	mov	w0, #0xffffffff            	// #-1
    300063c0:	17fffffc 	b	300063b0 <psci_features+0x70>

00000000300063c4 <psci_smc_handler>:
    300063c4:	36000927 	tbz	w7, #0, 300064e8 <psci_smc_handler+0x124>
    300063c8:	aa0103e4 	mov	x4, x1
    300063cc:	aa0203e1 	mov	x1, x2
    300063d0:	d0000062 	adrp	x2, 30014000 <tegra186_smmu_context+0x16c0>
    300063d4:	2a0003e5 	mov	w5, w0
    300063d8:	52800020 	mov	w0, #0x1                   	// #1
    300063dc:	f945ac42 	ldr	x2, [x2, #2904]
    300063e0:	1ac52000 	lsl	w0, w0, w5
    300063e4:	b9400042 	ldr	w2, [x2]
    300063e8:	6a02001f 	tst	w0, w2
    300063ec:	54000820 	b.eq	300064f0 <psci_smc_handler+0x12c>  // b.none
    300063f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300063f4:	aa0403e0 	mov	x0, x4
    300063f8:	aa0303e2 	mov	x2, x3
    300063fc:	2a0503e4 	mov	w4, w5
    30006400:	910003fd 	mov	x29, sp
    30006404:	37f005e4 	tbnz	w4, #30, 300064c0 <psci_smc_handler+0xfc>
    30006408:	52af8003 	mov	w3, #0x7c000000            	// #2080374784
    3000640c:	0b0300a4 	add	w4, w5, w3
    30006410:	7100389f 	cmp	w4, #0xe
    30006414:	54000728 	b.hi	300064f8 <psci_smc_handler+0x134>  // b.pmore
    30006418:	d0000043 	adrp	x3, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000641c:	91053063 	add	x3, x3, #0x14c
    30006420:	38644863 	ldrb	w3, [x3, w4, uxtw]
    30006424:	10000064 	adr	x4, 30006430 <psci_smc_handler+0x6c>
    30006428:	8b238883 	add	x3, x4, w3, sxtb #2
    3000642c:	d61f0060 	br	x3
    30006430:	d2a00020 	mov	x0, #0x10000               	// #65536
    30006434:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30006438:	d65f03c0 	ret
    3000643c:	97ffff43 	bl	30006148 <psci_cpu_off>
    30006440:	93407c00 	sxtw	x0, w0
    30006444:	17fffffc 	b	30006434 <psci_smc_handler+0x70>
    30006448:	2a0203e2 	mov	w2, w2
    3000644c:	2a0103e1 	mov	w1, w1
    30006450:	97fffeb4 	bl	30005f20 <psci_cpu_suspend>
    30006454:	17fffffb 	b	30006440 <psci_smc_handler+0x7c>
    30006458:	2a0203e2 	mov	w2, w2
    3000645c:	2a0103e1 	mov	w1, w1
    30006460:	2a0003e0 	mov	w0, w0
    30006464:	97fffe97 	bl	30005ec0 <psci_cpu_on>
    30006468:	17fffff6 	b	30006440 <psci_smc_handler+0x7c>
    3000646c:	2a0003e0 	mov	w0, w0
    30006470:	97ffff44 	bl	30006180 <psci_affinity_info>
    30006474:	17fffff3 	b	30006440 <psci_smc_handler+0x7c>
    30006478:	2a0003e0 	mov	w0, w0
    3000647c:	97ffff4f 	bl	300061b8 <psci_migrate>
    30006480:	17fffff0 	b	30006440 <psci_smc_handler+0x7c>
    30006484:	97ffff7b 	bl	30006270 <psci_migrate_info_type>
    30006488:	17ffffee 	b	30006440 <psci_smc_handler+0x7c>
    3000648c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30006490:	17ffff7e 	b	30006288 <psci_migrate_info_up_cpu>
    30006494:	2a0003e0 	mov	w0, w0
    30006498:	97ffff86 	bl	300062b0 <psci_node_hw_state>
    3000649c:	17ffffe9 	b	30006440 <psci_smc_handler+0x7c>
    300064a0:	2a0103e1 	mov	w1, w1
    300064a4:	2a0003e0 	mov	w0, w0
    300064a8:	97fffeed 	bl	3000605c <psci_system_suspend>
    300064ac:	17ffffe5 	b	30006440 <psci_smc_handler+0x7c>
    300064b0:	94000101 	bl	300068b4 <psci_system_off>
    300064b4:	9400011c 	bl	30006924 <psci_system_reset>
    300064b8:	97ffffa2 	bl	30006340 <psci_features>
    300064bc:	17ffffe1 	b	30006440 <psci_smc_handler+0x7c>
    300064c0:	12b88003 	mov	w3, #0x3bffffff            	// #1006632959
    300064c4:	0b0300a4 	add	w4, w5, w3
    300064c8:	7100349f 	cmp	w4, #0xd
    300064cc:	54000168 	b.hi	300064f8 <psci_smc_handler+0x134>  // b.pmore
    300064d0:	d0000043 	adrp	x3, 30010000 <tegra_power_domain_tree_desc+0x650>
    300064d4:	91057063 	add	x3, x3, #0x15c
    300064d8:	38644863 	ldrb	w3, [x3, w4, uxtw]
    300064dc:	10000064 	adr	x4, 300064e8 <psci_smc_handler+0x124>
    300064e0:	8b238883 	add	x3, x4, w3, sxtb #2
    300064e4:	d61f0060 	br	x3
    300064e8:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
    300064ec:	d65f03c0 	ret
    300064f0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    300064f4:	d65f03c0 	ret
    300064f8:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    300064fc:	17ffffce 	b	30006434 <psci_smc_handler+0x70>

0000000030006500 <psci_arch_setup>:
    30006500:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30006504:	910003fd 	mov	x29, sp
    30006508:	97fff6ce 	bl	30004040 <plat_get_syscnt_freq2>
    3000650c:	2a0003e0 	mov	w0, w0
    30006510:	d51be000 	msr	cntfrq_el0, x0
    30006514:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30006518:	140013ff 	b	3000b514 <init_cpu_ops>

000000003000651c <psci_setup>:
    3000651c:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    30006520:	910003fd 	mov	x29, sp
    30006524:	a90153f3 	stp	x19, x20, [sp, #16]
    30006528:	a9025bf5 	stp	x21, x22, [sp, #32]
    3000652c:	a90363f7 	stp	x23, x24, [sp, #48]
    30006530:	a9046bf9 	stp	x25, x26, [sp, #64]
    30006534:	a90573fb 	stp	x27, x28, [sp, #80]
    30006538:	b4000160 	cbz	x0, 30006564 <psci_setup+0x48>
    3000653c:	aa0003f7 	mov	x23, x0
    30006540:	79400000 	ldrh	w0, [x0]
    30006544:	7104181f 	cmp	w0, #0x106
    30006548:	540000e1 	b.ne	30006564 <psci_setup+0x48>  // b.any
    3000654c:	f94002e0 	ldr	x0, [x23]
    30006550:	9270bc00 	and	x0, x0, #0xffffffffffff0000
    30006554:	f144001f 	cmp	x0, #0x100, lsl #12
    30006558:	54000061 	b.ne	30006564 <psci_setup+0x48>  // b.any
    3000655c:	f94006e0 	ldr	x0, [x23, #8]
    30006560:	b50000e0 	cbnz	x0, 3000657c <psci_setup+0x60>
    30006564:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006568:	910fa442 	add	x2, x2, #0x3e9
    3000656c:	52801801 	mov	w1, #0xc0                  	// #192
    30006570:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006574:	91102c00 	add	x0, x0, #0x40b
    30006578:	94000435 	bl	3000764c <__assert>
    3000657c:	d000007b 	adrp	x27, 30014000 <tegra186_smmu_context+0x16c0>
    30006580:	97ffffe0 	bl	30006500 <psci_arch_setup>
    30006584:	97fff6a9 	bl	30004028 <plat_get_power_domain_tree_desc>
    30006588:	b0000098 	adrp	x24, 30017000 <bl32_init>
    3000658c:	f945a77b 	ldr	x27, [x27, #2888]
    30006590:	9101c318 	add	x24, x24, #0x70
    30006594:	aa0003e5 	mov	x5, x0
    30006598:	52800014 	mov	w20, #0x0                   	// #0
    3000659c:	52800000 	mov	w0, #0x0                   	// #0
    300065a0:	52800013 	mov	w19, #0x0                   	// #0
    300065a4:	5280003a 	mov	w26, #0x1                   	// #1
    300065a8:	52800055 	mov	w21, #0x2                   	// #2
    300065ac:	8b3440bc 	add	x28, x5, w20, uxtw
    300065b0:	51000699 	sub	w25, w20, #0x1
    300065b4:	0b140354 	add	w20, w26, w20
    300065b8:	5280001a 	mov	w26, #0x0                   	// #0
    300065bc:	51000684 	sub	w4, w20, #0x1
    300065c0:	14000011 	b	30006604 <psci_setup+0xe8>
    300065c4:	71000e9f 	cmp	w20, #0x3
    300065c8:	540000a9 	b.ls	300065dc <psci_setup+0xc0>  // b.plast
    300065cc:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300065d0:	52801121 	mov	w1, #0x89                  	// #137
    300065d4:	91108442 	add	x2, x2, #0x421
    300065d8:	17ffffe6 	b	30006570 <psci_setup+0x54>
    300065dc:	39400383 	ldrb	w3, [x28]
    300065e0:	d37c7c16 	ubfiz	x22, x0, #4, #32
    300065e4:	2a0003f3 	mov	w19, w0
    300065e8:	0b000066 	add	w6, w3, w0
    300065ec:	6b06027f 	cmp	w19, w6
    300065f0:	54000243 	b.cc	30006638 <psci_setup+0x11c>  // b.lo, b.ul, b.last
    300065f4:	0b03035a 	add	w26, w26, w3
    300065f8:	9100079c 	add	x28, x28, #0x1
    300065fc:	2a1403f9 	mov	w25, w20
    30006600:	2a1303e0 	mov	w0, w19
    30006604:	11000734 	add	w20, w25, #0x1
    30006608:	6b04033f 	cmp	w25, w4
    3000660c:	54fffdc1 	b.ne	300065c4 <psci_setup+0xa8>  // b.any
    30006610:	710006b5 	subs	w21, w21, #0x1
    30006614:	54000600 	b.eq	300066d4 <psci_setup+0x1b8>  // b.none
    30006618:	310006bf 	cmn	w21, #0x1
    3000661c:	54fffc81 	b.ne	300065ac <psci_setup+0x90>  // b.any
    30006620:	7100227f 	cmp	w19, #0x8
    30006624:	540005c0 	b.eq	300066dc <psci_setup+0x1c0>  // b.none
    30006628:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000662c:	52801441 	mov	w1, #0xa2                  	// #162
    30006630:	91117442 	add	x2, x2, #0x45d
    30006634:	17ffffcf 	b	30006570 <psci_setup+0x54>
    30006638:	340001d5 	cbz	w21, 30006670 <psci_setup+0x154>
    3000663c:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30006640:	d37c1e62 	ubfiz	x2, x19, #4, #8
    30006644:	f945b000 	ldr	x0, [x0, #2912]
    30006648:	8b0002c1 	add	x1, x22, x0
    3000664c:	8b020000 	add	x0, x0, x2
    30006650:	39003435 	strb	w21, [x1, #13]
    30006654:	39003813 	strb	w19, [x0, #14]
    30006658:	52800100 	mov	w0, #0x8                   	// #8
    3000665c:	b9000839 	str	w25, [x1, #8]
    30006660:	39003020 	strb	w0, [x1, #12]
    30006664:	11000673 	add	w19, w19, #0x1
    30006668:	910042d6 	add	x22, x22, #0x10
    3000666c:	17ffffe0 	b	300065ec <psci_setup+0xd0>
    30006670:	8b1b02c0 	add	x0, x22, x27
    30006674:	290d93a6 	stp	w6, w4, [x29, #108]
    30006678:	b90077a3 	str	w3, [x29, #116]
    3000667c:	f9003fa5 	str	x5, [x29, #120]
    30006680:	b9000819 	str	w25, [x0, #8]
    30006684:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    30006688:	f83b6ac0 	str	x0, [x22, x27]
    3000668c:	2a1303e0 	mov	w0, w19
    30006690:	94001383 	bl	3000b49c <_cpu_data_by_index>
    30006694:	91016000 	add	x0, x0, #0x58
    30006698:	52800022 	mov	w2, #0x1                   	// #1
    3000669c:	52810061 	mov	w1, #0x803                 	// #2051
    300066a0:	b9000002 	str	w2, [x0]
    300066a4:	79000801 	strh	w1, [x0, #4]
    300066a8:	d2800101 	mov	x1, #0x8                   	// #8
    300066ac:	940014e3 	bl	3000ba38 <flush_dcache_range>
    300066b0:	d2800461 	mov	x1, #0x23                  	// #35
    300066b4:	52800022 	mov	w2, #0x1                   	// #1
    300066b8:	2a1303e0 	mov	w0, w19
    300066bc:	9b0162c1 	madd	x1, x22, x1, x24
    300066c0:	97fff83e 	bl	300047b8 <cm_set_context_by_index>
    300066c4:	294d93a6 	ldp	w6, w4, [x29, #108]
    300066c8:	b94077a3 	ldr	w3, [x29, #116]
    300066cc:	f9403fa5 	ldr	x5, [x29, #120]
    300066d0:	17ffffe5 	b	30006664 <psci_setup+0x148>
    300066d4:	52800000 	mov	w0, #0x0                   	// #0
    300066d8:	17ffffb5 	b	300065ac <psci_setup+0x90>
    300066dc:	d0000076 	adrp	x22, 30014000 <tegra186_smmu_context+0x16c0>
    300066e0:	910223ba 	add	x26, x29, #0x88
    300066e4:	52800014 	mov	w20, #0x0                   	// #0
    300066e8:	52800015 	mov	w21, #0x0                   	// #0
    300066ec:	f945b2d9 	ldr	x25, [x22, #2912]
    300066f0:	52800013 	mov	w19, #0x0                   	// #0
    300066f4:	aa1903f8 	mov	x24, x25
    300066f8:	52800041 	mov	w1, #0x2                   	// #2
    300066fc:	2a1303e0 	mov	w0, w19
    30006700:	aa1a03e2 	mov	x2, x26
    30006704:	97fffc1f 	bl	30005780 <psci_get_parent_pwr_domain_nodes>
    30006708:	b9408fa1 	ldr	w1, [x29, #140]
    3000670c:	6b01029f 	cmp	w20, w1
    30006710:	2a0103e0 	mov	w0, w1
    30006714:	54000060 	b.eq	30006720 <psci_setup+0x204>  // b.none
    30006718:	d37cec02 	lsl	x2, x0, #4
    3000671c:	b8226b33 	str	w19, [x25, x2]
    30006720:	8b001300 	add	x0, x24, x0, lsl #4
    30006724:	b9400402 	ldr	w2, [x0, #4]
    30006728:	11000442 	add	w2, w2, #0x1
    3000672c:	b9000402 	str	w2, [x0, #4]
    30006730:	b9408ba2 	ldr	w2, [x29, #136]
    30006734:	6b0202bf 	cmp	w21, w2
    30006738:	2a0203e0 	mov	w0, w2
    3000673c:	54000060 	b.eq	30006748 <psci_setup+0x22c>  // b.none
    30006740:	d37cec03 	lsl	x3, x0, #4
    30006744:	b8236b13 	str	w19, [x24, x3]
    30006748:	f945b2c3 	ldr	x3, [x22, #2912]
    3000674c:	11000673 	add	w19, w19, #0x1
    30006750:	2a0203f5 	mov	w21, w2
    30006754:	2a0103f4 	mov	w20, w1
    30006758:	7100227f 	cmp	w19, #0x8
    3000675c:	8b001060 	add	x0, x3, x0, lsl #4
    30006760:	b9400403 	ldr	w3, [x0, #4]
    30006764:	11000463 	add	w3, w3, #0x1
    30006768:	b9000403 	str	w3, [x0, #4]
    3000676c:	54fffc61 	b.ne	300066f8 <psci_setup+0x1dc>  // b.any
    30006770:	d53800b3 	mrs	x19, mpidr_el1
    30006774:	9400085b 	bl	300088e0 <plat_my_core_pos>
    30006778:	d37c7c00 	ubfiz	x0, x0, #4, #32
    3000677c:	d0000062 	adrp	x2, 30014000 <tegra186_smmu_context+0x16c0>
    30006780:	92409e61 	and	x1, x19, #0xffffffffff
    30006784:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
    30006788:	d0000073 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    3000678c:	f945a442 	ldr	x2, [x2, #2888]
    30006790:	f8206841 	str	x1, [x2, x0]
    30006794:	97fffbc9 	bl	300056b8 <psci_init_req_local_pwr_states>
    30006798:	52800040 	mov	w0, #0x2                   	// #2
    3000679c:	97fffc0b 	bl	300057c8 <psci_set_pwr_domains_to_run>
    300067a0:	f94006e0 	ldr	x0, [x23, #8]
    300067a4:	f945b673 	ldr	x19, [x19, #2920]
    300067a8:	aa1303e1 	mov	x1, x19
    300067ac:	97ffe929 	bl	30000c50 <plat_setup_psci_ops>
    300067b0:	f9400260 	ldr	x0, [x19]
    300067b4:	b50000a0 	cbnz	x0, 300067c8 <psci_setup+0x2ac>
    300067b8:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300067bc:	52801b61 	mov	w1, #0xdb                  	// #219
    300067c0:	91120042 	add	x2, x2, #0x480
    300067c4:	17ffff6b 	b	30006570 <psci_setup+0x54>
    300067c8:	d2800101 	mov	x1, #0x8                   	// #8
    300067cc:	aa1303e0 	mov	x0, x19
    300067d0:	9400149a 	bl	3000ba38 <flush_dcache_range>
    300067d4:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300067d8:	52808221 	mov	w1, #0x411                 	// #1041
    300067dc:	f945ac02 	ldr	x2, [x0, #2904]
    300067e0:	b9000041 	str	w1, [x2]
    300067e4:	f9400261 	ldr	x1, [x19]
    300067e8:	f9400823 	ldr	x3, [x1, #16]
    300067ec:	b4000063 	cbz	x3, 300067f8 <psci_setup+0x2dc>
    300067f0:	528082a3 	mov	w3, #0x415                 	// #1045
    300067f4:	b9000043 	str	w3, [x2]
    300067f8:	f9400422 	ldr	x2, [x1, #8]
    300067fc:	b40000e2 	cbz	x2, 30006818 <psci_setup+0x2fc>
    30006800:	f9401022 	ldr	x2, [x1, #32]
    30006804:	b40000a2 	cbz	x2, 30006818 <psci_setup+0x2fc>
    30006808:	f945ac03 	ldr	x3, [x0, #2904]
    3000680c:	b9400062 	ldr	w2, [x3]
    30006810:	321d0042 	orr	w2, w2, #0x8
    30006814:	b9000062 	str	w2, [x3]
    30006818:	f9400c22 	ldr	x2, [x1, #24]
    3000681c:	b4000182 	cbz	x2, 3000684c <psci_setup+0x330>
    30006820:	f9401422 	ldr	x2, [x1, #40]
    30006824:	b4000142 	cbz	x2, 3000684c <psci_setup+0x330>
    30006828:	f945ac03 	ldr	x3, [x0, #2904]
    3000682c:	b9400062 	ldr	w2, [x3]
    30006830:	321f0044 	orr	w4, w2, #0x2
    30006834:	b9000064 	str	w4, [x3]
    30006838:	f9402c24 	ldr	x4, [x1, #88]
    3000683c:	b4000084 	cbz	x4, 3000684c <psci_setup+0x330>
    30006840:	52880044 	mov	w4, #0x4002                	// #16386
    30006844:	2a040042 	orr	w2, w2, w4
    30006848:	b9000062 	str	w2, [x3]
    3000684c:	f9401c22 	ldr	x2, [x1, #56]
    30006850:	b40000a2 	cbz	x2, 30006864 <psci_setup+0x348>
    30006854:	f945ac03 	ldr	x3, [x0, #2904]
    30006858:	b9400062 	ldr	w2, [x3]
    3000685c:	32180042 	orr	w2, w2, #0x100
    30006860:	b9000062 	str	w2, [x3]
    30006864:	f9402022 	ldr	x2, [x1, #64]
    30006868:	b40000a2 	cbz	x2, 3000687c <psci_setup+0x360>
    3000686c:	f945ac03 	ldr	x3, [x0, #2904]
    30006870:	b9400062 	ldr	w2, [x3]
    30006874:	32170042 	orr	w2, w2, #0x200
    30006878:	b9000062 	str	w2, [x3]
    3000687c:	f9403821 	ldr	x1, [x1, #112]
    30006880:	b40000a1 	cbz	x1, 30006894 <psci_setup+0x378>
    30006884:	f945ac00 	ldr	x0, [x0, #2904]
    30006888:	b9400001 	ldr	w1, [x0]
    3000688c:	32130021 	orr	w1, w1, #0x2000
    30006890:	b9000001 	str	w1, [x0]
    30006894:	a94153f3 	ldp	x19, x20, [sp, #16]
    30006898:	52800000 	mov	w0, #0x0                   	// #0
    3000689c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300068a0:	a94363f7 	ldp	x23, x24, [sp, #48]
    300068a4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    300068a8:	a94573fb 	ldp	x27, x28, [sp, #80]
    300068ac:	a8c97bfd 	ldp	x29, x30, [sp], #144
    300068b0:	d65f03c0 	ret

00000000300068b4 <psci_system_off>:
    300068b4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300068b8:	910003fd 	mov	x29, sp
    300068bc:	f9000bf3 	str	x19, [sp, #16]
    300068c0:	97fffd7e 	bl	30005eb8 <psci_print_power_domain_map>
    300068c4:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300068c8:	f945b401 	ldr	x1, [x0, #2920]
    300068cc:	f9400021 	ldr	x1, [x1]
    300068d0:	f9401c21 	ldr	x1, [x1, #56]
    300068d4:	b50000e1 	cbnz	x1, 300068f0 <psci_system_off+0x3c>
    300068d8:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300068dc:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300068e0:	91126442 	add	x2, x2, #0x499
    300068e4:	52800261 	mov	w1, #0x13                  	// #19
    300068e8:	9112f800 	add	x0, x0, #0x4be
    300068ec:	94000358 	bl	3000764c <__assert>
    300068f0:	aa0003f3 	mov	x19, x0
    300068f4:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300068f8:	f945b800 	ldr	x0, [x0, #2928]
    300068fc:	f9400000 	ldr	x0, [x0]
    30006900:	b4000080 	cbz	x0, 30006910 <psci_system_off+0x5c>
    30006904:	f9401c00 	ldr	x0, [x0, #56]
    30006908:	b4000040 	cbz	x0, 30006910 <psci_system_off+0x5c>
    3000690c:	d63f0000 	blr	x0
    30006910:	940007d7 	bl	3000886c <console_flush>
    30006914:	f945b660 	ldr	x0, [x19, #2920]
    30006918:	f9400000 	ldr	x0, [x0]
    3000691c:	f9401c00 	ldr	x0, [x0, #56]
    30006920:	d63f0000 	blr	x0

0000000030006924 <psci_system_reset>:
    30006924:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30006928:	910003fd 	mov	x29, sp
    3000692c:	f9000bf3 	str	x19, [sp, #16]
    30006930:	97fffd62 	bl	30005eb8 <psci_print_power_domain_map>
    30006934:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30006938:	f945b401 	ldr	x1, [x0, #2920]
    3000693c:	f9400021 	ldr	x1, [x1]
    30006940:	f9402021 	ldr	x1, [x1, #64]
    30006944:	b50000e1 	cbnz	x1, 30006960 <psci_system_reset+0x3c>
    30006948:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000694c:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006950:	91136442 	add	x2, x2, #0x4d9
    30006954:	528004c1 	mov	w1, #0x26                  	// #38
    30006958:	9112f800 	add	x0, x0, #0x4be
    3000695c:	9400033c 	bl	3000764c <__assert>
    30006960:	aa0003f3 	mov	x19, x0
    30006964:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30006968:	f945b800 	ldr	x0, [x0, #2928]
    3000696c:	f9400000 	ldr	x0, [x0]
    30006970:	b4000080 	cbz	x0, 30006980 <psci_system_reset+0x5c>
    30006974:	f9402000 	ldr	x0, [x0, #64]
    30006978:	b4000040 	cbz	x0, 30006980 <psci_system_reset+0x5c>
    3000697c:	d63f0000 	blr	x0
    30006980:	940007bb 	bl	3000886c <console_flush>
    30006984:	f945b660 	ldr	x0, [x19, #2920]
    30006988:	f9400000 	ldr	x0, [x0]
    3000698c:	f9402000 	ldr	x0, [x0, #64]
    30006990:	d63f0000 	blr	x0

0000000030006994 <bakery_lock_get>:
    30006994:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30006998:	910003fd 	mov	x29, sp
    3000699c:	f9000bf3 	str	x19, [sp, #16]
    300069a0:	aa0003f3 	mov	x19, x0
    300069a4:	940007cf 	bl	300088e0 <plat_my_core_pos>
    300069a8:	d53e1003 	mrs	x3, sctlr_el3
    300069ac:	d0000066 	adrp	x6, 30014000 <tegra186_smmu_context+0x16c0>
    300069b0:	2a0003e5 	mov	w5, w0
    300069b4:	f945a8c6 	ldr	x6, [x6, #2896]
    300069b8:	9b067ca5 	mul	x5, x5, x6
    300069bc:	ab1300a7 	adds	x7, x5, x19
    300069c0:	540000e1 	b.ne	300069dc <bakery_lock_get+0x48>  // b.any
    300069c4:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300069c8:	91140042 	add	x2, x2, #0x500
    300069cc:	52800ce1 	mov	w1, #0x67                  	// #103
    300069d0:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300069d4:	91145c00 	add	x0, x0, #0x517
    300069d8:	9400031d 	bl	3000764c <__assert>
    300069dc:	121e0063 	and	w3, w3, #0x4
    300069e0:	aa1303e4 	mov	x4, x19
    300069e4:	34000063 	cbz	w3, 300069f0 <bakery_lock_get+0x5c>
    300069e8:	d50b7e27 	dc	civac, x7
    300069ec:	d5033b9f 	dsb	ish
    300069f0:	b87368a2 	ldr	w2, [x5, x19]
    300069f4:	d3413c42 	ubfx	x2, x2, #1, #15
    300069f8:	340000a2 	cbz	w2, 30006a0c <bakery_lock_get+0x78>
    300069fc:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006a00:	52800d41 	mov	w1, #0x6a                  	// #106
    30006a04:	9114f442 	add	x2, x2, #0x53d
    30006a08:	17fffff2 	b	300069d0 <bakery_lock_get+0x3c>
    30006a0c:	52800021 	mov	w1, #0x1                   	// #1
    30006a10:	b83368a1 	str	w1, [x5, x19]
    30006a14:	340001a3 	cbz	w3, 30006a48 <bakery_lock_get+0xb4>
    30006a18:	d50b7a27 	dc	cvac, x7
    30006a1c:	d5033b9f 	dsb	ish
    30006a20:	aa1303e8 	mov	x8, x19
    30006a24:	52800009 	mov	w9, #0x0                   	// #0
    30006a28:	52800001 	mov	w1, #0x0                   	// #0
    30006a2c:	6b09001f 	cmp	w0, w9
    30006a30:	540001e0 	b.eq	30006a6c <bakery_lock_get+0xd8>  // b.none
    30006a34:	b50000e8 	cbnz	x8, 30006a50 <bakery_lock_get+0xbc>
    30006a38:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006a3c:	52801061 	mov	w1, #0x83                  	// #131
    30006a40:	9115a842 	add	x2, x2, #0x56a
    30006a44:	17ffffe3 	b	300069d0 <bakery_lock_get+0x3c>
    30006a48:	d5087627 	dc	ivac, x7
    30006a4c:	17fffff4 	b	30006a1c <bakery_lock_get+0x88>
    30006a50:	34000063 	cbz	w3, 30006a5c <bakery_lock_get+0xc8>
    30006a54:	d50b7e28 	dc	civac, x8
    30006a58:	d5033b9f 	dsb	ish
    30006a5c:	b940010a 	ldr	w10, [x8]
    30006a60:	d3413d4a 	ubfx	x10, x10, #1, #15
    30006a64:	6b0a003f 	cmp	w1, w10
    30006a68:	1a8a2021 	csel	w1, w1, w10, cs  // cs = hs, nlast
    30006a6c:	11000529 	add	w9, w9, #0x1
    30006a70:	8b060108 	add	x8, x8, x6
    30006a74:	7100213f 	cmp	w9, #0x8
    30006a78:	54fffda1 	b.ne	30006a2c <bakery_lock_get+0x98>  // b.any
    30006a7c:	11000421 	add	w1, w1, #0x1
    30006a80:	531f3828 	ubfiz	w8, w1, #1, #15
    30006a84:	b83368a8 	str	w8, [x5, x19]
    30006a88:	34000163 	cbz	w3, 30006ab4 <bakery_lock_get+0x120>
    30006a8c:	d50b7a27 	dc	cvac, x7
    30006a90:	d5033b9f 	dsb	ish
    30006a94:	2a012001 	orr	w1, w0, w1, lsl #8
    30006a98:	6b02001f 	cmp	w0, w2
    30006a9c:	54000340 	b.eq	30006b04 <bakery_lock_get+0x170>  // b.none
    30006aa0:	b50000e4 	cbnz	x4, 30006abc <bakery_lock_get+0x128>
    30006aa4:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006aa8:	528017a1 	mov	w1, #0xbd                  	// #189
    30006aac:	9115a842 	add	x2, x2, #0x56a
    30006ab0:	17ffffc8 	b	300069d0 <bakery_lock_get+0x3c>
    30006ab4:	d5087627 	dc	ivac, x7
    30006ab8:	17fffff6 	b	30006a90 <bakery_lock_get+0xfc>
    30006abc:	34000063 	cbz	w3, 30006ac8 <bakery_lock_get+0x134>
    30006ac0:	d50b7e24 	dc	civac, x4
    30006ac4:	d5033b9f 	dsb	ish
    30006ac8:	b9400085 	ldr	w5, [x4]
    30006acc:	3707ff85 	tbnz	w5, #0, 30006abc <bakery_lock_get+0x128>
    30006ad0:	d3413ca5 	ubfx	x5, x5, #1, #15
    30006ad4:	34000185 	cbz	w5, 30006b04 <bakery_lock_get+0x170>
    30006ad8:	2a052047 	orr	w7, w2, w5, lsl #8
    30006adc:	6b0100ff 	cmp	w7, w1
    30006ae0:	54000122 	b.cs	30006b04 <bakery_lock_get+0x170>  // b.hs, b.nlast
    30006ae4:	d503205f 	wfe
    30006ae8:	34000063 	cbz	w3, 30006af4 <bakery_lock_get+0x160>
    30006aec:	d50b7e24 	dc	civac, x4
    30006af0:	d5033b9f 	dsb	ish
    30006af4:	b9400087 	ldr	w7, [x4]
    30006af8:	d3413ce7 	ubfx	x7, x7, #1, #15
    30006afc:	6b0500ff 	cmp	w7, w5
    30006b00:	54ffff20 	b.eq	30006ae4 <bakery_lock_get+0x150>  // b.none
    30006b04:	11000442 	add	w2, w2, #0x1
    30006b08:	8b060084 	add	x4, x4, x6
    30006b0c:	7100205f 	cmp	w2, #0x8
    30006b10:	54fffc41 	b.ne	30006a98 <bakery_lock_get+0x104>  // b.any
    30006b14:	f9400bf3 	ldr	x19, [sp, #16]
    30006b18:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30006b1c:	d65f03c0 	ret

0000000030006b20 <bakery_lock_release>:
    30006b20:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30006b24:	910003fd 	mov	x29, sp
    30006b28:	a90153f3 	stp	x19, x20, [sp, #16]
    30006b2c:	aa0003f4 	mov	x20, x0
    30006b30:	d53e1013 	mrs	x19, sctlr_el3
    30006b34:	9400076b 	bl	300088e0 <plat_my_core_pos>
    30006b38:	2a0003e0 	mov	w0, w0
    30006b3c:	d0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30006b40:	121e0273 	and	w19, w19, #0x4
    30006b44:	f945a821 	ldr	x1, [x1, #2896]
    30006b48:	9b017c00 	mul	x0, x0, x1
    30006b4c:	8b000281 	add	x1, x20, x0
    30006b50:	34000073 	cbz	w19, 30006b5c <bakery_lock_release+0x3c>
    30006b54:	d50b7e21 	dc	civac, x1
    30006b58:	d5033b9f 	dsb	ish
    30006b5c:	b8606a82 	ldr	w2, [x20, x0]
    30006b60:	f27f385f 	tst	x2, #0xfffe
    30006b64:	540000e1 	b.ne	30006b80 <bakery_lock_release+0x60>  // b.any
    30006b68:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006b6c:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006b70:	9114f842 	add	x2, x2, #0x53e
    30006b74:	52801cc1 	mov	w1, #0xe6                  	// #230
    30006b78:	91145c00 	add	x0, x0, #0x517
    30006b7c:	940002b4 	bl	3000764c <__assert>
    30006b80:	b8206a9f 	str	wzr, [x20, x0]
    30006b84:	340000f3 	cbz	w19, 30006ba0 <bakery_lock_release+0x80>
    30006b88:	d50b7a21 	dc	cvac, x1
    30006b8c:	d5033b9f 	dsb	ish
    30006b90:	d503209f 	sev
    30006b94:	a94153f3 	ldp	x19, x20, [sp, #16]
    30006b98:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30006b9c:	d65f03c0 	ret
    30006ba0:	d5087621 	dc	ivac, x1
    30006ba4:	17fffffa 	b	30006b8c <bakery_lock_release+0x6c>

0000000030006ba8 <trusty_context_switch>:
    30006ba8:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    30006bac:	910003fd 	mov	x29, sp
    30006bb0:	a90153f3 	stp	x19, x20, [sp, #16]
    30006bb4:	a9025bf5 	stp	x21, x22, [sp, #32]
    30006bb8:	2a0003f5 	mov	w21, w0
    30006bbc:	a90363f7 	stp	x23, x24, [sp, #48]
    30006bc0:	aa0203f7 	mov	x23, x2
    30006bc4:	a9046bf9 	stp	x25, x26, [sp, #64]
    30006bc8:	aa0803f8 	mov	x24, x8
    30006bcc:	aa0103f9 	mov	x25, x1
    30006bd0:	f9002bfb 	str	x27, [sp, #80]
    30006bd4:	aa0303fa 	mov	x26, x3
    30006bd8:	aa0403fb 	mov	x27, x4
    30006bdc:	94000741 	bl	300088e0 <plat_my_core_pos>
    30006be0:	2a0003f3 	mov	w19, w0
    30006be4:	d0000082 	adrp	x2, 30018000 <psci_ns_context+0xf90>
    30006be8:	9107c040 	add	x0, x2, #0x1f0
    30006bec:	d280f001 	mov	x1, #0x780                 	// #1920
    30006bf0:	9b010261 	madd	x1, x19, x1, x0
    30006bf4:	b9423820 	ldr	w0, [x1, #568]
    30006bf8:	6b15001f 	cmp	w0, w21
    30006bfc:	540000e1 	b.ne	30006c18 <trusty_context_switch+0x70>  // b.any
    30006c00:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006c04:	91170842 	add	x2, x2, #0x5c2
    30006c08:	52800a01 	mov	w1, #0x50                  	// #80
    30006c0c:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006c10:	9117b800 	add	x0, x0, #0x5ee
    30006c14:	9400028e 	bl	3000764c <__assert>
    30006c18:	aa1303f6 	mov	x22, x19
    30006c1c:	aa0203f4 	mov	x20, x2
    30006c20:	f9004fbf 	str	xzr, [x29, #152]
    30006c24:	d53c1101 	mrs	x1, hcr_el2
    30006c28:	d28c0020 	mov	x0, #0x6001                	// #24577
    30006c2c:	f2a00500 	movk	x0, #0x28, lsl #16
    30006c30:	ea00003f 	tst	x1, x0
    30006c34:	54000140 	b.eq	30006c5c <trusty_context_switch+0xb4>  // b.none
    30006c38:	52800020 	mov	w0, #0x1                   	// #1
    30006c3c:	97fff6b4 	bl	3000470c <cm_get_context>
    30006c40:	b50000a0 	cbnz	x0, 30006c54 <trusty_context_switch+0xac>
    30006c44:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006c48:	52800ac1 	mov	w1, #0x56                  	// #86
    30006c4c:	91182c42 	add	x2, x2, #0x60b
    30006c50:	17ffffef 	b	30006c0c <trusty_context_switch+0x64>
    30006c54:	f9401c00 	ldr	x0, [x0, #56]
    30006c58:	f9004fa0 	str	x0, [x29, #152]
    30006c5c:	a906ebb7 	stp	x23, x26, [x29, #104]
    30006c60:	910283b7 	add	x23, x29, #0xa0
    30006c64:	2a1503e0 	mov	w0, w21
    30006c68:	9107c294 	add	x20, x20, #0x1f0
    30006c6c:	a907ffbb 	stp	x27, xzr, [x29, #120]
    30006c70:	f81c0ef9 	str	x25, [x23, #-64]!
    30006c74:	a908ffbf 	stp	xzr, xzr, [x29, #136]
    30006c78:	97fff845 	bl	30004d8c <cm_el1_sysregs_context_save>
    30006c7c:	d280f000 	mov	x0, #0x780                 	// #1920
    30006c80:	d2804601 	mov	x1, #0x230                 	// #560
    30006c84:	aa1803e8 	mov	x8, x24
    30006c88:	9b005273 	madd	x19, x19, x0, x20
    30006c8c:	9ba006c0 	umaddl	x0, w22, w0, x1
    30006c90:	aa1703e1 	mov	x1, x23
    30006c94:	8b000280 	add	x0, x20, x0
    30006c98:	b9023a75 	str	w21, [x19, #568]
    30006c9c:	94001304 	bl	3000b8ac <trusty_context_switch_helper>
    30006ca0:	710002bf 	cmp	w21, #0x0
    30006ca4:	b9423a60 	ldr	w0, [x19, #568]
    30006ca8:	1a9f17e1 	cset	w1, eq  // eq = none
    30006cac:	6b00003f 	cmp	w1, w0
    30006cb0:	540000a0 	b.eq	30006cc4 <trusty_context_switch+0x11c>  // b.none
    30006cb4:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006cb8:	52800ce1 	mov	w1, #0x67                  	// #103
    30006cbc:	91186c42 	add	x2, x2, #0x61b
    30006cc0:	17ffffd3 	b	30006c0c <trusty_context_switch+0x64>
    30006cc4:	2a1503e0 	mov	w0, w21
    30006cc8:	97fff83e 	bl	30004dc0 <cm_el1_sysregs_context_restore>
    30006ccc:	2a1503e0 	mov	w0, w21
    30006cd0:	97fff88e 	bl	30004f08 <cm_set_next_eret_context>
    30006cd4:	a94153f3 	ldp	x19, x20, [sp, #16]
    30006cd8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30006cdc:	a94363f7 	ldp	x23, x24, [sp, #48]
    30006ce0:	a9446bf9 	ldp	x25, x26, [sp, #64]
    30006ce4:	f9402bfb 	ldr	x27, [sp, #80]
    30006ce8:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    30006cec:	d65f03c0 	ret

0000000030006cf0 <trusty_fiq_handler>:
    30006cf0:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    30006cf4:	910003fd 	mov	x29, sp
    30006cf8:	a90153f3 	stp	x19, x20, [sp, #16]
    30006cfc:	2a0103f3 	mov	w19, w1
    30006d00:	a9025bf5 	stp	x21, x22, [sp, #32]
    30006d04:	aa0203f4 	mov	x20, x2
    30006d08:	940006f6 	bl	300088e0 <plat_my_core_pos>
    30006d0c:	370000f3 	tbnz	w19, #0, 30006d28 <trusty_fiq_handler+0x38>
    30006d10:	d0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006d14:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006d18:	91196c42 	add	x2, x2, #0x65b
    30006d1c:	52800ee1 	mov	w1, #0x77                  	// #119
    30006d20:	9117b800 	add	x0, x0, #0x5ee
    30006d24:	9400024a 	bl	3000764c <__assert>
    30006d28:	d2800081 	mov	x1, #0x4                   	// #4
    30006d2c:	2a0003f5 	mov	w21, w0
    30006d30:	9100c3a8 	add	x8, x29, #0x30
    30006d34:	52800020 	mov	w0, #0x1                   	// #1
    30006d38:	d2800004 	mov	x4, #0x0                   	// #0
    30006d3c:	d2800003 	mov	x3, #0x0                   	// #0
    30006d40:	d2800002 	mov	x2, #0x0                   	// #0
    30006d44:	f2b78001 	movk	x1, #0xbc00, lsl #16
    30006d48:	97ffff98 	bl	30006ba8 <trusty_context_switch>
    30006d4c:	f9401ba0 	ldr	x0, [x29, #48]
    30006d50:	b5000380 	cbnz	x0, 30006dc0 <trusty_fiq_handler+0xd0>
    30006d54:	d0000080 	adrp	x0, 30018000 <psci_ns_context+0xf90>
    30006d58:	2a1503f3 	mov	w19, w21
    30006d5c:	9107c000 	add	x0, x0, #0x1f0
    30006d60:	d280f001 	mov	x1, #0x780                 	// #1920
    30006d64:	9b010273 	madd	x19, x19, x1, x0
    30006d68:	b9423e62 	ldr	w2, [x19, #572]
    30006d6c:	350002a2 	cbnz	w2, 30006dc0 <trusty_fiq_handler+0xd0>
    30006d70:	d2804e02 	mov	x2, #0x270                 	// #624
    30006d74:	52800036 	mov	w22, #0x1                   	// #1
    30006d78:	b9023e76 	str	w22, [x19, #572]
    30006d7c:	9ba10ab5 	umaddl	x21, w21, w1, x2
    30006d80:	d2802002 	mov	x2, #0x100                 	// #256
    30006d84:	aa1403e1 	mov	x1, x20
    30006d88:	8b150000 	add	x0, x0, x21
    30006d8c:	94000241 	bl	30007690 <memcpy>
    30006d90:	f9408e80 	ldr	x0, [x20, #280]
    30006d94:	f9012e60 	str	x0, [x19, #600]
    30006d98:	f9408a80 	ldr	x0, [x20, #272]
    30006d9c:	f9013260 	str	x0, [x19, #608]
    30006da0:	f940aa80 	ldr	x0, [x20, #336]
    30006da4:	f9013660 	str	x0, [x19, #616]
    30006da8:	f9412a60 	ldr	x0, [x19, #592]
    30006dac:	f900aa80 	str	x0, [x20, #336]
    30006db0:	2a1603e0 	mov	w0, w22
    30006db4:	b9424a62 	ldr	w2, [x19, #584]
    30006db8:	f9412261 	ldr	x1, [x19, #576]
    30006dbc:	97fff81e 	bl	30004e34 <cm_set_elr_spsr_el3>
    30006dc0:	a94153f3 	ldp	x19, x20, [sp, #16]
    30006dc4:	d2800000 	mov	x0, #0x0                   	// #0
    30006dc8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30006dcc:	a8c77bfd 	ldp	x29, x30, [sp], #112
    30006dd0:	d65f03c0 	ret

0000000030006dd4 <trusty_cpu_resume>:
    30006dd4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30006dd8:	d2800101 	mov	x1, #0x8                   	// #8
    30006ddc:	aa0003e2 	mov	x2, x0
    30006de0:	d2800004 	mov	x4, #0x0                   	// #0
    30006de4:	910003fd 	mov	x29, sp
    30006de8:	d2800003 	mov	x3, #0x0                   	// #0
    30006dec:	910043a8 	add	x8, x29, #0x10
    30006df0:	f2b78001 	movk	x1, #0xbc00, lsl #16
    30006df4:	52800020 	mov	w0, #0x1                   	// #1
    30006df8:	97ffff6c 	bl	30006ba8 <trusty_context_switch>
    30006dfc:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30006e00:	d65f03c0 	ret

0000000030006e04 <trusty_cpu_suspend_finish_handler>:
    30006e04:	17fffff4 	b	30006dd4 <trusty_cpu_resume>

0000000030006e08 <trusty_cpu_suspend>:
    30006e08:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30006e0c:	d28000e1 	mov	x1, #0x7                   	// #7
    30006e10:	aa0003e2 	mov	x2, x0
    30006e14:	d2800004 	mov	x4, #0x0                   	// #0
    30006e18:	910003fd 	mov	x29, sp
    30006e1c:	d2800003 	mov	x3, #0x0                   	// #0
    30006e20:	910043a8 	add	x8, x29, #0x10
    30006e24:	f2b78001 	movk	x1, #0xbc00, lsl #16
    30006e28:	52800020 	mov	w0, #0x1                   	// #1
    30006e2c:	97ffff5f 	bl	30006ba8 <trusty_context_switch>
    30006e30:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30006e34:	d65f03c0 	ret

0000000030006e38 <trusty_cpu_suspend_handler>:
    30006e38:	17fffff4 	b	30006e08 <trusty_cpu_suspend>

0000000030006e3c <trusty_cpu_off_handler>:
    30006e3c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30006e40:	910003fd 	mov	x29, sp
    30006e44:	97fffff1 	bl	30006e08 <trusty_cpu_suspend>
    30006e48:	52800000 	mov	w0, #0x0                   	// #0
    30006e4c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30006e50:	d65f03c0 	ret

0000000030006e54 <trusty_setup>:
    30006e54:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30006e58:	52800000 	mov	w0, #0x0                   	// #0
    30006e5c:	910003fd 	mov	x29, sp
    30006e60:	97ffe56d 	bl	30000414 <bl31_plat_get_next_image_ep_info>
    30006e64:	b40003c0 	cbz	x0, 30006edc <trusty_setup+0x88>
    30006e68:	d2802021 	mov	x1, #0x101                 	// #257
    30006e6c:	d2840002 	mov	x2, #0x2000                	// #8192
    30006e70:	f2a00b01 	movk	x1, #0x58, lsl #16
    30006e74:	f2c00081 	movk	x1, #0x4, lsl #32
    30006e78:	f9000001 	str	x1, [x0]
    30006e7c:	528078a1 	mov	w1, #0x3c5                 	// #965
    30006e80:	b9001001 	str	w1, [x0, #16]
    30006e84:	f9401401 	ldr	x1, [x0, #40]
    30006e88:	f9001001 	str	x1, [x0, #32]
    30006e8c:	f9401c01 	ldr	x1, [x0, #56]
    30006e90:	f100003f 	cmp	x1, #0x0
    30006e94:	9a821021 	csel	x1, x1, x2, ne  // ne = any
    30006e98:	f9001401 	str	x1, [x0, #40]
    30006e9c:	f9402001 	ldr	x1, [x0, #64]
    30006ea0:	f9001801 	str	x1, [x0, #48]
    30006ea4:	90000000 	adrp	x0, 30006000 <psci_cpu_suspend+0xe0>
    30006ea8:	913b9000 	add	x0, x0, #0xee4
    30006eac:	97fff592 	bl	300044f4 <bl31_register_bl32_init>
    30006eb0:	d0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30006eb4:	9128e000 	add	x0, x0, #0xa38
    30006eb8:	97fffbcf 	bl	30005df4 <psci_register_spd_pm_hook>
    30006ebc:	52800042 	mov	w2, #0x2                   	// #2
    30006ec0:	90000001 	adrp	x1, 30006000 <psci_cpu_suspend+0xe0>
    30006ec4:	52800000 	mov	w0, #0x0                   	// #0
    30006ec8:	9133c021 	add	x1, x1, #0xcf0
    30006ecc:	97fff5ea 	bl	30004674 <register_interrupt_type_handler>
    30006ed0:	52800000 	mov	w0, #0x0                   	// #0
    30006ed4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30006ed8:	d65f03c0 	ret
    30006edc:	12800000 	mov	w0, #0xffffffff            	// #-1
    30006ee0:	17fffffd 	b	30006ed4 <trusty_setup+0x80>

0000000030006ee4 <trusty_init>:
    30006ee4:	a9b37bfd 	stp	x29, x30, [sp, #-208]!
    30006ee8:	910003fd 	mov	x29, sp
    30006eec:	a90153f3 	stp	x19, x20, [sp, #16]
    30006ef0:	d280f013 	mov	x19, #0x780                 	// #1920
    30006ef4:	a9025bf5 	stp	x21, x22, [sp, #32]
    30006ef8:	d0000095 	adrp	x21, 30018000 <psci_ns_context+0xf90>
    30006efc:	a90363f7 	stp	x23, x24, [sp, #48]
    30006f00:	9107c2b8 	add	x24, x21, #0x1f0
    30006f04:	a9046bf9 	stp	x25, x26, [sp, #64]
    30006f08:	a9097fbf 	stp	xzr, xzr, [x29, #144]
    30006f0c:	a90a7fbf 	stp	xzr, xzr, [x29, #160]
    30006f10:	a90b7fbf 	stp	xzr, xzr, [x29, #176]
    30006f14:	a90c7fbf 	stp	xzr, xzr, [x29, #192]
    30006f18:	94000672 	bl	300088e0 <plat_my_core_pos>
    30006f1c:	2a0003f6 	mov	w22, w0
    30006f20:	94000670 	bl	300088e0 <plat_my_core_pos>
    30006f24:	2a0003fa 	mov	w26, w0
    30006f28:	9b1362c0 	madd	x0, x22, x19, x24
    30006f2c:	f9408814 	ldr	x20, [x0, #272]
    30006f30:	52800000 	mov	w0, #0x0                   	// #0
    30006f34:	97ffe538 	bl	30000414 <bl31_plat_get_next_image_ep_info>
    30006f38:	b50000e0 	cbnz	x0, 30006f54 <trusty_init+0x70>
    30006f3c:	90000042 	adrp	x2, 3000e000 <__TEXT_END__>
    30006f40:	d0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30006f44:	9108bc42 	add	x2, x2, #0x22f
    30006f48:	52802281 	mov	w1, #0x114                 	// #276
    30006f4c:	9117b800 	add	x0, x0, #0x5ee
    30006f50:	940001bf 	bl	3000764c <__assert>
    30006f54:	aa0003f7 	mov	x23, x0
    30006f58:	9bb37ed3 	umull	x19, w22, w19
    30006f5c:	52800020 	mov	w0, #0x1                   	// #1
    30006f60:	97fff78b 	bl	30004d8c <cm_el1_sysregs_context_save>
    30006f64:	52800001 	mov	w1, #0x0                   	// #0
    30006f68:	8b130300 	add	x0, x24, x19
    30006f6c:	97fff5f5 	bl	30004740 <cm_set_context>
    30006f70:	d344fe94 	lsr	x20, x20, #4
    30006f74:	aa1703e0 	mov	x0, x23
    30006f78:	97fff742 	bl	30004c80 <cm_init_my_context>
    30006f7c:	7100035f 	cmp	w26, #0x0
    30006f80:	12000294 	and	w20, w20, #0x1
    30006f84:	1a9f1294 	csel	w20, w20, wzr, ne  // ne = any
    30006f88:	340000b4 	cbz	w20, 30006f9c <trusty_init+0xb8>
    30006f8c:	f94006e1 	ldr	x1, [x23, #8]
    30006f90:	52800000 	mov	w0, #0x0                   	// #0
    30006f94:	91008021 	add	x1, x1, #0x20
    30006f98:	97fff797 	bl	30004df4 <cm_set_elr_el3>
    30006f9c:	52800000 	mov	w0, #0x0                   	// #0
    30006fa0:	97fff788 	bl	30004dc0 <cm_el1_sysregs_context_restore>
    30006fa4:	52800000 	mov	w0, #0x0                   	// #0
    30006fa8:	97fff7d8 	bl	30004f08 <cm_set_next_eret_context>
    30006fac:	9107c2a1 	add	x1, x21, #0x1f0
    30006fb0:	d280f000 	mov	x0, #0x780                 	// #1920
    30006fb4:	9108c274 	add	x20, x19, #0x230
    30006fb8:	910143b5 	add	x21, x29, #0x50
    30006fbc:	8b010294 	add	x20, x20, x1
    30006fc0:	911dc273 	add	x19, x19, #0x770
    30006fc4:	9b0006d6 	madd	x22, x22, x0, x1
    30006fc8:	12800000 	mov	w0, #0xffffffff            	// #-1
    30006fcc:	aa1503e8 	mov	x8, x21
    30006fd0:	8b130021 	add	x1, x1, x19
    30006fd4:	b9023ac0 	str	w0, [x22, #568]
    30006fd8:	aa1403e0 	mov	x0, x20
    30006fdc:	94001253 	bl	3000b928 <trusty_init_context_stack>
    30006fe0:	aa1503e8 	mov	x8, x21
    30006fe4:	910243a1 	add	x1, x29, #0x90
    30006fe8:	aa1403e0 	mov	x0, x20
    30006fec:	94001230 	bl	3000b8ac <trusty_context_switch_helper>
    30006ff0:	52800020 	mov	w0, #0x1                   	// #1
    30006ff4:	97fff773 	bl	30004dc0 <cm_el1_sysregs_context_restore>
    30006ff8:	52800020 	mov	w0, #0x1                   	// #1
    30006ffc:	97fff7c3 	bl	30004f08 <cm_set_next_eret_context>
    30007000:	52800000 	mov	w0, #0x0                   	// #0
    30007004:	a94153f3 	ldp	x19, x20, [sp, #16]
    30007008:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3000700c:	a94363f7 	ldp	x23, x24, [sp, #48]
    30007010:	a9446bf9 	ldp	x25, x26, [sp, #64]
    30007014:	a8cd7bfd 	ldp	x29, x30, [sp], #208
    30007018:	d65f03c0 	ret

000000003000701c <trusty_cpu_on_finish_handler>:
    3000701c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30007020:	910003fd 	mov	x29, sp
    30007024:	f9000bf3 	str	x19, [sp, #16]
    30007028:	aa0003f3 	mov	x19, x0
    3000702c:	9400062d 	bl	300088e0 <plat_my_core_pos>
    30007030:	2a0003e0 	mov	w0, w0
    30007034:	b0000081 	adrp	x1, 30018000 <psci_ns_context+0xf90>
    30007038:	9107c021 	add	x1, x1, #0x1f0
    3000703c:	d280f002 	mov	x2, #0x780                 	// #1920
    30007040:	9b020400 	madd	x0, x0, x2, x1
    30007044:	f9411800 	ldr	x0, [x0, #560]
    30007048:	b5000080 	cbnz	x0, 30007058 <trusty_cpu_on_finish_handler+0x3c>
    3000704c:	f9400bf3 	ldr	x19, [sp, #16]
    30007050:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30007054:	17ffffa4 	b	30006ee4 <trusty_init>
    30007058:	aa1303e0 	mov	x0, x19
    3000705c:	f9400bf3 	ldr	x19, [sp, #16]
    30007060:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30007064:	17ffff5c 	b	30006dd4 <trusty_cpu_resume>

0000000030007068 <trusty_smc_handler>:
    30007068:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    3000706c:	910003fd 	mov	x29, sp
    30007070:	a90153f3 	stp	x19, x20, [sp, #16]
    30007074:	aa0103f4 	mov	x20, x1
    30007078:	a9025bf5 	stp	x21, x22, [sp, #32]
    3000707c:	aa0603f3 	mov	x19, x6
    30007080:	a90363f7 	stp	x23, x24, [sp, #48]
    30007084:	2a0003f5 	mov	w21, w0
    30007088:	aa0203f6 	mov	x22, x2
    3000708c:	aa0303f7 	mov	x23, x3
    30007090:	aa0703f8 	mov	x24, x7
    30007094:	52800000 	mov	w0, #0x0                   	// #0
    30007098:	97ffe4df 	bl	30000414 <bl31_plat_get_next_image_ep_info>
    3000709c:	f100001f 	cmp	x0, #0x0
    300070a0:	12b9bfe1 	mov	w1, #0x3200ffff            	// #838926335
    300070a4:	7a4102a0 	ccmp	w21, w1, #0x0, eq  // eq = none
    300070a8:	54000081 	b.ne	300070b8 <trusty_smc_handler+0x50>  // b.any
    300070ac:	f900027f 	str	xzr, [x19]
    300070b0:	d2800000 	mov	x0, #0x0                   	// #0
    300070b4:	14000045 	b	300071c8 <trusty_smc_handler+0x160>
    300070b8:	b5000080 	cbnz	x0, 300070c8 <trusty_smc_handler+0x60>
    300070bc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    300070c0:	f9000260 	str	x0, [x19]
    300070c4:	17fffffb 	b	300070b0 <trusty_smc_handler+0x48>
    300070c8:	37000378 	tbnz	w24, #0, 30007134 <trusty_smc_handler+0xcc>
    300070cc:	52a78000 	mov	w0, #0x3c000000            	// #1006632960
    300070d0:	6b0002bf 	cmp	w21, w0
    300070d4:	54ffff41 	b.ne	300070bc <trusty_smc_handler+0x54>  // b.any
    300070d8:	52800000 	mov	w0, #0x0                   	// #0
    300070dc:	910103a8 	add	x8, x29, #0x40
    300070e0:	d2800004 	mov	x4, #0x0                   	// #0
    300070e4:	d2800003 	mov	x3, #0x0                   	// #0
    300070e8:	d2800002 	mov	x2, #0x0                   	// #0
    300070ec:	aa1403e1 	mov	x1, x20
    300070f0:	97fffeae 	bl	30006ba8 <trusty_context_switch>
    300070f4:	f9403fa0 	ldr	x0, [x29, #120]
    300070f8:	f9001e60 	str	x0, [x19, #56]
    300070fc:	f9403ba0 	ldr	x0, [x29, #112]
    30007100:	f9001a60 	str	x0, [x19, #48]
    30007104:	f94037a0 	ldr	x0, [x29, #104]
    30007108:	f9001660 	str	x0, [x19, #40]
    3000710c:	f94033a0 	ldr	x0, [x29, #96]
    30007110:	f9001260 	str	x0, [x19, #32]
    30007114:	f9402fa0 	ldr	x0, [x29, #88]
    30007118:	f9000e60 	str	x0, [x19, #24]
    3000711c:	f9402ba0 	ldr	x0, [x29, #80]
    30007120:	f9000a60 	str	x0, [x19, #16]
    30007124:	f94027a0 	ldr	x0, [x29, #72]
    30007128:	f9000660 	str	x0, [x19, #8]
    3000712c:	f94023a0 	ldr	x0, [x29, #64]
    30007130:	17ffffe4 	b	300070c0 <trusty_smc_handler+0x58>
    30007134:	528000a0 	mov	w0, #0x5                   	// #5
    30007138:	72bf8000 	movk	w0, #0xfc00, lsl #16
    3000713c:	6b0002bf 	cmp	w21, w0
    30007140:	54000300 	b.eq	300071a0 <trusty_smc_handler+0x138>  // b.none
    30007144:	11000400 	add	w0, w0, #0x1
    30007148:	6b0002bf 	cmp	w21, w0
    3000714c:	540005a0 	b.eq	30007200 <trusty_smc_handler+0x198>  // b.none
    30007150:	52800020 	mov	w0, #0x1                   	// #1
    30007154:	72b78000 	movk	w0, #0xbc00, lsl #16
    30007158:	6b0002bf 	cmp	w21, w0
    3000715c:	54000981 	b.ne	3000728c <trusty_smc_handler+0x224>  // b.any
    30007160:	940005e0 	bl	300088e0 <plat_my_core_pos>
    30007164:	b0000096 	adrp	x22, 30018000 <psci_ns_context+0xf90>
    30007168:	2a0003f4 	mov	w20, w0
    3000716c:	9107c2d6 	add	x22, x22, #0x1f0
    30007170:	d280f017 	mov	x23, #0x780                 	// #1920
    30007174:	aa1403f5 	mov	x21, x20
    30007178:	9b175a94 	madd	x20, x20, x23, x22
    3000717c:	b9423e80 	ldr	w0, [x20, #572]
    30007180:	350005a0 	cbnz	w0, 30007234 <trusty_smc_handler+0x1cc>
    30007184:	b0000041 	adrp	x1, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007188:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000718c:	91166c21 	add	x1, x1, #0x59b
    30007190:	911a4000 	add	x0, x0, #0x690
    30007194:	94000064 	bl	30007324 <tf_printf>
    30007198:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    3000719c:	17ffffc9 	b	300070c0 <trusty_smc_handler+0x58>
    300071a0:	f1001e9f 	cmp	x20, #0x7
    300071a4:	540001c9 	b.ls	300071dc <trusty_smc_handler+0x174>  // b.plast
    300071a8:	52800103 	mov	w3, #0x8                   	// #8
    300071ac:	aa1403e2 	mov	x2, x20
    300071b0:	b0000041 	adrp	x1, 30010000 <tegra_power_domain_tree_desc+0x650>
    300071b4:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300071b8:	91161021 	add	x1, x1, #0x584
    300071bc:	9119d000 	add	x0, x0, #0x674
    300071c0:	94000059 	bl	30007324 <tf_printf>
    300071c4:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    300071c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    300071cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300071d0:	a94363f7 	ldp	x23, x24, [sp, #48]
    300071d4:	a8c87bfd 	ldp	x29, x30, [sp], #128
    300071d8:	d65f03c0 	ret
    300071dc:	b0000081 	adrp	x1, 30018000 <psci_ns_context+0xf90>
    300071e0:	9107c021 	add	x1, x1, #0x1f0
    300071e4:	d280f000 	mov	x0, #0x780                 	// #1920
    300071e8:	9b000694 	madd	x20, x20, x0, x1
    300071ec:	f9012296 	str	x22, [x20, #576]
    300071f0:	f9408a60 	ldr	x0, [x19, #272]
    300071f4:	f9012680 	str	x0, [x20, #584]
    300071f8:	f9012a97 	str	x23, [x20, #592]
    300071fc:	17ffffac 	b	300070ac <trusty_smc_handler+0x44>
    30007200:	940005b8 	bl	300088e0 <plat_my_core_pos>
    30007204:	2a0003e0 	mov	w0, w0
    30007208:	b0000081 	adrp	x1, 30018000 <psci_ns_context+0xf90>
    3000720c:	9107c021 	add	x1, x1, #0x1f0
    30007210:	d280f002 	mov	x2, #0x780                 	// #1920
    30007214:	9b020400 	madd	x0, x0, x2, x1
    30007218:	f9413402 	ldr	x2, [x0, #616]
    3000721c:	f941b401 	ldr	x1, [x0, #872]
    30007220:	a9010a61 	stp	x1, x2, [x19, #16]
    30007224:	f9413001 	ldr	x1, [x0, #608]
    30007228:	f9000661 	str	x1, [x19, #8]
    3000722c:	f9412c00 	ldr	x0, [x0, #600]
    30007230:	17ffffa4 	b	300070c0 <trusty_smc_handler+0x58>
    30007234:	d2800021 	mov	x1, #0x1                   	// #1
    30007238:	910103a8 	add	x8, x29, #0x40
    3000723c:	d2800004 	mov	x4, #0x0                   	// #0
    30007240:	d2800003 	mov	x3, #0x0                   	// #0
    30007244:	d2800002 	mov	x2, #0x0                   	// #0
    30007248:	f2b78001 	movk	x1, #0xbc00, lsl #16
    3000724c:	52800020 	mov	w0, #0x1                   	// #1
    30007250:	97fffe56 	bl	30006ba8 <trusty_context_switch>
    30007254:	d2804e01 	mov	x1, #0x270                 	// #624
    30007258:	d2802002 	mov	x2, #0x100                 	// #256
    3000725c:	aa1303e0 	mov	x0, x19
    30007260:	9bb706a1 	umaddl	x1, w21, w23, x1
    30007264:	8b0102c1 	add	x1, x22, x1
    30007268:	9400010a 	bl	30007690 <memcpy>
    3000726c:	f9413680 	ldr	x0, [x20, #616]
    30007270:	b9023e9f 	str	wzr, [x20, #572]
    30007274:	f900aa60 	str	x0, [x19, #336]
    30007278:	52800020 	mov	w0, #0x1                   	// #1
    3000727c:	b9426282 	ldr	w2, [x20, #608]
    30007280:	f9412e81 	ldr	x1, [x20, #600]
    30007284:	97fff6ec 	bl	30004e34 <cm_set_elr_spsr_el3>
    30007288:	17ffff8a 	b	300070b0 <trusty_smc_handler+0x48>
    3000728c:	910103a8 	add	x8, x29, #0x40
    30007290:	aa1703e4 	mov	x4, x23
    30007294:	aa1603e3 	mov	x3, x22
    30007298:	aa1403e2 	mov	x2, x20
    3000729c:	2a1503e1 	mov	w1, w21
    300072a0:	52800020 	mov	w0, #0x1                   	// #1
    300072a4:	97fffe41 	bl	30006ba8 <trusty_context_switch>
    300072a8:	17ffffa1 	b	3000712c <trusty_smc_handler+0xc4>

00000000300072ac <print_entry_point_info>:
    300072ac:	d65f03c0 	ret

00000000300072b0 <unsigned_num_print>:
    300072b0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    300072b4:	2a0103e5 	mov	w5, w1
    300072b8:	d2800003 	mov	x3, #0x0                   	// #0
    300072bc:	910003fd 	mov	x29, sp
    300072c0:	a90153f3 	stp	x19, x20, [sp, #16]
    300072c4:	9100a3b4 	add	x20, x29, #0x28
    300072c8:	1ac10804 	udiv	w4, w0, w1
    300072cc:	11000473 	add	w19, w3, #0x1
    300072d0:	1b018084 	msub	w4, w4, w1, w0
    300072d4:	9ac50800 	udiv	x0, x0, x5
    300072d8:	12001c82 	and	w2, w4, #0xff
    300072dc:	7100289f 	cmp	w4, #0xa
    300072e0:	11015c46 	add	w6, w2, #0x57
    300072e4:	1100c042 	add	w2, w2, #0x30
    300072e8:	1a863042 	csel	w2, w2, w6, cc  // cc = lo, ul, last
    300072ec:	38236a82 	strb	w2, [x20, x3]
    300072f0:	91000463 	add	x3, x3, #0x1
    300072f4:	b5fffea0 	cbnz	x0, 300072c8 <unsigned_num_print+0x18>
    300072f8:	51000673 	sub	w19, w19, #0x1
    300072fc:	93407e73 	sxtw	x19, w19
    30007300:	3100067f 	cmn	w19, #0x1
    30007304:	54000081 	b.ne	30007314 <unsigned_num_print+0x64>  // b.any
    30007308:	a94153f3 	ldp	x19, x20, [sp, #16]
    3000730c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    30007310:	d65f03c0 	ret
    30007314:	38736a80 	ldrb	w0, [x20, x19]
    30007318:	d1000673 	sub	x19, x19, #0x1
    3000731c:	940000f7 	bl	300076f8 <putchar>
    30007320:	17fffff8 	b	30007300 <unsigned_num_print+0x50>

0000000030007324 <tf_printf>:
    30007324:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    30007328:	910003fd 	mov	x29, sp
    3000732c:	a90153f3 	stp	x19, x20, [sp, #16]
    30007330:	aa0003f3 	mov	x19, x0
    30007334:	910283a0 	add	x0, x29, #0xa0
    30007338:	a9025bf5 	stp	x21, x22, [sp, #32]
    3000733c:	a90403a0 	stp	x0, x0, [x29, #64]
    30007340:	910183a0 	add	x0, x29, #0x60
    30007344:	a90363f7 	stp	x23, x24, [sp, #48]
    30007348:	52800f54 	mov	w20, #0x7a                  	// #122
    3000734c:	f9002ba0 	str	x0, [x29, #80]
    30007350:	52800055 	mov	w21, #0x2                   	// #2
    30007354:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    30007358:	b0000056 	adrp	x22, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000735c:	b9005ba0 	str	w0, [x29, #88]
    30007360:	b9005fbf 	str	wzr, [x29, #92]
    30007364:	a9068ba1 	stp	x1, x2, [x29, #104]
    30007368:	a90793a3 	stp	x3, x4, [x29, #120]
    3000736c:	a9089ba5 	stp	x5, x6, [x29, #136]
    30007370:	f9004fa7 	str	x7, [x29, #152]
    30007374:	39400260 	ldrb	w0, [x19]
    30007378:	350000c0 	cbnz	w0, 30007390 <tf_printf+0x6c>
    3000737c:	a94153f3 	ldp	x19, x20, [sp, #16]
    30007380:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30007384:	a94363f7 	ldp	x23, x24, [sp, #48]
    30007388:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3000738c:	d65f03c0 	ret
    30007390:	91000673 	add	x19, x19, #0x1
    30007394:	7100941f 	cmp	w0, #0x25
    30007398:	54001561 	b.ne	30007644 <tf_printf+0x320>  // b.any
    3000739c:	52800002 	mov	w2, #0x0                   	// #0
    300073a0:	14000004 	b	300073b0 <tf_printf+0x8c>
    300073a4:	7101b01f 	cmp	w0, #0x6c
    300073a8:	91000673 	add	x19, x19, #0x1
    300073ac:	1a8216a2 	csinc	w2, w21, w2, ne  // ne = any
    300073b0:	39400260 	ldrb	w0, [x19]
    300073b4:	7101b01f 	cmp	w0, #0x6c
    300073b8:	7a541004 	ccmp	w0, w20, #0x4, ne  // ne = any
    300073bc:	54ffff40 	b.eq	300073a4 <tf_printf+0x80>  // b.none
    300073c0:	7101c01f 	cmp	w0, #0x70
    300073c4:	540008e0 	b.eq	300074e0 <tf_printf+0x1bc>  // b.none
    300073c8:	540000e8 	b.hi	300073e4 <tf_printf+0xc0>  // b.pmore
    300073cc:	7101901f 	cmp	w0, #0x64
    300073d0:	540002e0 	b.eq	3000742c <tf_printf+0x108>  // b.none
    300073d4:	7101a41f 	cmp	w0, #0x69
    300073d8:	540002a0 	b.eq	3000742c <tf_printf+0x108>  // b.none
    300073dc:	91000673 	add	x19, x19, #0x1
    300073e0:	17ffffe5 	b	30007374 <tf_printf+0x50>
    300073e4:	7101d41f 	cmp	w0, #0x75
    300073e8:	54000f00 	b.eq	300075c8 <tf_printf+0x2a4>  // b.none
    300073ec:	7101e01f 	cmp	w0, #0x78
    300073f0:	54000ac0 	b.eq	30007548 <tf_printf+0x224>  // b.none
    300073f4:	7101cc1f 	cmp	w0, #0x73
    300073f8:	54ffff21 	b.ne	300073dc <tf_printf+0xb8>  // b.any
    300073fc:	b9405ba1 	ldr	w1, [x29, #88]
    30007400:	f94023a0 	ldr	x0, [x29, #64]
    30007404:	37f80601 	tbnz	w1, #31, 300074c4 <tf_printf+0x1a0>
    30007408:	91003c01 	add	x1, x0, #0xf
    3000740c:	927df021 	and	x1, x1, #0xfffffffffffffff8
    30007410:	f90023a1 	str	x1, [x29, #64]
    30007414:	f9400017 	ldr	x23, [x0]
    30007418:	394002e0 	ldrb	w0, [x23]
    3000741c:	34fffe00 	cbz	w0, 300073dc <tf_printf+0xb8>
    30007420:	910006f7 	add	x23, x23, #0x1
    30007424:	940000b5 	bl	300076f8 <putchar>
    30007428:	17fffffc 	b	30007418 <tf_printf+0xf4>
    3000742c:	7100045f 	cmp	w2, #0x1
    30007430:	b9405ba1 	ldr	w1, [x29, #88]
    30007434:	f94023a0 	ldr	x0, [x29, #64]
    30007438:	5400018d 	b.le	30007468 <tf_printf+0x144>
    3000743c:	37f80241 	tbnz	w1, #31, 30007484 <tf_printf+0x160>
    30007440:	91003c01 	add	x1, x0, #0xf
    30007444:	927df021 	and	x1, x1, #0xfffffffffffffff8
    30007448:	f90023a1 	str	x1, [x29, #64]
    3000744c:	f9400017 	ldr	x23, [x0]
    30007450:	b6f80377 	tbz	x23, #63, 300074bc <tf_printf+0x198>
    30007454:	528005a0 	mov	w0, #0x2d                  	// #45
    30007458:	940000a8 	bl	300076f8 <putchar>
    3000745c:	cb1703e0 	neg	x0, x23
    30007460:	52800141 	mov	w1, #0xa                   	// #10
    30007464:	14000029 	b	30007508 <tf_printf+0x1e4>
    30007468:	35fffea2 	cbnz	w2, 3000743c <tf_printf+0x118>
    3000746c:	37f801a1 	tbnz	w1, #31, 300074a0 <tf_printf+0x17c>
    30007470:	91002c01 	add	x1, x0, #0xb
    30007474:	927df021 	and	x1, x1, #0xfffffffffffffff8
    30007478:	f90023a1 	str	x1, [x29, #64]
    3000747c:	b9800017 	ldrsw	x23, [x0]
    30007480:	17fffff4 	b	30007450 <tf_printf+0x12c>
    30007484:	11002022 	add	w2, w1, #0x8
    30007488:	b9005ba2 	str	w2, [x29, #88]
    3000748c:	7100005f 	cmp	w2, #0x0
    30007490:	54fffd8c 	b.gt	30007440 <tf_printf+0x11c>
    30007494:	f94027a0 	ldr	x0, [x29, #72]
    30007498:	8b21c000 	add	x0, x0, w1, sxtw
    3000749c:	17ffffec 	b	3000744c <tf_printf+0x128>
    300074a0:	11002022 	add	w2, w1, #0x8
    300074a4:	b9005ba2 	str	w2, [x29, #88]
    300074a8:	7100005f 	cmp	w2, #0x0
    300074ac:	54fffe2c 	b.gt	30007470 <tf_printf+0x14c>
    300074b0:	f94027a0 	ldr	x0, [x29, #72]
    300074b4:	8b21c000 	add	x0, x0, w1, sxtw
    300074b8:	17fffff1 	b	3000747c <tf_printf+0x158>
    300074bc:	aa1703e0 	mov	x0, x23
    300074c0:	17ffffe8 	b	30007460 <tf_printf+0x13c>
    300074c4:	11002022 	add	w2, w1, #0x8
    300074c8:	b9005ba2 	str	w2, [x29, #88]
    300074cc:	7100005f 	cmp	w2, #0x0
    300074d0:	54fff9cc 	b.gt	30007408 <tf_printf+0xe4>
    300074d4:	f94027a0 	ldr	x0, [x29, #72]
    300074d8:	8b21c000 	add	x0, x0, w1, sxtw
    300074dc:	17ffffce 	b	30007414 <tf_printf+0xf0>
    300074e0:	b9405ba1 	ldr	w1, [x29, #88]
    300074e4:	f94023a0 	ldr	x0, [x29, #64]
    300074e8:	37f80141 	tbnz	w1, #31, 30007510 <tf_printf+0x1ec>
    300074ec:	91003c01 	add	x1, x0, #0xf
    300074f0:	927df021 	and	x1, x1, #0xfffffffffffffff8
    300074f4:	f90023a1 	str	x1, [x29, #64]
    300074f8:	f9400018 	ldr	x24, [x0]
    300074fc:	b5000238 	cbnz	x24, 30007540 <tf_printf+0x21c>
    30007500:	aa1803e0 	mov	x0, x24
    30007504:	52800201 	mov	w1, #0x10                  	// #16
    30007508:	97ffff6a 	bl	300072b0 <unsigned_num_print>
    3000750c:	17ffffb4 	b	300073dc <tf_printf+0xb8>
    30007510:	11002022 	add	w2, w1, #0x8
    30007514:	b9005ba2 	str	w2, [x29, #88]
    30007518:	7100005f 	cmp	w2, #0x0
    3000751c:	54fffe8c 	b.gt	300074ec <tf_printf+0x1c8>
    30007520:	f94027a0 	ldr	x0, [x29, #72]
    30007524:	8b21c000 	add	x0, x0, w1, sxtw
    30007528:	17fffff4 	b	300074f8 <tf_printf+0x1d4>
    3000752c:	910006f7 	add	x23, x23, #0x1
    30007530:	94000072 	bl	300076f8 <putchar>
    30007534:	394002e0 	ldrb	w0, [x23]
    30007538:	35ffffa0 	cbnz	w0, 3000752c <tf_printf+0x208>
    3000753c:	17fffff1 	b	30007500 <tf_printf+0x1dc>
    30007540:	911ad6d7 	add	x23, x22, #0x6b5
    30007544:	17fffffc 	b	30007534 <tf_printf+0x210>
    30007548:	7100045f 	cmp	w2, #0x1
    3000754c:	b9405ba1 	ldr	w1, [x29, #88]
    30007550:	f94023a0 	ldr	x0, [x29, #64]
    30007554:	5400010d 	b.le	30007574 <tf_printf+0x250>
    30007558:	37f801c1 	tbnz	w1, #31, 30007590 <tf_printf+0x26c>
    3000755c:	91003c01 	add	x1, x0, #0xf
    30007560:	927df021 	and	x1, x1, #0xfffffffffffffff8
    30007564:	f90023a1 	str	x1, [x29, #64]
    30007568:	f9400000 	ldr	x0, [x0]
    3000756c:	52800201 	mov	w1, #0x10                  	// #16
    30007570:	17ffffe6 	b	30007508 <tf_printf+0x1e4>
    30007574:	35ffff22 	cbnz	w2, 30007558 <tf_printf+0x234>
    30007578:	37f801a1 	tbnz	w1, #31, 300075ac <tf_printf+0x288>
    3000757c:	91002c01 	add	x1, x0, #0xb
    30007580:	927df021 	and	x1, x1, #0xfffffffffffffff8
    30007584:	f90023a1 	str	x1, [x29, #64]
    30007588:	b9400000 	ldr	w0, [x0]
    3000758c:	17fffff8 	b	3000756c <tf_printf+0x248>
    30007590:	11002022 	add	w2, w1, #0x8
    30007594:	b9005ba2 	str	w2, [x29, #88]
    30007598:	7100005f 	cmp	w2, #0x0
    3000759c:	54fffe0c 	b.gt	3000755c <tf_printf+0x238>
    300075a0:	f94027a0 	ldr	x0, [x29, #72]
    300075a4:	8b21c000 	add	x0, x0, w1, sxtw
    300075a8:	17fffff0 	b	30007568 <tf_printf+0x244>
    300075ac:	11002022 	add	w2, w1, #0x8
    300075b0:	b9005ba2 	str	w2, [x29, #88]
    300075b4:	7100005f 	cmp	w2, #0x0
    300075b8:	54fffe2c 	b.gt	3000757c <tf_printf+0x258>
    300075bc:	f94027a0 	ldr	x0, [x29, #72]
    300075c0:	8b21c000 	add	x0, x0, w1, sxtw
    300075c4:	17fffff1 	b	30007588 <tf_printf+0x264>
    300075c8:	7100045f 	cmp	w2, #0x1
    300075cc:	b9405ba1 	ldr	w1, [x29, #88]
    300075d0:	f94023a0 	ldr	x0, [x29, #64]
    300075d4:	540000ed 	b.le	300075f0 <tf_printf+0x2cc>
    300075d8:	37f801a1 	tbnz	w1, #31, 3000760c <tf_printf+0x2e8>
    300075dc:	91003c01 	add	x1, x0, #0xf
    300075e0:	927df021 	and	x1, x1, #0xfffffffffffffff8
    300075e4:	f90023a1 	str	x1, [x29, #64]
    300075e8:	f9400000 	ldr	x0, [x0]
    300075ec:	17ffff9d 	b	30007460 <tf_printf+0x13c>
    300075f0:	35ffff42 	cbnz	w2, 300075d8 <tf_printf+0x2b4>
    300075f4:	37f801a1 	tbnz	w1, #31, 30007628 <tf_printf+0x304>
    300075f8:	91002c01 	add	x1, x0, #0xb
    300075fc:	927df021 	and	x1, x1, #0xfffffffffffffff8
    30007600:	f90023a1 	str	x1, [x29, #64]
    30007604:	b9400000 	ldr	w0, [x0]
    30007608:	17ffff96 	b	30007460 <tf_printf+0x13c>
    3000760c:	11002022 	add	w2, w1, #0x8
    30007610:	b9005ba2 	str	w2, [x29, #88]
    30007614:	7100005f 	cmp	w2, #0x0
    30007618:	54fffe2c 	b.gt	300075dc <tf_printf+0x2b8>
    3000761c:	f94027a0 	ldr	x0, [x29, #72]
    30007620:	8b21c000 	add	x0, x0, w1, sxtw
    30007624:	17fffff1 	b	300075e8 <tf_printf+0x2c4>
    30007628:	11002022 	add	w2, w1, #0x8
    3000762c:	b9005ba2 	str	w2, [x29, #88]
    30007630:	7100005f 	cmp	w2, #0x0
    30007634:	54fffe2c 	b.gt	300075f8 <tf_printf+0x2d4>
    30007638:	f94027a0 	ldr	x0, [x29, #72]
    3000763c:	8b21c000 	add	x0, x0, w1, sxtw
    30007640:	17fffff1 	b	30007604 <tf_printf+0x2e0>
    30007644:	9400002d 	bl	300076f8 <putchar>
    30007648:	17ffff4b 	b	30007374 <tf_printf+0x50>

000000003000764c <__assert>:
    3000764c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30007650:	aa0203e3 	mov	x3, x2
    30007654:	2a0103e2 	mov	w2, w1
    30007658:	aa0003e1 	mov	x1, x0
    3000765c:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007660:	911ae000 	add	x0, x0, #0x6b8
    30007664:	910003fd 	mov	x29, sp
    30007668:	97ffff2f 	bl	30007324 <tf_printf>
    3000766c:	94000480 	bl	3000886c <console_flush>
    30007670:	940011b3 	bl	3000bd3c <plat_panic_handler>

0000000030007674 <memset>:
    30007674:	d2800003 	mov	x3, #0x0                   	// #0
    30007678:	eb03005f 	cmp	x2, x3
    3000767c:	54000041 	b.ne	30007684 <memset+0x10>  // b.any
    30007680:	d65f03c0 	ret
    30007684:	38236801 	strb	w1, [x0, x3]
    30007688:	91000463 	add	x3, x3, #0x1
    3000768c:	17fffffb 	b	30007678 <memset+0x4>

0000000030007690 <memcpy>:
    30007690:	d2800003 	mov	x3, #0x0                   	// #0
    30007694:	eb03005f 	cmp	x2, x3
    30007698:	54000041 	b.ne	300076a0 <memcpy+0x10>  // b.any
    3000769c:	d65f03c0 	ret
    300076a0:	38636824 	ldrb	w4, [x1, x3]
    300076a4:	38236804 	strb	w4, [x0, x3]
    300076a8:	91000463 	add	x3, x3, #0x1
    300076ac:	17fffffa 	b	30007694 <memcpy+0x4>

00000000300076b0 <memmove>:
    300076b0:	cb010006 	sub	x6, x0, x1
    300076b4:	aa0003e4 	mov	x4, x0
    300076b8:	eb0200df 	cmp	x6, x2
    300076bc:	54000043 	b.cc	300076c4 <memmove+0x14>  // b.lo, b.ul, b.last
    300076c0:	17fffff4 	b	30007690 <memcpy>
    300076c4:	8b020003 	add	x3, x0, x2
    300076c8:	8b020025 	add	x5, x1, x2
    300076cc:	d1000401 	sub	x1, x0, #0x1
    300076d0:	d2800000 	mov	x0, #0x0                   	// #0
    300076d4:	cb030021 	sub	x1, x1, x3
    300076d8:	d1000400 	sub	x0, x0, #0x1
    300076dc:	eb00003f 	cmp	x1, x0
    300076e0:	54000061 	b.ne	300076ec <memmove+0x3c>  // b.any
    300076e4:	aa0403e0 	mov	x0, x4
    300076e8:	d65f03c0 	ret
    300076ec:	386068a2 	ldrb	w2, [x5, x0]
    300076f0:	38206862 	strb	w2, [x3, x0]
    300076f4:	17fffff9 	b	300076d8 <memmove+0x28>

00000000300076f8 <putchar>:
    300076f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300076fc:	910003fd 	mov	x29, sp
    30007700:	f9000bf3 	str	x19, [sp, #16]
    30007704:	2a0003f3 	mov	w19, w0
    30007708:	94000456 	bl	30008860 <console_putc>
    3000770c:	7100001f 	cmp	w0, #0x0
    30007710:	5a9fa260 	csinv	w0, w19, wzr, ge  // ge = tcont
    30007714:	f9400bf3 	ldr	x19, [sp, #16]
    30007718:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3000771c:	d65f03c0 	ret

0000000030007720 <strlen>:
    30007720:	aa0003e1 	mov	x1, x0
    30007724:	39400022 	ldrb	w2, [x1]
    30007728:	35000062 	cbnz	w2, 30007734 <strlen+0x14>
    3000772c:	cb000020 	sub	x0, x1, x0
    30007730:	d65f03c0 	ret
    30007734:	91000421 	add	x1, x1, #0x1
    30007738:	17fffffb 	b	30007724 <strlen+0x4>

000000003000773c <is_mmu_enabled>:
    3000773c:	d5384240 	mrs	x0, currentel
    30007740:	53020c00 	ubfx	w0, w0, #2, #2
    30007744:	71000c1f 	cmp	w0, #0x3
    30007748:	54000120 	b.eq	3000776c <is_mmu_enabled+0x30>  // b.none
    3000774c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30007750:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007754:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007758:	911d8842 	add	x2, x2, #0x762
    3000775c:	910003fd 	mov	x29, sp
    30007760:	52800ac1 	mov	w1, #0x56                  	// #86
    30007764:	911db800 	add	x0, x0, #0x76e
    30007768:	97ffffb9 	bl	3000764c <__assert>
    3000776c:	d53e1000 	mrs	x0, sctlr_el3
    30007770:	12000000 	and	w0, w0, #0x1
    30007774:	d65f03c0 	ret

0000000030007778 <xlat_arch_tlbi_va>:
    30007778:	d5033a9f 	dsb	ishst
    3000777c:	d5384241 	mrs	x1, currentel
    30007780:	53020c21 	ubfx	w1, w1, #2, #2
    30007784:	71000c3f 	cmp	w1, #0x3
    30007788:	54000120 	b.eq	300077ac <xlat_arch_tlbi_va+0x34>  // b.none
    3000778c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30007790:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007794:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007798:	911d8842 	add	x2, x2, #0x762
    3000779c:	910003fd 	mov	x29, sp
    300077a0:	52800d21 	mov	w1, #0x69                  	// #105
    300077a4:	911db800 	add	x0, x0, #0x76e
    300077a8:	97ffffa9 	bl	3000764c <__assert>
    300077ac:	d34cdc00 	ubfx	x0, x0, #12, #44
    300077b0:	d50e8320 	tlbi	vae3is, x0
    300077b4:	d5033b9f 	dsb	ish
    300077b8:	d50e8320 	tlbi	vae3is, x0
    300077bc:	d65f03c0 	ret

00000000300077c0 <xlat_arch_tlbi_va_sync>:
    300077c0:	d5033b9f 	dsb	ish
    300077c4:	d5033fdf 	isb
    300077c8:	d65f03c0 	ret

00000000300077cc <xlat_arch_current_el>:
    300077cc:	d5384240 	mrs	x0, currentel
    300077d0:	53020c00 	ubfx	w0, w0, #2, #2
    300077d4:	35000120 	cbnz	w0, 300077f8 <xlat_arch_current_el+0x2c>
    300077d8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300077dc:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300077e0:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300077e4:	911ed042 	add	x2, x2, #0x7b4
    300077e8:	910003fd 	mov	x29, sp
    300077ec:	52801161 	mov	w1, #0x8b                  	// #139
    300077f0:	911db800 	add	x0, x0, #0x76e
    300077f4:	97ffff96 	bl	3000764c <__assert>
    300077f8:	d65f03c0 	ret

00000000300077fc <xlat_arch_get_xn_desc>:
    300077fc:	71000c1f 	cmp	w0, #0x3
    30007800:	540001a0 	b.eq	30007834 <xlat_arch_get_xn_desc+0x38>  // b.none
    30007804:	2a0003e1 	mov	w1, w0
    30007808:	d2e00400 	mov	x0, #0x20000000000000      	// #9007199254740992
    3000780c:	7100043f 	cmp	w1, #0x1
    30007810:	54000140 	b.eq	30007838 <xlat_arch_get_xn_desc+0x3c>  // b.none
    30007814:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30007818:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000781c:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007820:	911eec42 	add	x2, x2, #0x7bb
    30007824:	910003fd 	mov	x29, sp
    30007828:	528012a1 	mov	w1, #0x95                  	// #149
    3000782c:	911db800 	add	x0, x0, #0x76e
    30007830:	97ffff87 	bl	3000764c <__assert>
    30007834:	d2e00800 	mov	x0, #0x40000000000000      	// #18014398509481984
    30007838:	d65f03c0 	ret

000000003000783c <init_xlat_tables_arch>:
    3000783c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30007840:	910003fd 	mov	x29, sp
    30007844:	d5380700 	mrs	x0, id_aa64mmfr0_el1
    30007848:	92400c00 	and	x0, x0, #0xf
    3000784c:	f100141f 	cmp	x0, #0x5
    30007850:	540000e9 	b.ls	3000786c <init_xlat_tables_arch+0x30>  // b.plast
    30007854:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007858:	911bd442 	add	x2, x2, #0x6f5
    3000785c:	52800941 	mov	w1, #0x4a                  	// #74
    30007860:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007864:	911db800 	add	x0, x0, #0x76e
    30007868:	97ffff79 	bl	3000764c <__assert>
    3000786c:	b0000041 	adrp	x1, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007870:	911e7021 	add	x1, x1, #0x79c
    30007874:	b27f87e2 	mov	x2, #0x7fffffffe           	// #34359738366
    30007878:	b8607820 	ldr	w0, [x1, x0, lsl #2]
    3000787c:	d2800021 	mov	x1, #0x1                   	// #1
    30007880:	9ac02020 	lsl	x0, x1, x0
    30007884:	d1000400 	sub	x0, x0, #0x1
    30007888:	eb02001f 	cmp	x0, x2
    3000788c:	540000a8 	b.hi	300078a0 <init_xlat_tables_arch+0x64>  // b.pmore
    30007890:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007894:	528013a1 	mov	w1, #0x9d                  	// #157
    30007898:	911c7842 	add	x2, x2, #0x71e
    3000789c:	17fffff1 	b	30007860 <init_xlat_tables_arch+0x24>
    300078a0:	900000a0 	adrp	x0, 3001b000 <trusty_cpu_ctx_array+0x2e10>
    300078a4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    300078a8:	f906f801 	str	x1, [x0, #3568]
    300078ac:	d65f03c0 	ret

00000000300078b0 <enable_mmu_arch>:
    300078b0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    300078b4:	910003fd 	mov	x29, sp
    300078b8:	d5384242 	mrs	x2, currentel
    300078bc:	53020c42 	ubfx	w2, w2, #2, #2
    300078c0:	71000c5f 	cmp	w2, #0x3
    300078c4:	540000e0 	b.eq	300078e0 <enable_mmu_arch+0x30>  // b.none
    300078c8:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300078cc:	911d8842 	add	x2, x2, #0x762
    300078d0:	528020c1 	mov	w1, #0x106                 	// #262
    300078d4:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300078d8:	911db800 	add	x0, x0, #0x76e
    300078dc:	97ffff5c 	bl	3000764c <__assert>
    300078e0:	d5384242 	mrs	x2, currentel
    300078e4:	53020c42 	ubfx	w2, w2, #2, #2
    300078e8:	71000c5f 	cmp	w2, #0x3
    300078ec:	540000a0 	b.eq	30007900 <enable_mmu_arch+0x50>  // b.none
    300078f0:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300078f4:	911d8842 	add	x2, x2, #0x762
    300078f8:	52801fa1 	mov	w1, #0xfd                  	// #253
    300078fc:	17fffff6 	b	300078d4 <enable_mmu_arch+0x24>
    30007900:	d53e1002 	mrs	x2, sctlr_el3
    30007904:	36000082 	tbz	w2, #0, 30007914 <enable_mmu_arch+0x64>
    30007908:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000790c:	911b3842 	add	x2, x2, #0x6ce
    30007910:	17fffffa 	b	300078f8 <enable_mmu_arch+0x48>
    30007914:	d50e871f 	tlbi	alle3
    30007918:	d5033b9f 	dsb	ish
    3000791c:	d50e871f 	tlbi	alle3
    30007920:	d2809fe2 	mov	x2, #0x4ff                 	// #1279
    30007924:	f2a00882 	movk	x2, #0x44, lsl #16
    30007928:	d51ea202 	msr	mair_el3, x2
    3000792c:	d28003a2 	mov	x2, #0x1d                  	// #29
    30007930:	f27f001f 	tst	x0, #0x2
    30007934:	d286a3a3 	mov	x3, #0x351d                	// #13597
    30007938:	9a831043 	csel	x3, x2, x3, ne  // ne = any
    3000793c:	900000a2 	adrp	x2, 3001b000 <trusty_cpu_ctx_array+0x2e10>
    30007940:	d2b01004 	mov	x4, #0x80800000            	// #2155872256
    30007944:	f946f842 	ldr	x2, [x2, #3568]
    30007948:	aa024082 	orr	x2, x4, x2, lsl #16
    3000794c:	aa030042 	orr	x2, x2, x3
    30007950:	d51e2042 	msr	tcr_el3, x2
    30007954:	d51e2001 	msr	ttbr0_el3, x1
    30007958:	d5033b9f 	dsb	ish
    3000795c:	d5033fdf 	isb
    30007960:	d53e1003 	mrs	x3, sctlr_el3
    30007964:	52800021 	mov	w1, #0x1                   	// #1
    30007968:	121d7862 	and	w2, w3, #0xfffffffb
    3000796c:	72a00101 	movk	w1, #0x8, lsl #16
    30007970:	2a010042 	orr	w2, w2, w1
    30007974:	11001021 	add	w1, w1, #0x4
    30007978:	f240001f 	tst	x0, #0x1
    3000797c:	2a030021 	orr	w1, w1, w3
    30007980:	1a820020 	csel	w0, w1, w2, eq  // eq = none
    30007984:	d51e1000 	msr	sctlr_el3, x0
    30007988:	d5033fdf 	isb
    3000798c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    30007990:	d65f03c0 	ret

0000000030007994 <mmap_add_region>:
    30007994:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30007998:	910003fd 	mov	x29, sp
    3000799c:	a90107a0 	stp	x0, x1, [x29, #16]
    300079a0:	910043a1 	add	x1, x29, #0x10
    300079a4:	f90013a2 	str	x2, [x29, #32]
    300079a8:	b0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    300079ac:	b9002ba3 	str	w3, [x29, #40]
    300079b0:	912a0000 	add	x0, x0, #0xa80
    300079b4:	9400021a 	bl	3000821c <mmap_add_region_ctx>
    300079b8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    300079bc:	d65f03c0 	ret

00000000300079c0 <mmap_add>:
    300079c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    300079c4:	910003fd 	mov	x29, sp
    300079c8:	a90153f3 	stp	x19, x20, [sp, #16]
    300079cc:	b0000074 	adrp	x20, 30014000 <tegra186_smmu_context+0x16c0>
    300079d0:	aa0003f3 	mov	x19, x0
    300079d4:	912a0294 	add	x20, x20, #0xa80
    300079d8:	f9400a60 	ldr	x0, [x19, #16]
    300079dc:	b5000080 	cbnz	x0, 300079ec <mmap_add+0x2c>
    300079e0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300079e4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300079e8:	d65f03c0 	ret
    300079ec:	aa1303e1 	mov	x1, x19
    300079f0:	aa1403e0 	mov	x0, x20
    300079f4:	91008273 	add	x19, x19, #0x20
    300079f8:	94000209 	bl	3000821c <mmap_add_region_ctx>
    300079fc:	17fffff7 	b	300079d8 <mmap_add+0x18>

0000000030007a00 <mmap_add_dynamic_region>:
    30007a00:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    30007a04:	910003fd 	mov	x29, sp
    30007a08:	a90107a0 	stp	x0, x1, [x29, #16]
    30007a0c:	910043a1 	add	x1, x29, #0x10
    30007a10:	f90013a2 	str	x2, [x29, #32]
    30007a14:	b0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30007a18:	b9002ba3 	str	w3, [x29, #40]
    30007a1c:	912a0000 	add	x0, x0, #0xa80
    30007a20:	9400026a 	bl	300083c8 <mmap_add_dynamic_region_ctx>
    30007a24:	a8c37bfd 	ldp	x29, x30, [sp], #48
    30007a28:	d65f03c0 	ret

0000000030007a2c <mmap_remove_dynamic_region>:
    30007a2c:	aa0103e2 	mov	x2, x1
    30007a30:	aa0003e1 	mov	x1, x0
    30007a34:	b0000060 	adrp	x0, 30014000 <tegra186_smmu_context+0x16c0>
    30007a38:	912a0000 	add	x0, x0, #0xa80
    30007a3c:	140002ec 	b	300085ec <mmap_remove_dynamic_region_ctx>

0000000030007a40 <init_xlat_tables>:
    30007a40:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30007a44:	910003fd 	mov	x29, sp
    30007a48:	f9000bf3 	str	x19, [sp, #16]
    30007a4c:	97ffff3c 	bl	3000773c <is_mmu_enabled>
    30007a50:	72001c1f 	tst	w0, #0xff
    30007a54:	540000e0 	b.eq	30007a70 <init_xlat_tables+0x30>  // b.none
    30007a58:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007a5c:	911f0c42 	add	x2, x2, #0x7c3
    30007a60:	52800de1 	mov	w1, #0x6f                  	// #111
    30007a64:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007a68:	911f5400 	add	x0, x0, #0x7d5
    30007a6c:	97fffef8 	bl	3000764c <__assert>
    30007a70:	b0000073 	adrp	x19, 30014000 <tegra186_smmu_context+0x16c0>
    30007a74:	912a0273 	add	x19, x19, #0xa80
    30007a78:	b9406660 	ldr	w0, [x19, #100]
    30007a7c:	340000a0 	cbz	w0, 30007a90 <init_xlat_tables+0x50>
    30007a80:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007a84:	52800e01 	mov	w1, #0x70                  	// #112
    30007a88:	911ff442 	add	x2, x2, #0x7fd
    30007a8c:	17fffff6 	b	30007a64 <init_xlat_tables+0x24>
    30007a90:	f9400a60 	ldr	x0, [x19, #16]
    30007a94:	940001e1 	bl	30008218 <print_mmap>
    30007a98:	97ffff4d 	bl	300077cc <xlat_arch_current_el>
    30007a9c:	97ffff58 	bl	300077fc <xlat_arch_get_xn_desc>
    30007aa0:	f9003660 	str	x0, [x19, #104]
    30007aa4:	aa1303e0 	mov	x0, x19
    30007aa8:	9400032d 	bl	3000875c <init_xlation_table>
    30007aac:	aa1303e0 	mov	x0, x19
    30007ab0:	9400032a 	bl	30008758 <xlat_tables_print>
    30007ab4:	f9402e60 	ldr	x0, [x19, #88]
    30007ab8:	b2408be1 	mov	x1, #0x7ffffffff           	// #34359738367
    30007abc:	eb01001f 	cmp	x0, x1
    30007ac0:	540000a9 	b.ls	30007ad4 <init_xlat_tables+0x94>  // b.plast
    30007ac4:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007ac8:	52800ee1 	mov	w1, #0x77                  	// #119
    30007acc:	91206c42 	add	x2, x2, #0x81b
    30007ad0:	17ffffe5 	b	30007a64 <init_xlat_tables+0x24>
    30007ad4:	f9402a60 	ldr	x0, [x19, #80]
    30007ad8:	eb01001f 	cmp	x0, x1
    30007adc:	540000a9 	b.ls	30007af0 <init_xlat_tables+0xb0>  // b.plast
    30007ae0:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007ae4:	52800f01 	mov	w1, #0x78                  	// #120
    30007ae8:	91214842 	add	x2, x2, #0x852
    30007aec:	17ffffde 	b	30007a64 <init_xlat_tables+0x24>
    30007af0:	f9400bf3 	ldr	x19, [sp, #16]
    30007af4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    30007af8:	17ffff51 	b	3000783c <init_xlat_tables_arch>

0000000030007afc <enable_mmu_el1>:
    30007afc:	b0000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30007b00:	f9456021 	ldr	x1, [x1, #2752]
    30007b04:	17ffff6b 	b	300078b0 <enable_mmu_arch>

0000000030007b08 <enable_mmu_el3>:
    30007b08:	17fffffd 	b	30007afc <enable_mmu_el1>

0000000030007b0c <mmap_add_region_check>:
    30007b0c:	d1000468 	sub	x8, x3, #0x1
    30007b10:	d1000446 	sub	x6, x2, #0x1
    30007b14:	8b010108 	add	x8, x8, x1
    30007b18:	8b0300c6 	add	x6, x6, x3
    30007b1c:	f2402c3f 	tst	x1, #0xfff
    30007b20:	f9400805 	ldr	x5, [x0, #16]
    30007b24:	54000821 	b.ne	30007c28 <mmap_add_region_check+0x11c>  // b.any
    30007b28:	f2402c5f 	tst	x2, #0xfff
    30007b2c:	540007e1 	b.ne	30007c28 <mmap_add_region_check+0x11c>  // b.any
    30007b30:	f2402c7f 	tst	x3, #0xfff
    30007b34:	540007a1 	b.ne	30007c28 <mmap_add_region_check+0x11c>  // b.any
    30007b38:	eb08003f 	cmp	x1, x8
    30007b3c:	fa469042 	ccmp	x2, x6, #0x2, ls  // ls = plast
    30007b40:	54000788 	b.hi	30007c30 <mmap_add_region_check+0x124>  // b.pmore
    30007b44:	f9400407 	ldr	x7, [x0, #8]
    30007b48:	eb0600ff 	cmp	x7, x6
    30007b4c:	54000723 	b.cc	30007c30 <mmap_add_region_check+0x124>  // b.lo, b.ul, b.last
    30007b50:	f9400007 	ldr	x7, [x0]
    30007b54:	eb0800ff 	cmp	x7, x8
    30007b58:	540006c3 	b.cc	30007c30 <mmap_add_region_check+0x124>  // b.lo, b.ul, b.last
    30007b5c:	b9401800 	ldr	w0, [x0, #24]
    30007b60:	51000400 	sub	w0, w0, #0x1
    30007b64:	8b0014a0 	add	x0, x5, x0, lsl #5
    30007b68:	f9400800 	ldr	x0, [x0, #16]
    30007b6c:	b5000660 	cbnz	x0, 30007c38 <mmap_add_region_check+0x12c>
    30007b70:	12020084 	and	w4, w4, #0x40000000
    30007b74:	cb01004b 	sub	x11, x2, x1
    30007b78:	f94008aa 	ldr	x10, [x5, #16]
    30007b7c:	b500006a 	cbnz	x10, 30007b88 <mmap_add_region_check+0x7c>
    30007b80:	52800000 	mov	w0, #0x0                   	// #0
    30007b84:	d65f03c0 	ret
    30007b88:	f94004a0 	ldr	x0, [x5, #8]
    30007b8c:	8b0a0009 	add	x9, x0, x10
    30007b90:	eb02001f 	cmp	x0, x2
    30007b94:	d1000529 	sub	x9, x9, #0x1
    30007b98:	54000248 	b.hi	30007be0 <mmap_add_region_check+0xd4>  // b.pmore
    30007b9c:	eb0900df 	cmp	x6, x9
    30007ba0:	54000069 	b.ls	30007bac <mmap_add_region_check+0xa0>  // b.plast
    30007ba4:	eb02001f 	cmp	x0, x2
    30007ba8:	54000203 	b.cc	30007be8 <mmap_add_region_check+0xdc>  // b.lo, b.ul, b.last
    30007bac:	35000164 	cbnz	w4, 30007bd8 <mmap_add_region_check+0xcc>
    30007bb0:	b94018a7 	ldr	w7, [x5, #24]
    30007bb4:	37f00127 	tbnz	w7, #30, 30007bd8 <mmap_add_region_check+0xcc>
    30007bb8:	f94000a7 	ldr	x7, [x5]
    30007bbc:	cb070007 	sub	x7, x0, x7
    30007bc0:	eb0b00ff 	cmp	x7, x11
    30007bc4:	540000a1 	b.ne	30007bd8 <mmap_add_region_check+0xcc>  // b.any
    30007bc8:	eb02001f 	cmp	x0, x2
    30007bcc:	540002a1 	b.ne	30007c20 <mmap_add_region_check+0x114>  // b.any
    30007bd0:	eb03015f 	cmp	x10, x3
    30007bd4:	54000261 	b.ne	30007c20 <mmap_add_region_check+0x114>  // b.any
    30007bd8:	12800000 	mov	w0, #0xffffffff            	// #-1
    30007bdc:	17ffffea 	b	30007b84 <mmap_add_region_check+0x78>
    30007be0:	eb0900df 	cmp	x6, x9
    30007be4:	17fffff1 	b	30007ba8 <mmap_add_region_check+0x9c>
    30007be8:	f94000a7 	ldr	x7, [x5]
    30007bec:	eb0800ff 	cmp	x7, x8
    30007bf0:	54000288 	b.hi	30007c40 <mmap_add_region_check+0x134>  // b.pmore
    30007bf4:	8b0a00e7 	add	x7, x7, x10
    30007bf8:	d10004e7 	sub	x7, x7, #0x1
    30007bfc:	eb07003f 	cmp	x1, x7
    30007c00:	54000208 	b.hi	30007c40 <mmap_add_region_check+0x134>  // b.pmore
    30007c04:	eb06001f 	cmp	x0, x6
    30007c08:	54fffe88 	b.hi	30007bd8 <mmap_add_region_check+0xcc>  // b.pmore
    30007c0c:	52800000 	mov	w0, #0x0                   	// #0
    30007c10:	eb09005f 	cmp	x2, x9
    30007c14:	1a9f97e7 	cset	w7, hi  // hi = pmore
    30007c18:	6a0000ff 	tst	w7, w0
    30007c1c:	54fffde0 	b.eq	30007bd8 <mmap_add_region_check+0xcc>  // b.none
    30007c20:	910080a5 	add	x5, x5, #0x20
    30007c24:	17ffffd5 	b	30007b78 <mmap_add_region_check+0x6c>
    30007c28:	128002a0 	mov	w0, #0xffffffea            	// #-22
    30007c2c:	17ffffd6 	b	30007b84 <mmap_add_region_check+0x78>
    30007c30:	12800420 	mov	w0, #0xffffffde            	// #-34
    30007c34:	17ffffd4 	b	30007b84 <mmap_add_region_check+0x78>
    30007c38:	12800160 	mov	w0, #0xfffffff4            	// #-12
    30007c3c:	17ffffd2 	b	30007b84 <mmap_add_region_check+0x78>
    30007c40:	eb06001f 	cmp	x0, x6
    30007c44:	54fffee8 	b.hi	30007c20 <mmap_add_region_check+0x114>  // b.pmore
    30007c48:	52800020 	mov	w0, #0x1                   	// #1
    30007c4c:	17fffff1 	b	30007c10 <mmap_add_region_check+0x104>

0000000030007c50 <xlat_table_get_index>:
    30007c50:	b9402804 	ldr	w4, [x0, #40]
    30007c54:	d2800002 	mov	x2, #0x0                   	// #0
    30007c58:	6b02009f 	cmp	w4, w2
    30007c5c:	54000128 	b.hi	30007c80 <xlat_table_get_index+0x30>  // b.pmore
    30007c60:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    30007c64:	f0000022 	adrp	x2, 3000e000 <__TEXT_END__>
    30007c68:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007c6c:	91123842 	add	x2, x2, #0x48e
    30007c70:	910003fd 	mov	x29, sp
    30007c74:	52800661 	mov	w1, #0x33                  	// #51
    30007c78:	9125b000 	add	x0, x0, #0x96c
    30007c7c:	97fffe74 	bl	3000764c <__assert>
    30007c80:	f9401003 	ldr	x3, [x0, #32]
    30007c84:	91000445 	add	x5, x2, #0x1
    30007c88:	8b023063 	add	x3, x3, x2, lsl #12
    30007c8c:	eb03003f 	cmp	x1, x3
    30007c90:	54000060 	b.eq	30007c9c <xlat_table_get_index+0x4c>  // b.none
    30007c94:	aa0503e2 	mov	x2, x5
    30007c98:	17fffff0 	b	30007c58 <xlat_table_get_index+0x8>
    30007c9c:	2a0203e0 	mov	w0, w2
    30007ca0:	d65f03c0 	ret

0000000030007ca4 <xlat_tables_map_region>:
    30007ca4:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    30007ca8:	910003fd 	mov	x29, sp
    30007cac:	a90153f3 	stp	x19, x20, [sp, #16]
    30007cb0:	a9025bf5 	stp	x21, x22, [sp, #32]
    30007cb4:	a90363f7 	stp	x23, x24, [sp, #48]
    30007cb8:	aa0003f8 	mov	x24, x0
    30007cbc:	a9046bf9 	stp	x25, x26, [sp, #64]
    30007cc0:	aa0103fa 	mov	x26, x1
    30007cc4:	a90573fb 	stp	x27, x28, [sp, #80]
    30007cc8:	b9406001 	ldr	w1, [x0, #96]
    30007ccc:	b90077a4 	str	w4, [x29, #116]
    30007cd0:	6b05003f 	cmp	w1, w5
    30007cd4:	54000088 	b.hi	30007ce4 <xlat_tables_map_region+0x40>  // b.pmore
    30007cd8:	2a0503f6 	mov	w22, w5
    30007cdc:	71000cbf 	cmp	w5, #0x3
    30007ce0:	540000e9 	b.ls	30007cfc <xlat_tables_map_region+0x58>  // b.plast
    30007ce4:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007ce8:	91265842 	add	x2, x2, #0x996
    30007cec:	52803ca1 	mov	w1, #0x1e5                 	// #485
    30007cf0:	b0000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007cf4:	9125b000 	add	x0, x0, #0x96c
    30007cf8:	97fffe55 	bl	3000764c <__assert>
    30007cfc:	aa0203e0 	mov	x0, x2
    30007d00:	12800113 	mov	w19, #0xfffffff7            	// #-9
    30007d04:	a940d342 	ldp	x2, x20, [x26, #8]
    30007d08:	1b137cb3 	mul	w19, w5, w19
    30007d0c:	aa0303fc 	mov	x28, x3
    30007d10:	d2800035 	mov	x21, #0x1                   	// #1
    30007d14:	8b140054 	add	x20, x2, x20
    30007d18:	11009e73 	add	w19, w19, #0x27
    30007d1c:	d1000683 	sub	x3, x20, #0x1
    30007d20:	f90037a3 	str	x3, [x29, #104]
    30007d24:	9ad322b5 	lsl	x21, x21, x19
    30007d28:	eb00005f 	cmp	x2, x0
    30007d2c:	540001a9 	b.ls	30007d60 <xlat_tables_map_region+0xbc>  // b.plast
    30007d30:	cb1503e3 	neg	x3, x21
    30007d34:	8a020062 	and	x2, x3, x2
    30007d38:	b94077a3 	ldr	w3, [x29, #116]
    30007d3c:	cb000040 	sub	x0, x2, x0
    30007d40:	9ad32400 	lsr	x0, x0, x19
    30007d44:	b9007ba0 	str	w0, [x29, #120]
    30007d48:	6b03001f 	cmp	w0, w3
    30007d4c:	540000e3 	b.cc	30007d68 <xlat_tables_map_region+0xc4>  // b.lo, b.ul, b.last
    30007d50:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007d54:	52803f01 	mov	w1, #0x1f8                 	// #504
    30007d58:	91274042 	add	x2, x2, #0x9d0
    30007d5c:	17ffffe5 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007d60:	aa0003e2 	mov	x2, x0
    30007d64:	b9007bbf 	str	wzr, [x29, #120]
    30007d68:	6b16003f 	cmp	w1, w22
    30007d6c:	54000162 	b.cs	30007d98 <xlat_tables_map_region+0xf4>  // b.hs, b.nlast
    30007d70:	aa1c03e1 	mov	x1, x28
    30007d74:	f90033a2 	str	x2, [x29, #96]
    30007d78:	aa1803e0 	mov	x0, x24
    30007d7c:	97ffffb5 	bl	30007c50 <xlat_table_get_index>
    30007d80:	f9401b03 	ldr	x3, [x24, #48]
    30007d84:	937e7c00 	sbfiz	x0, x0, #2, #32
    30007d88:	f94033a2 	ldr	x2, [x29, #96]
    30007d8c:	b8606861 	ldr	w1, [x3, x0]
    30007d90:	11000421 	add	w1, w1, #0x1
    30007d94:	b8206861 	str	w1, [x3, x0]
    30007d98:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    30007d9c:	71000edf 	cmp	w22, #0x3
    30007da0:	9ad32013 	lsl	x19, x0, x19
    30007da4:	d2800077 	mov	x23, #0x3                   	// #3
    30007da8:	9a9f06e0 	csinc	x0, x23, xzr, eq  // eq = none
    30007dac:	f90033a0 	str	x0, [x29, #96]
    30007db0:	f9403fa0 	ldr	x0, [x29, #120]
    30007db4:	aa3303f3 	mvn	x19, x19
    30007db8:	110006d9 	add	w25, w22, #0x1
    30007dbc:	d280001b 	mov	x27, #0x0                   	// #0
    30007dc0:	8b204f9c 	add	x28, x28, w0, uxtw #3
    30007dc4:	294e83a1 	ldp	w1, w0, [x29, #116]
    30007dc8:	0b1b0000 	add	w0, w0, w27
    30007dcc:	6b00003f 	cmp	w1, w0
    30007dd0:	54000c69 	b.ls	30007f5c <xlat_tables_map_region+0x2b8>  // b.plast
    30007dd4:	a9409741 	ldp	x1, x5, [x26, #8]
    30007dd8:	8b150054 	add	x20, x2, x21
    30007ddc:	f87b7b83 	ldr	x3, [x28, x27, lsl #3]
    30007de0:	d1000697 	sub	x23, x20, #0x1
    30007de4:	8b050025 	add	x5, x1, x5
    30007de8:	eb02003f 	cmp	x1, x2
    30007dec:	92400464 	and	x4, x3, #0x3
    30007df0:	d10004a5 	sub	x5, x5, #0x1
    30007df4:	540005c8 	b.hi	30007eac <xlat_tables_map_region+0x208>  // b.pmore
    30007df8:	eb1700bf 	cmp	x5, x23
    30007dfc:	54000583 	b.cc	30007eac <xlat_tables_map_region+0x208>  // b.lo, b.ul, b.last
    30007e00:	f9400340 	ldr	x0, [x26]
    30007e04:	71000edf 	cmp	w22, #0x3
    30007e08:	cb010000 	sub	x0, x0, x1
    30007e0c:	8b020001 	add	x1, x0, x2
    30007e10:	54000101 	b.ne	30007e30 <xlat_tables_map_region+0x18c>  // b.any
    30007e14:	f1000c9f 	cmp	x4, #0x3
    30007e18:	54000980 	b.eq	30007f48 <xlat_tables_map_region+0x2a4>  // b.none
    30007e1c:	b40006a4 	cbz	x4, 30007ef0 <xlat_tables_map_region+0x24c>
    30007e20:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007e24:	52802f61 	mov	w1, #0x17b                 	// #379
    30007e28:	9127a842 	add	x2, x2, #0x9ea
    30007e2c:	17ffffb1 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007e30:	f1000c9f 	cmp	x4, #0x3
    30007e34:	54000d60 	b.eq	30007fe0 <xlat_tables_map_region+0x33c>  // b.none
    30007e38:	b50002e4 	cbnz	x4, 30007e94 <xlat_tables_map_region+0x1f0>
    30007e3c:	ea13003f 	tst	x1, x19
    30007e40:	54000041 	b.ne	30007e48 <xlat_tables_map_region+0x1a4>  // b.any
    30007e44:	35000576 	cbnz	w22, 30007ef0 <xlat_tables_map_region+0x24c>
    30007e48:	b9402b00 	ldr	w0, [x24, #40]
    30007e4c:	d2800003 	mov	x3, #0x0                   	// #0
    30007e50:	6b03001f 	cmp	w0, w3
    30007e54:	54000109 	b.ls	30007e74 <xlat_tables_map_region+0x1d0>  // b.plast
    30007e58:	f9401b04 	ldr	x4, [x24, #48]
    30007e5c:	91000461 	add	x1, x3, #0x1
    30007e60:	b8637884 	ldr	w4, [x4, x3, lsl #2]
    30007e64:	35000a44 	cbnz	w4, 30007fac <xlat_tables_map_region+0x308>
    30007e68:	f9401300 	ldr	x0, [x24, #32]
    30007e6c:	ab033003 	adds	x3, x0, x3, lsl #12
    30007e70:	54000a21 	b.ne	30007fb4 <xlat_tables_map_region+0x310>  // b.any
    30007e74:	a94153f3 	ldp	x19, x20, [sp, #16]
    30007e78:	aa0203e0 	mov	x0, x2
    30007e7c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30007e80:	a94363f7 	ldp	x23, x24, [sp, #48]
    30007e84:	a9446bf9 	ldp	x25, x26, [sp, #64]
    30007e88:	a94573fb 	ldp	x27, x28, [sp, #80]
    30007e8c:	a8c87bfd 	ldp	x29, x30, [sp], #128
    30007e90:	d65f03c0 	ret
    30007e94:	f100049f 	cmp	x4, #0x1
    30007e98:	54000580 	b.eq	30007f48 <xlat_tables_map_region+0x2a4>  // b.none
    30007e9c:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007ea0:	52803441 	mov	w1, #0x1a2                 	// #418
    30007ea4:	91281042 	add	x2, x2, #0xa04
    30007ea8:	17ffff92 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007eac:	eb17003f 	cmp	x1, x23
    30007eb0:	54000069 	b.ls	30007ebc <xlat_tables_map_region+0x218>  // b.plast
    30007eb4:	eb05005f 	cmp	x2, x5
    30007eb8:	54000488 	b.hi	30007f48 <xlat_tables_map_region+0x2a4>  // b.pmore
    30007ebc:	71000edf 	cmp	w22, #0x3
    30007ec0:	540000a1 	b.ne	30007ed4 <xlat_tables_map_region+0x230>  // b.any
    30007ec4:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007ec8:	528036e1 	mov	w1, #0x1b7                 	// #439
    30007ecc:	91287042 	add	x2, x2, #0xa1c
    30007ed0:	17ffff88 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007ed4:	b4fffba4 	cbz	x4, 30007e48 <xlat_tables_map_region+0x1a4>
    30007ed8:	f1000c9f 	cmp	x4, #0x3
    30007edc:	54000820 	b.eq	30007fe0 <xlat_tables_map_region+0x33c>  // b.none
    30007ee0:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007ee4:	52803841 	mov	w1, #0x1c2                 	// #450
    30007ee8:	91289c42 	add	x2, x2, #0xa27
    30007eec:	17ffff81 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007ef0:	ea13003f 	tst	x1, x19
    30007ef4:	b9401b42 	ldr	w2, [x26, #24]
    30007ef8:	f9403704 	ldr	x4, [x24, #104]
    30007efc:	540000a0 	b.eq	30007f10 <xlat_tables_map_region+0x26c>  // b.none
    30007f00:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007f04:	52800d41 	mov	w1, #0x6a                  	// #106
    30007f08:	9128fc42 	add	x2, x2, #0xa3f
    30007f0c:	17ffff79 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007f10:	d37f7c40 	ubfiz	x0, x2, #1, #32
    30007f14:	f94033a3 	ldr	x3, [x29, #96]
    30007f18:	927b0000 	and	x0, x0, #0x20
    30007f1c:	f27d005f 	tst	x2, #0x8
    30007f20:	aa030003 	orr	x3, x0, x3
    30007f24:	9a9f17e0 	cset	x0, eq  // eq = none
    30007f28:	aa001c20 	orr	x0, x1, x0, lsl #7
    30007f2c:	72000841 	ands	w1, w2, #0x7
    30007f30:	aa030000 	orr	x0, x0, x3
    30007f34:	54000181 	b.ne	30007f64 <xlat_tables_map_region+0x2c0>  // b.any
    30007f38:	d280c081 	mov	x1, #0x604                 	// #1540
    30007f3c:	aa010084 	orr	x4, x4, x1
    30007f40:	aa000080 	orr	x0, x4, x0
    30007f44:	f83b7b80 	str	x0, [x28, x27, lsl #3]
    30007f48:	f94037a0 	ldr	x0, [x29, #104]
    30007f4c:	9100077b 	add	x27, x27, #0x1
    30007f50:	aa1403e2 	mov	x2, x20
    30007f54:	eb14001f 	cmp	x0, x20
    30007f58:	54fff368 	b.hi	30007dc4 <xlat_tables_map_region+0x120>  // b.pmore
    30007f5c:	d1000442 	sub	x2, x2, #0x1
    30007f60:	17ffffc5 	b	30007e74 <xlat_tables_map_region+0x1d0>
    30007f64:	52800503 	mov	w3, #0x28                  	// #40
    30007f68:	b2760000 	orr	x0, x0, #0x400
    30007f6c:	6a03005f 	tst	w2, w3
    30007f70:	54000040 	b.eq	30007f78 <xlat_tables_map_region+0x2d4>  // b.none
    30007f74:	aa040000 	orr	x0, x0, x4
    30007f78:	7100083f 	cmp	w1, #0x2
    30007f7c:	54000061 	b.ne	30007f88 <xlat_tables_map_region+0x2e4>  // b.any
    30007f80:	b2780400 	orr	x0, x0, #0x300
    30007f84:	17fffff0 	b	30007f44 <xlat_tables_map_region+0x2a0>
    30007f88:	7100043f 	cmp	w1, #0x1
    30007f8c:	540000a0 	b.eq	30007fa0 <xlat_tables_map_region+0x2fc>  // b.none
    30007f90:	b0000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30007f94:	528014c1 	mov	w1, #0xa6                  	// #166
    30007f98:	9129a042 	add	x2, x2, #0xa68
    30007f9c:	17ffff55 	b	30007cf0 <xlat_tables_map_region+0x4c>
    30007fa0:	d2804101 	mov	x1, #0x208                 	// #520
    30007fa4:	aa010000 	orr	x0, x0, x1
    30007fa8:	17ffffe7 	b	30007f44 <xlat_tables_map_region+0x2a0>
    30007fac:	aa0103e3 	mov	x3, x1
    30007fb0:	17ffffa8 	b	30007e50 <xlat_tables_map_region+0x1ac>
    30007fb4:	2a1903e5 	mov	w5, w25
    30007fb8:	b2400460 	orr	x0, x3, #0x3
    30007fbc:	52804004 	mov	w4, #0x200                 	// #512
    30007fc0:	f83b7b80 	str	x0, [x28, x27, lsl #3]
    30007fc4:	aa1a03e1 	mov	x1, x26
    30007fc8:	aa1803e0 	mov	x0, x24
    30007fcc:	97ffff36 	bl	30007ca4 <xlat_tables_map_region>
    30007fd0:	aa0003e2 	mov	x2, x0
    30007fd4:	eb17001f 	cmp	x0, x23
    30007fd8:	54fffb80 	b.eq	30007f48 <xlat_tables_map_region+0x2a4>  // b.none
    30007fdc:	17ffffa6 	b	30007e74 <xlat_tables_map_region+0x1d0>
    30007fe0:	2a1903e5 	mov	w5, w25
    30007fe4:	52804004 	mov	w4, #0x200                 	// #512
    30007fe8:	92748c63 	and	x3, x3, #0xfffffffff000
    30007fec:	17fffff6 	b	30007fc4 <xlat_tables_map_region+0x320>

0000000030007ff0 <xlat_tables_unmap_region>:
    30007ff0:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    30007ff4:	910003fd 	mov	x29, sp
    30007ff8:	a90153f3 	stp	x19, x20, [sp, #16]
    30007ffc:	aa0003f4 	mov	x20, x0
    30008000:	a9025bf5 	stp	x21, x22, [sp, #32]
    30008004:	b9406000 	ldr	w0, [x0, #96]
    30008008:	a90363f7 	stp	x23, x24, [sp, #48]
    3000800c:	a9046bf9 	stp	x25, x26, [sp, #64]
    30008010:	6b05001f 	cmp	w0, w5
    30008014:	a90573fb 	stp	x27, x28, [sp, #80]
    30008018:	b90077a4 	str	w4, [x29, #116]
    3000801c:	f9003fa3 	str	x3, [x29, #120]
    30008020:	54000088 	b.hi	30008030 <xlat_tables_unmap_region+0x40>  // b.pmore
    30008024:	2a0503fc 	mov	w28, w5
    30008028:	71000cbf 	cmp	w5, #0x3
    3000802c:	540000e9 	b.ls	30008048 <xlat_tables_unmap_region+0x58>  // b.plast
    30008030:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008034:	91265842 	add	x2, x2, #0x996
    30008038:	52801aa1 	mov	w1, #0xd5                  	// #213
    3000803c:	90000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008040:	9125b000 	add	x0, x0, #0x96c
    30008044:	97fffd82 	bl	3000764c <__assert>
    30008048:	12800100 	mov	w0, #0xfffffff7            	// #-9
    3000804c:	aa0103f9 	mov	x25, x1
    30008050:	a940d421 	ldp	x1, x21, [x1, #8]
    30008054:	1b007ca0 	mul	w0, w5, w0
    30008058:	d2800036 	mov	x22, #0x1                   	// #1
    3000805c:	11009c00 	add	w0, w0, #0x27
    30008060:	8b150035 	add	x21, x1, x21
    30008064:	d10006b5 	sub	x21, x21, #0x1
    30008068:	eb02003f 	cmp	x1, x2
    3000806c:	9ac022d6 	lsl	x22, x22, x0
    30008070:	540001a9 	b.ls	300080a4 <xlat_tables_unmap_region+0xb4>  // b.plast
    30008074:	cb1603f3 	neg	x19, x22
    30008078:	8a010273 	and	x19, x19, x1
    3000807c:	cb020262 	sub	x2, x19, x2
    30008080:	9ac02442 	lsr	x2, x2, x0
    30008084:	b94077a0 	ldr	w0, [x29, #116]
    30008088:	2a0203f7 	mov	w23, w2
    3000808c:	6b00005f 	cmp	w2, w0
    30008090:	540000e3 	b.cc	300080ac <xlat_tables_unmap_region+0xbc>  // b.lo, b.ul, b.last
    30008094:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008098:	52801d01 	mov	w1, #0xe8                  	// #232
    3000809c:	91274042 	add	x2, x2, #0x9d0
    300080a0:	17ffffe7 	b	3000803c <xlat_tables_unmap_region+0x4c>
    300080a4:	aa0203f3 	mov	x19, x2
    300080a8:	52800017 	mov	w23, #0x0                   	// #0
    300080ac:	f9403fa0 	ldr	x0, [x29, #120]
    300080b0:	d2800018 	mov	x24, #0x0                   	// #0
    300080b4:	8b374c1a 	add	x26, x0, w23, uxtw #3
    300080b8:	11000780 	add	w0, w28, #0x1
    300080bc:	b90073a0 	str	w0, [x29, #112]
    300080c0:	b94077a1 	ldr	w1, [x29, #116]
    300080c4:	0b1802e0 	add	w0, w23, w24
    300080c8:	6b01001f 	cmp	w0, w1
    300080cc:	54000822 	b.cs	300081d0 <xlat_tables_unmap_region+0x1e0>  // b.hs, b.nlast
    300080d0:	f8787b48 	ldr	x8, [x26, x24, lsl #3]
    300080d4:	8b16027b 	add	x27, x19, x22
    300080d8:	f9400722 	ldr	x2, [x25, #8]
    300080dc:	d1000761 	sub	x1, x27, #0x1
    300080e0:	92400500 	and	x0, x8, #0x3
    300080e4:	eb13005f 	cmp	x2, x19
    300080e8:	54000268 	b.hi	30008134 <xlat_tables_unmap_region+0x144>  // b.pmore
    300080ec:	eb0102bf 	cmp	x21, x1
    300080f0:	54000223 	b.cc	30008134 <xlat_tables_unmap_region+0x144>  // b.lo, b.ul, b.last
    300080f4:	71000f9f 	cmp	w28, #0x3
    300080f8:	540000e1 	b.ne	30008114 <xlat_tables_unmap_region+0x124>  // b.any
    300080fc:	f1000c1f 	cmp	x0, #0x3
    30008100:	540005a0 	b.eq	300081b4 <xlat_tables_unmap_region+0x1c4>  // b.none
    30008104:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008108:	52802041 	mov	w1, #0x102                 	// #258
    3000810c:	912a1442 	add	x2, x2, #0xa85
    30008110:	17ffffcb 	b	3000803c <xlat_tables_unmap_region+0x4c>
    30008114:	f1000c1f 	cmp	x0, #0x3
    30008118:	540002e0 	b.eq	30008174 <xlat_tables_unmap_region+0x184>  // b.none
    3000811c:	f100041f 	cmp	x0, #0x1
    30008120:	540004a0 	b.eq	300081b4 <xlat_tables_unmap_region+0x1c4>  // b.none
    30008124:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008128:	52802221 	mov	w1, #0x111                 	// #273
    3000812c:	91281042 	add	x2, x2, #0xa04
    30008130:	17ffffc3 	b	3000803c <xlat_tables_unmap_region+0x4c>
    30008134:	eb01005f 	cmp	x2, x1
    30008138:	54000069 	b.ls	30008144 <xlat_tables_unmap_region+0x154>  // b.plast
    3000813c:	eb15027f 	cmp	x19, x21
    30008140:	54000408 	b.hi	300081c0 <xlat_tables_unmap_region+0x1d0>  // b.pmore
    30008144:	71000f9f 	cmp	w28, #0x3
    30008148:	540000a1 	b.ne	3000815c <xlat_tables_unmap_region+0x16c>  // b.any
    3000814c:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008150:	52802441 	mov	w1, #0x122                 	// #290
    30008154:	91287042 	add	x2, x2, #0xa1c
    30008158:	17ffffb9 	b	3000803c <xlat_tables_unmap_region+0x4c>
    3000815c:	f1000c1f 	cmp	x0, #0x3
    30008160:	540000a0 	b.eq	30008174 <xlat_tables_unmap_region+0x184>  // b.none
    30008164:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008168:	52802481 	mov	w1, #0x124                 	// #292
    3000816c:	91289c42 	add	x2, x2, #0xa27
    30008170:	17ffffb3 	b	3000803c <xlat_tables_unmap_region+0x4c>
    30008174:	b94073a5 	ldr	w5, [x29, #112]
    30008178:	92748d08 	and	x8, x8, #0xfffffffff000
    3000817c:	aa0803e3 	mov	x3, x8
    30008180:	52804004 	mov	w4, #0x200                 	// #512
    30008184:	aa1303e2 	mov	x2, x19
    30008188:	aa1903e1 	mov	x1, x25
    3000818c:	aa1403e0 	mov	x0, x20
    30008190:	f90037a8 	str	x8, [x29, #104]
    30008194:	97ffff97 	bl	30007ff0 <xlat_tables_unmap_region>
    30008198:	f94037a8 	ldr	x8, [x29, #104]
    3000819c:	aa1403e0 	mov	x0, x20
    300081a0:	aa0803e1 	mov	x1, x8
    300081a4:	97fffeab 	bl	30007c50 <xlat_table_get_index>
    300081a8:	f9401a81 	ldr	x1, [x20, #48]
    300081ac:	b860d820 	ldr	w0, [x1, w0, sxtw #2]
    300081b0:	35000080 	cbnz	w0, 300081c0 <xlat_tables_unmap_region+0x1d0>
    300081b4:	f8387b5f 	str	xzr, [x26, x24, lsl #3]
    300081b8:	aa1303e0 	mov	x0, x19
    300081bc:	97fffd6f 	bl	30007778 <xlat_arch_tlbi_va>
    300081c0:	91000718 	add	x24, x24, #0x1
    300081c4:	aa1b03f3 	mov	x19, x27
    300081c8:	eb15037f 	cmp	x27, x21
    300081cc:	54fff7a3 	b.cc	300080c0 <xlat_tables_unmap_region+0xd0>  // b.lo, b.ul, b.last
    300081d0:	b9406280 	ldr	w0, [x20, #96]
    300081d4:	6b1c001f 	cmp	w0, w28
    300081d8:	54000122 	b.cs	300081fc <xlat_tables_unmap_region+0x20c>  // b.hs, b.nlast
    300081dc:	f9403fa1 	ldr	x1, [x29, #120]
    300081e0:	aa1403e0 	mov	x0, x20
    300081e4:	97fffe9b 	bl	30007c50 <xlat_table_get_index>
    300081e8:	937e7c00 	sbfiz	x0, x0, #2, #32
    300081ec:	f9401a82 	ldr	x2, [x20, #48]
    300081f0:	b8606841 	ldr	w1, [x2, x0]
    300081f4:	51000421 	sub	w1, w1, #0x1
    300081f8:	b8206841 	str	w1, [x2, x0]
    300081fc:	a94153f3 	ldp	x19, x20, [sp, #16]
    30008200:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30008204:	a94363f7 	ldp	x23, x24, [sp, #48]
    30008208:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3000820c:	a94573fb 	ldp	x27, x28, [sp, #80]
    30008210:	a8c87bfd 	ldp	x29, x30, [sp], #128
    30008214:	d65f03c0 	ret

0000000030008218 <print_mmap>:
    30008218:	d65f03c0 	ret

000000003000821c <mmap_add_region_ctx>:
    3000821c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    30008220:	910003fd 	mov	x29, sp
    30008224:	f90023f9 	str	x25, [sp, #64]
    30008228:	f9400839 	ldr	x25, [x1, #16]
    3000822c:	a90153f3 	stp	x19, x20, [sp, #16]
    30008230:	a9025bf5 	stp	x21, x22, [sp, #32]
    30008234:	a90363f7 	stp	x23, x24, [sp, #48]
    30008238:	b4000bd9 	cbz	x25, 300083b0 <mmap_add_region_ctx+0x194>
    3000823c:	aa0103f4 	mov	x20, x1
    30008240:	b9406401 	ldr	w1, [x0, #100]
    30008244:	aa0003f5 	mov	x21, x0
    30008248:	340000e1 	cbz	w1, 30008264 <mmap_add_region_ctx+0x48>
    3000824c:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008250:	91237842 	add	x2, x2, #0x8de
    30008254:	528058a1 	mov	w1, #0x2c5                 	// #709
    30008258:	90000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    3000825c:	9125b000 	add	x0, x0, #0x96c
    30008260:	97fffcfb 	bl	3000764c <__assert>
    30008264:	b9401a84 	ldr	w4, [x20, #24]
    30008268:	aa1903e3 	mov	x3, x25
    3000826c:	a9405a97 	ldp	x23, x22, [x20]
    30008270:	aa1603e2 	mov	x2, x22
    30008274:	aa1703e1 	mov	x1, x23
    30008278:	97fffe25 	bl	30007b0c <mmap_add_region_check>
    3000827c:	350002a0 	cbnz	w0, 300082d0 <mmap_add_region_ctx+0xb4>
    30008280:	f9400aa0 	ldr	x0, [x21, #16]
    30008284:	8b160336 	add	x22, x25, x22
    30008288:	d10006d6 	sub	x22, x22, #0x1
    3000828c:	aa0003f3 	mov	x19, x0
    30008290:	a9408a61 	ldp	x1, x2, [x19, #8]
    30008294:	8b010041 	add	x1, x2, x1
    30008298:	d1000421 	sub	x1, x1, #0x1
    3000829c:	eb16003f 	cmp	x1, x22
    300082a0:	540002e2 	b.cs	300082fc <mmap_add_region_ctx+0xe0>  // b.hs, b.nlast
    300082a4:	b5000262 	cbnz	x2, 300082f0 <mmap_add_region_ctx+0xd4>
    300082a8:	b9401ab8 	ldr	w24, [x21, #24]
    300082ac:	8b181418 	add	x24, x0, x24, lsl #5
    300082b0:	f9400801 	ldr	x1, [x0, #16]
    300082b4:	b4000541 	cbz	x1, 3000835c <mmap_add_region_ctx+0x140>
    300082b8:	eb18001f 	cmp	x0, x24
    300082bc:	54000303 	b.cc	3000831c <mmap_add_region_ctx+0x100>  // b.lo, b.ul, b.last
    300082c0:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300082c4:	52805fc1 	mov	w1, #0x2fe                 	// #766
    300082c8:	9124ec42 	add	x2, x2, #0x93b
    300082cc:	17ffffe3 	b	30008258 <mmap_add_region_ctx+0x3c>
    300082d0:	2a0003e1 	mov	w1, w0
    300082d4:	90000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300082d8:	9123d400 	add	x0, x0, #0x8f5
    300082dc:	97fffc12 	bl	30007324 <tf_printf>
    300082e0:	d0000022 	adrp	x2, 3000e000 <__TEXT_END__>
    300082e4:	52805961 	mov	w1, #0x2cb                 	// #715
    300082e8:	91123842 	add	x2, x2, #0x48e
    300082ec:	17ffffdb 	b	30008258 <mmap_add_region_ctx+0x3c>
    300082f0:	91008273 	add	x19, x19, #0x20
    300082f4:	17ffffe7 	b	30008290 <mmap_add_region_ctx+0x74>
    300082f8:	91008273 	add	x19, x19, #0x20
    300082fc:	a9408a61 	ldp	x1, x2, [x19, #8]
    30008300:	8b010041 	add	x1, x2, x1
    30008304:	d1000421 	sub	x1, x1, #0x1
    30008308:	eb16003f 	cmp	x1, x22
    3000830c:	54fffce1 	b.ne	300082a8 <mmap_add_region_ctx+0x8c>  // b.any
    30008310:	eb02033f 	cmp	x25, x2
    30008314:	54ffff28 	b.hi	300082f8 <mmap_add_region_ctx+0xdc>  // b.pmore
    30008318:	17ffffe4 	b	300082a8 <mmap_add_region_ctx+0x8c>
    3000831c:	91008000 	add	x0, x0, #0x20
    30008320:	17ffffe4 	b	300082b0 <mmap_add_region_ctx+0x94>
    30008324:	11000442 	add	w2, w2, #0x1
    30008328:	91008021 	add	x1, x1, #0x20
    3000832c:	eb00003f 	cmp	x1, x0
    30008330:	54ffffa3 	b.cc	30008324 <mmap_add_region_ctx+0x108>  // b.lo, b.ul, b.last
    30008334:	d37b7c42 	ubfiz	x2, x2, #5, #32
    30008338:	aa1303e1 	mov	x1, x19
    3000833c:	91008260 	add	x0, x19, #0x20
    30008340:	97fffcdc 	bl	300076b0 <memmove>
    30008344:	f9400b00 	ldr	x0, [x24, #16]
    30008348:	b4000100 	cbz	x0, 30008368 <mmap_add_region_ctx+0x14c>
    3000834c:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008350:	52806201 	mov	w1, #0x310                 	// #784
    30008354:	9124a042 	add	x2, x2, #0x928
    30008358:	17ffffc0 	b	30008258 <mmap_add_region_ctx+0x3c>
    3000835c:	aa1303e1 	mov	x1, x19
    30008360:	52800002 	mov	w2, #0x0                   	// #0
    30008364:	17fffff2 	b	3000832c <mmap_add_region_ctx+0x110>
    30008368:	f9400280 	ldr	x0, [x20]
    3000836c:	8b1902f7 	add	x23, x23, x25
    30008370:	f9000260 	str	x0, [x19]
    30008374:	d10006f7 	sub	x23, x23, #0x1
    30008378:	f9400680 	ldr	x0, [x20, #8]
    3000837c:	f9000660 	str	x0, [x19, #8]
    30008380:	f9400a80 	ldr	x0, [x20, #16]
    30008384:	f9000a60 	str	x0, [x19, #16]
    30008388:	b9401a80 	ldr	w0, [x20, #24]
    3000838c:	b9001a60 	str	w0, [x19, #24]
    30008390:	f9402aa0 	ldr	x0, [x21, #80]
    30008394:	eb17001f 	cmp	x0, x23
    30008398:	54000042 	b.cs	300083a0 <mmap_add_region_ctx+0x184>  // b.hs, b.nlast
    3000839c:	f9002ab7 	str	x23, [x21, #80]
    300083a0:	f9402ea0 	ldr	x0, [x21, #88]
    300083a4:	eb16001f 	cmp	x0, x22
    300083a8:	54000042 	b.cs	300083b0 <mmap_add_region_ctx+0x194>  // b.hs, b.nlast
    300083ac:	f9002eb6 	str	x22, [x21, #88]
    300083b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300083b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300083b8:	a94363f7 	ldp	x23, x24, [sp, #48]
    300083bc:	f94023f9 	ldr	x25, [sp, #64]
    300083c0:	a8c57bfd 	ldp	x29, x30, [sp], #80
    300083c4:	d65f03c0 	ret

00000000300083c8 <mmap_add_dynamic_region_ctx>:
    300083c8:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    300083cc:	910003fd 	mov	x29, sp
    300083d0:	a90573fb 	stp	x27, x28, [sp, #80]
    300083d4:	f940083c 	ldr	x28, [x1, #16]
    300083d8:	a90153f3 	stp	x19, x20, [sp, #16]
    300083dc:	a9025bf5 	stp	x21, x22, [sp, #32]
    300083e0:	a90363f7 	stp	x23, x24, [sp, #48]
    300083e4:	a9046bf9 	stp	x25, x26, [sp, #64]
    300083e8:	b500015c 	cbnz	x28, 30008410 <mmap_add_dynamic_region_ctx+0x48>
    300083ec:	5280001a 	mov	w26, #0x0                   	// #0
    300083f0:	2a1a03e0 	mov	w0, w26
    300083f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    300083f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    300083fc:	a94363f7 	ldp	x23, x24, [sp, #48]
    30008400:	a9446bf9 	ldp	x25, x26, [sp, #64]
    30008404:	a94573fb 	ldp	x27, x28, [sp, #80]
    30008408:	a8c87bfd 	ldp	x29, x30, [sp], #128
    3000840c:	d65f03c0 	ret
    30008410:	a9405436 	ldp	x22, x21, [x1]
    30008414:	aa0003f4 	mov	x20, x0
    30008418:	b9401824 	ldr	w4, [x1, #24]
    3000841c:	aa0103fb 	mov	x27, x1
    30008420:	aa1c03e3 	mov	x3, x28
    30008424:	aa1503e2 	mov	x2, x21
    30008428:	32020084 	orr	w4, w4, #0x40000000
    3000842c:	aa1603e1 	mov	x1, x22
    30008430:	97fffdb7 	bl	30007b0c <mmap_add_region_check>
    30008434:	2a0003fa 	mov	w26, w0
    30008438:	35fffdc0 	cbnz	w0, 300083f0 <mmap_add_dynamic_region_ctx+0x28>
    3000843c:	f9400a81 	ldr	x1, [x20, #16]
    30008440:	8b150395 	add	x21, x28, x21
    30008444:	d10006b5 	sub	x21, x21, #0x1
    30008448:	aa0103f3 	mov	x19, x1
    3000844c:	a9408a60 	ldp	x0, x2, [x19, #8]
    30008450:	91008263 	add	x3, x19, #0x20
    30008454:	8b000040 	add	x0, x2, x0
    30008458:	d1000400 	sub	x0, x0, #0x1
    3000845c:	eb15001f 	cmp	x0, x21
    30008460:	54000302 	b.cs	300084c0 <mmap_add_dynamic_region_ctx+0xf8>  // b.hs, b.nlast
    30008464:	b5000282 	cbnz	x2, 300084b4 <mmap_add_dynamic_region_ctx+0xec>
    30008468:	b9401a98 	ldr	w24, [x20, #24]
    3000846c:	aa1303e0 	mov	x0, x19
    30008470:	52800017 	mov	w23, #0x0                   	// #0
    30008474:	8b181438 	add	x24, x1, x24, lsl #5
    30008478:	eb18001f 	cmp	x0, x24
    3000847c:	54000343 	b.cc	300084e4 <mmap_add_dynamic_region_ctx+0x11c>  // b.lo, b.ul, b.last
    30008480:	91008279 	add	x25, x19, #0x20
    30008484:	d37b7ee2 	ubfiz	x2, x23, #5, #32
    30008488:	aa1303e1 	mov	x1, x19
    3000848c:	aa1903e0 	mov	x0, x25
    30008490:	97fffc88 	bl	300076b0 <memmove>
    30008494:	f9400b00 	ldr	x0, [x24, #16]
    30008498:	b40002c0 	cbz	x0, 300084f0 <mmap_add_dynamic_region_ctx+0x128>
    3000849c:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    300084a0:	90000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    300084a4:	9124ec42 	add	x2, x2, #0x93b
    300084a8:	52806a21 	mov	w1, #0x351                 	// #849
    300084ac:	9125b000 	add	x0, x0, #0x96c
    300084b0:	97fffc67 	bl	3000764c <__assert>
    300084b4:	aa0303f3 	mov	x19, x3
    300084b8:	17ffffe5 	b	3000844c <mmap_add_dynamic_region_ctx+0x84>
    300084bc:	aa0303f3 	mov	x19, x3
    300084c0:	a9408a60 	ldp	x0, x2, [x19, #8]
    300084c4:	91008263 	add	x3, x19, #0x20
    300084c8:	8b000040 	add	x0, x2, x0
    300084cc:	d1000400 	sub	x0, x0, #0x1
    300084d0:	eb15001f 	cmp	x0, x21
    300084d4:	54fffca1 	b.ne	30008468 <mmap_add_dynamic_region_ctx+0xa0>  // b.any
    300084d8:	eb02039f 	cmp	x28, x2
    300084dc:	54ffff08 	b.hi	300084bc <mmap_add_dynamic_region_ctx+0xf4>  // b.pmore
    300084e0:	17ffffe2 	b	30008468 <mmap_add_dynamic_region_ctx+0xa0>
    300084e4:	110006f7 	add	w23, w23, #0x1
    300084e8:	91008000 	add	x0, x0, #0x20
    300084ec:	17ffffe3 	b	30008478 <mmap_add_dynamic_region_ctx+0xb0>
    300084f0:	f9400360 	ldr	x0, [x27]
    300084f4:	f9000260 	str	x0, [x19]
    300084f8:	f9400760 	ldr	x0, [x27, #8]
    300084fc:	f9000660 	str	x0, [x19, #8]
    30008500:	f9400b60 	ldr	x0, [x27, #16]
    30008504:	f9000a60 	str	x0, [x19, #16]
    30008508:	b9401b60 	ldr	w0, [x27, #24]
    3000850c:	32020000 	orr	w0, w0, #0x40000000
    30008510:	b9001a60 	str	w0, [x19, #24]
    30008514:	b9406680 	ldr	w0, [x20, #100]
    30008518:	34000540 	cbz	w0, 300085c0 <mmap_add_dynamic_region_ctx+0x1f8>
    3000851c:	b9404a84 	ldr	w4, [x20, #72]
    30008520:	aa1303e1 	mov	x1, x19
    30008524:	b9406285 	ldr	w5, [x20, #96]
    30008528:	d2800002 	mov	x2, #0x0                   	// #0
    3000852c:	f9402283 	ldr	x3, [x20, #64]
    30008530:	aa1403e0 	mov	x0, x20
    30008534:	97fffddc 	bl	30007ca4 <xlat_tables_map_region>
    30008538:	aa0003f5 	mov	x21, x0
    3000853c:	a9408660 	ldp	x0, x1, [x19, #8]
    30008540:	8b010000 	add	x0, x0, x1
    30008544:	d1000400 	sub	x0, x0, #0x1
    30008548:	eb15001f 	cmp	x0, x21
    3000854c:	54000380 	b.eq	300085bc <mmap_add_dynamic_region_ctx+0x1f4>  // b.none
    30008550:	aa1303e0 	mov	x0, x19
    30008554:	14000003 	b	30008560 <mmap_add_dynamic_region_ctx+0x198>
    30008558:	110006f7 	add	w23, w23, #0x1
    3000855c:	91008000 	add	x0, x0, #0x20
    30008560:	eb18001f 	cmp	x0, x24
    30008564:	54ffffa3 	b.cc	30008558 <mmap_add_dynamic_region_ctx+0x190>  // b.lo, b.ul, b.last
    30008568:	d37b7ee2 	ubfiz	x2, x23, #5, #32
    3000856c:	aa1903e1 	mov	x1, x25
    30008570:	aa1303e0 	mov	x0, x19
    30008574:	97fffc4f 	bl	300076b0 <memmove>
    30008578:	f9400660 	ldr	x0, [x19, #8]
    3000857c:	eb15001f 	cmp	x0, x21
    30008580:	540001a2 	b.cs	300085b4 <mmap_add_dynamic_region_ctx+0x1ec>  // b.hs, b.nlast
    30008584:	b9404a84 	ldr	w4, [x20, #72]
    30008588:	d2800002 	mov	x2, #0x0                   	// #0
    3000858c:	b9406285 	ldr	w5, [x20, #96]
    30008590:	910183a1 	add	x1, x29, #0x60
    30008594:	f9402283 	ldr	x3, [x20, #64]
    30008598:	f9400760 	ldr	x0, [x27, #8]
    3000859c:	a90603bf 	stp	xzr, x0, [x29, #96]
    300085a0:	cb0002b5 	sub	x21, x21, x0
    300085a4:	b9007bbf 	str	wzr, [x29, #120]
    300085a8:	f9003bb5 	str	x21, [x29, #112]
    300085ac:	aa1403e0 	mov	x0, x20
    300085b0:	97fffe90 	bl	30007ff0 <xlat_tables_unmap_region>
    300085b4:	1280017a 	mov	w26, #0xfffffff4            	// #-12
    300085b8:	17ffff8e 	b	300083f0 <mmap_add_dynamic_region_ctx+0x28>
    300085bc:	d5033a9f 	dsb	ishst
    300085c0:	8b1c02d6 	add	x22, x22, x28
    300085c4:	f9402a80 	ldr	x0, [x20, #80]
    300085c8:	d10006d6 	sub	x22, x22, #0x1
    300085cc:	eb16001f 	cmp	x0, x22
    300085d0:	54000042 	b.cs	300085d8 <mmap_add_dynamic_region_ctx+0x210>  // b.hs, b.nlast
    300085d4:	f9002a96 	str	x22, [x20, #80]
    300085d8:	f9402e80 	ldr	x0, [x20, #88]
    300085dc:	eb15001f 	cmp	x0, x21
    300085e0:	54fff062 	b.cs	300083ec <mmap_add_dynamic_region_ctx+0x24>  // b.hs, b.nlast
    300085e4:	f9002e95 	str	x21, [x20, #88]
    300085e8:	17ffff82 	b	300083f0 <mmap_add_dynamic_region_ctx+0x28>

00000000300085ec <mmap_remove_dynamic_region_ctx>:
    300085ec:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    300085f0:	910003fd 	mov	x29, sp
    300085f4:	a9025bf5 	stp	x21, x22, [sp, #32]
    300085f8:	b9401816 	ldr	w22, [x0, #24]
    300085fc:	a90153f3 	stp	x19, x20, [sp, #16]
    30008600:	aa0003f3 	mov	x19, x0
    30008604:	f9400814 	ldr	x20, [x0, #16]
    30008608:	d37b7ec0 	ubfiz	x0, x22, #5, #32
    3000860c:	a90363f7 	stp	x23, x24, [sp, #48]
    30008610:	8b000280 	add	x0, x20, x0
    30008614:	f9400800 	ldr	x0, [x0, #16]
    30008618:	f90023f9 	str	x25, [sp, #64]
    3000861c:	b40001c0 	cbz	x0, 30008654 <mmap_remove_dynamic_region_ctx+0x68>
    30008620:	90000042 	adrp	x2, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008624:	90000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008628:	91253c42 	add	x2, x2, #0x94f
    3000862c:	52807541 	mov	w1, #0x3aa                 	// #938
    30008630:	9125b000 	add	x0, x0, #0x96c
    30008634:	97fffc06 	bl	3000764c <__assert>
    30008638:	f9400683 	ldr	x3, [x20, #8]
    3000863c:	eb01007f 	cmp	x3, x1
    30008640:	54000061 	b.ne	3000864c <mmap_remove_dynamic_region_ctx+0x60>  // b.any
    30008644:	eb02001f 	cmp	x0, x2
    30008648:	54000800 	b.eq	30008748 <mmap_remove_dynamic_region_ctx+0x15c>  // b.none
    3000864c:	91008294 	add	x20, x20, #0x20
    30008650:	510006d6 	sub	w22, w22, #0x1
    30008654:	f9400a80 	ldr	x0, [x20, #16]
    30008658:	b5ffff00 	cbnz	x0, 30008638 <mmap_remove_dynamic_region_ctx+0x4c>
    3000865c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    30008660:	a94153f3 	ldp	x19, x20, [sp, #16]
    30008664:	a9425bf5 	ldp	x21, x22, [sp, #32]
    30008668:	a94363f7 	ldp	x23, x24, [sp, #48]
    3000866c:	f94023f9 	ldr	x25, [sp, #64]
    30008670:	a8c57bfd 	ldp	x29, x30, [sp], #80
    30008674:	d65f03c0 	ret
    30008678:	b9406660 	ldr	w0, [x19, #100]
    3000867c:	8b020021 	add	x1, x1, x2
    30008680:	f9400295 	ldr	x21, [x20]
    30008684:	d1000442 	sub	x2, x2, #0x1
    30008688:	d1000437 	sub	x23, x1, #0x1
    3000868c:	a9456678 	ldp	x24, x25, [x19, #80]
    30008690:	8b150055 	add	x21, x2, x21
    30008694:	34000120 	cbz	w0, 300086b8 <mmap_remove_dynamic_region_ctx+0xcc>
    30008698:	b9404a64 	ldr	w4, [x19, #72]
    3000869c:	aa1403e1 	mov	x1, x20
    300086a0:	b9406265 	ldr	w5, [x19, #96]
    300086a4:	aa1303e0 	mov	x0, x19
    300086a8:	f9402263 	ldr	x3, [x19, #64]
    300086ac:	d2800002 	mov	x2, #0x0                   	// #0
    300086b0:	97fffe50 	bl	30007ff0 <xlat_tables_unmap_region>
    300086b4:	97fffc43 	bl	300077c0 <xlat_arch_tlbi_va_sync>
    300086b8:	d37b7ec2 	ubfiz	x2, x22, #5, #32
    300086bc:	91008281 	add	x1, x20, #0x20
    300086c0:	aa1403e0 	mov	x0, x20
    300086c4:	97fffbfb 	bl	300076b0 <memmove>
    300086c8:	eb1902ff 	cmp	x23, x25
    300086cc:	540000a0 	b.eq	300086e0 <mmap_remove_dynamic_region_ctx+0xf4>  // b.none
    300086d0:	eb1802bf 	cmp	x21, x24
    300086d4:	54000200 	b.eq	30008714 <mmap_remove_dynamic_region_ctx+0x128>  // b.none
    300086d8:	52800000 	mov	w0, #0x0                   	// #0
    300086dc:	17ffffe1 	b	30008660 <mmap_remove_dynamic_region_ctx+0x74>
    300086e0:	f9400a61 	ldr	x1, [x19, #16]
    300086e4:	f9002e7f 	str	xzr, [x19, #88]
    300086e8:	f9400820 	ldr	x0, [x1, #16]
    300086ec:	b4ffff20 	cbz	x0, 300086d0 <mmap_remove_dynamic_region_ctx+0xe4>
    300086f0:	f9400422 	ldr	x2, [x1, #8]
    300086f4:	8b020000 	add	x0, x0, x2
    300086f8:	f9402e62 	ldr	x2, [x19, #88]
    300086fc:	d1000400 	sub	x0, x0, #0x1
    30008700:	eb02001f 	cmp	x0, x2
    30008704:	54000049 	b.ls	3000870c <mmap_remove_dynamic_region_ctx+0x120>  // b.plast
    30008708:	f9002e60 	str	x0, [x19, #88]
    3000870c:	91008021 	add	x1, x1, #0x20
    30008710:	17fffff6 	b	300086e8 <mmap_remove_dynamic_region_ctx+0xfc>
    30008714:	f9400a61 	ldr	x1, [x19, #16]
    30008718:	f9002a7f 	str	xzr, [x19, #80]
    3000871c:	f9400820 	ldr	x0, [x1, #16]
    30008720:	b4fffdc0 	cbz	x0, 300086d8 <mmap_remove_dynamic_region_ctx+0xec>
    30008724:	f9400022 	ldr	x2, [x1]
    30008728:	8b020000 	add	x0, x0, x2
    3000872c:	f9402a62 	ldr	x2, [x19, #80]
    30008730:	d1000400 	sub	x0, x0, #0x1
    30008734:	eb02001f 	cmp	x0, x2
    30008738:	54000049 	b.ls	30008740 <mmap_remove_dynamic_region_ctx+0x154>  // b.plast
    3000873c:	f9002a60 	str	x0, [x19, #80]
    30008740:	91008021 	add	x1, x1, #0x20
    30008744:	17fffff6 	b	3000871c <mmap_remove_dynamic_region_ctx+0x130>
    30008748:	b9401a80 	ldr	w0, [x20, #24]
    3000874c:	37f7f960 	tbnz	w0, #30, 30008678 <mmap_remove_dynamic_region_ctx+0x8c>
    30008750:	12800000 	mov	w0, #0xffffffff            	// #-1
    30008754:	17ffffc3 	b	30008660 <mmap_remove_dynamic_region_ctx+0x74>

0000000030008758 <xlat_tables_print>:
    30008758:	d65f03c0 	ret

000000003000875c <init_xlation_table>:
    3000875c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    30008760:	910003fd 	mov	x29, sp
    30008764:	a90153f3 	stp	x19, x20, [sp, #16]
    30008768:	aa0003f3 	mov	x19, x0
    3000876c:	b9404801 	ldr	w1, [x0, #72]
    30008770:	f9400814 	ldr	x20, [x0, #16]
    30008774:	d2800000 	mov	x0, #0x0                   	// #0
    30008778:	6b00003f 	cmp	w1, w0
    3000877c:	54000188 	b.hi	300087ac <init_xlation_table+0x50>  // b.pmore
    30008780:	52800001 	mov	w1, #0x0                   	// #0
    30008784:	b9402a60 	ldr	w0, [x19, #40]
    30008788:	6b01001f 	cmp	w0, w1
    3000878c:	54000188 	b.hi	300087bc <init_xlation_table+0x60>  // b.pmore
    30008790:	f9400a80 	ldr	x0, [x20, #16]
    30008794:	b50002c0 	cbnz	x0, 300087ec <init_xlation_table+0x90>
    30008798:	52800020 	mov	w0, #0x1                   	// #1
    3000879c:	b9006660 	str	w0, [x19, #100]
    300087a0:	a94153f3 	ldp	x19, x20, [sp, #16]
    300087a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    300087a8:	d65f03c0 	ret
    300087ac:	f9402262 	ldr	x2, [x19, #64]
    300087b0:	f820785f 	str	xzr, [x2, x0, lsl #3]
    300087b4:	91000400 	add	x0, x0, #0x1
    300087b8:	17fffff0 	b	30008778 <init_xlation_table+0x1c>
    300087bc:	2a0103e0 	mov	w0, w1
    300087c0:	f9401a62 	ldr	x2, [x19, #48]
    300087c4:	b820785f 	str	wzr, [x2, x0, lsl #2]
    300087c8:	f9401262 	ldr	x2, [x19, #32]
    300087cc:	8b003040 	add	x0, x2, x0, lsl #12
    300087d0:	d2800002 	mov	x2, #0x0                   	// #0
    300087d4:	f822781f 	str	xzr, [x0, x2, lsl #3]
    300087d8:	91000442 	add	x2, x2, #0x1
    300087dc:	f108005f 	cmp	x2, #0x200
    300087e0:	54ffffa1 	b.ne	300087d4 <init_xlation_table+0x78>  // b.any
    300087e4:	11000421 	add	w1, w1, #0x1
    300087e8:	17ffffe7 	b	30008784 <init_xlation_table+0x28>
    300087ec:	f9402263 	ldr	x3, [x19, #64]
    300087f0:	d2800002 	mov	x2, #0x0                   	// #0
    300087f4:	b9404a64 	ldr	w4, [x19, #72]
    300087f8:	aa1403e1 	mov	x1, x20
    300087fc:	b9406265 	ldr	w5, [x19, #96]
    30008800:	aa1303e0 	mov	x0, x19
    30008804:	97fffd28 	bl	30007ca4 <xlat_tables_map_region>
    30008808:	a9408e81 	ldp	x1, x3, [x20, #8]
    3000880c:	8b030022 	add	x2, x1, x3
    30008810:	d1000442 	sub	x2, x2, #0x1
    30008814:	eb00005f 	cmp	x2, x0
    30008818:	540000e0 	b.eq	30008834 <init_xlation_table+0xd8>  // b.none
    3000881c:	b9401a84 	ldr	w4, [x20, #24]
    30008820:	90000040 	adrp	x0, 30010000 <tegra_power_domain_tree_desc+0x650>
    30008824:	f9400282 	ldr	x2, [x20]
    30008828:	91222000 	add	x0, x0, #0x888
    3000882c:	97fffabe 	bl	30007324 <tf_printf>
    30008830:	94000c71 	bl	3000b9f4 <do_panic>
    30008834:	91008294 	add	x20, x20, #0x20
    30008838:	17ffffd6 	b	30008790 <init_xlation_table+0x34>

000000003000883c <console_init>:
    3000883c:	b4000080 	cbz	x0, 3000884c <init_fail>
    30008840:	90000063 	adrp	x3, 30014000 <tegra186_smmu_context+0x16c0>
    30008844:	f9057860 	str	x0, [x3, #2800]
    30008848:	14000098 	b	30008aa8 <console_core_init>

000000003000884c <init_fail>:
    3000884c:	d65f03c0 	ret

0000000030008850 <console_uninit>:
    30008850:	d2800000 	mov	x0, #0x0                   	// #0
    30008854:	90000063 	adrp	x3, 30014000 <tegra186_smmu_context+0x16c0>
    30008858:	f9057860 	str	x0, [x3, #2800]
    3000885c:	d65f03c0 	ret

0000000030008860 <console_putc>:
    30008860:	90000062 	adrp	x2, 30014000 <tegra186_smmu_context+0x16c0>
    30008864:	f9457841 	ldr	x1, [x2, #2800]
    30008868:	140000aa 	b	30008b10 <console_core_putc>

000000003000886c <console_flush>:
    3000886c:	90000061 	adrp	x1, 30014000 <tegra186_smmu_context+0x16c0>
    30008870:	f9457820 	ldr	x0, [x1, #2800]
    30008874:	140000b8 	b	30008b54 <console_core_flush>

0000000030008878 <tegra_set_sec_entry_point>:
    30008878:	10061401 	adr	x1, 30014af8 <tegra_sec_entry_point>
    3000887c:	f9000020 	str	x0, [x1]
    30008880:	d5033f9f 	dsb	sy
    30008884:	d65f03c0 	ret

0000000030008888 <tegra_get_console_base>:
    30008888:	10061400 	adr	x0, 30014b08 <tegra_console_base>
    3000888c:	f9400000 	ldr	x0, [x0]
    30008890:	d65f03c0 	ret

0000000030008894 <tegra_set_console_base>:
    30008894:	100613a1 	adr	x1, 30014b08 <tegra_console_base>
    30008898:	f9000020 	str	x0, [x1]
    3000889c:	d5033f9f 	dsb	sy
    300088a0:	d65f03c0 	ret

00000000300088a4 <tegra_get_bl31_phys_base>:
    300088a4:	100612e0 	adr	x0, 30014b00 <tegra_bl31_phys_base>
    300088a8:	f9400000 	ldr	x0, [x0]
    300088ac:	d65f03c0 	ret

00000000300088b0 <tegra_get_bl31_text_start>:
    300088b0:	10fbba80 	adr	x0, 30000000 <bl31_entrypoint>
    300088b4:	d65f03c0 	ret

00000000300088b8 <tegra_get_bl31_text_end>:
    300088b8:	1002ba40 	adr	x0, 3000e000 <__TEXT_END__>
    300088bc:	d65f03c0 	ret

00000000300088c0 <tegra_get_bl31_rw_start>:
    300088c0:	1004ba00 	adr	x0, 30012000 <__RODATA_END__>
    300088c4:	d65f03c0 	ret

00000000300088c8 <tegra_get_bl31_rw_end>:
    300088c8:	1016b9c0 	adr	x0, 30036000 <__BL31_END__>
    300088cc:	d65f03c0 	ret

00000000300088d0 <tegra_get_bl31_rodata_start>:
    300088d0:	1002b980 	adr	x0, 3000e000 <__TEXT_END__>
    300088d4:	d65f03c0 	ret

00000000300088d8 <tegra_get_bl31_rodata_end>:
    300088d8:	1004b940 	adr	x0, 30012000 <__RODATA_END__>
    300088dc:	d65f03c0 	ret

00000000300088e0 <plat_my_core_pos>:
    300088e0:	aa1e03e8 	mov	x8, x30
    300088e4:	d53800a0 	mrs	x0, mpidr_el1
    300088e8:	97ffee0d 	bl	3000411c <plat_core_pos_by_mpidr>
    300088ec:	d65f0100 	ret	x8

00000000300088f0 <plat_get_my_entrypoint>:
    300088f0:	10061041 	adr	x1, 30014af8 <tegra_sec_entry_point>
    300088f4:	f9400020 	ldr	x0, [x1]
    300088f8:	d65f03c0 	ret

00000000300088fc <platform_mem_init>:
    300088fc:	d2800000 	mov	x0, #0x0                   	// #0
    30008900:	d65f03c0 	ret

0000000030008904 <plat_crash_console_init>:
    30008904:	d2800000 	mov	x0, #0x0                   	// #0
    30008908:	10061001 	adr	x1, 30014b08 <tegra_console_base>
    3000890c:	f9400021 	ldr	x1, [x1]
    30008910:	b4000041 	cbz	x1, 30008918 <plat_crash_console_init+0x14>
    30008914:	52800020 	mov	w0, #0x1                   	// #1
    30008918:	d65f03c0 	ret

000000003000891c <plat_crash_console_putc>:
    3000891c:	10060f61 	adr	x1, 30014b08 <tegra_console_base>
    30008920:	f9400021 	ldr	x1, [x1]
    30008924:	1400007b 	b	30008b10 <console_core_putc>
	...

0000000030008940 <plat_reset_handler>:
    30008940:	10fbb612 	adr	x18, 30000000 <bl31_entrypoint>
    30008944:	d2a60011 	mov	x17, #0x30000000            	// #805306368
    30008948:	eb11025f 	cmp	x18, x17
    3000894c:	54000240 	b.eq	30008994 <_end+0xc>  // b.none
    30008950:	aa1103e0 	mov	x0, x17
    30008954:	aa1203e1 	mov	x1, x18
    30008958:	d2a00082 	mov	x2, #0x40000               	// #262144

000000003000895c <_loop16>:
    3000895c:	f100405f 	cmp	x2, #0x10
    30008960:	540000a3 	b.cc	30008974 <_loop1>  // b.lo, b.ul, b.last
    30008964:	a8c11023 	ldp	x3, x4, [x1], #16
    30008968:	a8811003 	stp	x3, x4, [x0], #16
    3000896c:	d1004042 	sub	x2, x2, #0x10
    30008970:	17fffffb 	b	3000895c <_loop16>

0000000030008974 <_loop1>:
    30008974:	b40000a2 	cbz	x2, 30008988 <_end>
    30008978:	38401423 	ldrb	w3, [x1], #1
    3000897c:	38001403 	strb	w3, [x0], #1
    30008980:	f1000442 	subs	x2, x2, #0x1
    30008984:	54ffff81 	b.ne	30008974 <_loop1>  // b.any

0000000030008988 <_end>:
    30008988:	aa1403e0 	mov	x0, x20
    3000898c:	aa1503e1 	mov	x1, x21
    30008990:	d61f0220 	br	x17
    30008994:	10060b71 	adr	x17, 30014b00 <tegra_bl31_phys_base>
    30008998:	f9400232 	ldr	x18, [x17]
    3000899c:	b5000072 	cbnz	x18, 300089a8 <_end+0x20>
    300089a0:	10fbb312 	adr	x18, 30000000 <bl31_entrypoint>
    300089a4:	f9000232 	str	x18, [x17]
    300089a8:	d5380000 	mrs	x0, midr_el1
    300089ac:	d29ffe01 	mov	x1, #0xfff0                	// #65520
    300089b0:	8a010000 	and	x0, x0, x1
    300089b4:	d344fc00 	lsr	x0, x0, #4
    300089b8:	f1341c1f 	cmp	x0, #0xd07
    300089bc:	54000341 	b.ne	30008a24 <_end+0x9c>  // b.any
    300089c0:	d539b060 	mrs	x0, s3_1_c11_c0_3
    300089c4:	d28000e1 	mov	x1, #0x7                   	// #7
    300089c8:	927df000 	and	x0, x0, #0xfffffffffffffff8
    300089cc:	aa010000 	orr	x0, x0, x1
    300089d0:	d519b060 	msr	s3_1_c11_c0_3, x0
    300089d4:	d5033fdf 	isb
    300089d8:	d539f220 	mrs	x0, s3_1_c15_c2_1
    300089dc:	d28000e1 	mov	x1, #0x7                   	// #7
    300089e0:	927df000 	and	x0, x0, #0xfffffffffffffff8
    300089e4:	aa010000 	orr	x0, x0, x1
    300089e8:	d519f220 	msr	s3_1_c15_c2_1, x0
    300089ec:	d5033fdf 	isb
    300089f0:	d53e1020 	mrs	x0, actlr_el3
    300089f4:	d2800e41 	mov	x1, #0x72                  	// #114
    300089f8:	8a210000 	bic	x0, x0, x1
    300089fc:	d2800e41 	mov	x1, #0x72                  	// #114
    30008a00:	aa010000 	orr	x0, x0, x1
    30008a04:	d51e1020 	msr	actlr_el3, x0
    30008a08:	d53c1020 	mrs	x0, actlr_el2
    30008a0c:	d2800e41 	mov	x1, #0x72                  	// #114
    30008a10:	8a210000 	bic	x0, x0, x1
    30008a14:	d2800e41 	mov	x1, #0x72                  	// #114
    30008a18:	aa010000 	orr	x0, x0, x1
    30008a1c:	d51c1020 	msr	actlr_el2, x0
    30008a20:	d5033fdf 	isb
    30008a24:	d53b9c00 	mrs	x0, pmcr_el0
    30008a28:	d34b3c00 	ubfx	x0, x0, #11, #5
    30008a2c:	d2800021 	mov	x1, #0x1                   	// #1
    30008a30:	9ac02020 	lsl	x0, x1, x0
    30008a34:	d1000400 	sub	x0, x0, #0x1
    30008a38:	b2610000 	orr	x0, x0, #0x80000000
    30008a3c:	d5189e40 	msr	pmintenclr_el1, x0
    30008a40:	d51b9e01 	msr	pmuserenr_el0, x1
    30008a44:	d538e100 	mrs	x0, cntkctl_el1
    30008a48:	b27f0000 	orr	x0, x0, #0x2
    30008a4c:	d518e100 	msr	cntkctl_el1, x0
    30008a50:	d65f03c0 	ret
    30008a54:	d503201f 	nop
    30008a58:	d503201f 	nop
    30008a5c:	d503201f 	nop
    30008a60:	d503201f 	nop
    30008a64:	d503201f 	nop
    30008a68:	d503201f 	nop
    30008a6c:	d503201f 	nop
    30008a70:	d503201f 	nop
    30008a74:	d503201f 	nop
    30008a78:	d503201f 	nop
    30008a7c:	d503201f 	nop

0000000030008a80 <tegra_secure_entrypoint>:
    30008a80:	d2800020 	mov	x0, #0x1                   	// #1
    30008a84:	d5101080 	msr	oslar_el1, x0
    30008a88:	97ffff9a 	bl	300088f0 <plat_get_my_entrypoint>
    30008a8c:	d61f0000 	br	x0

0000000030008a90 <tegra_zeromem16>:
    30008a90:	aa1e03fd 	mov	x29, x30
    30008a94:	94000c4f 	bl	3000bbd0 <zeromem>
    30008a98:	d65f03a0 	ret	x29

0000000030008a9c <tegra_memcpy16>:
    30008a9c:	aa1e03fd 	mov	x29, x30
    30008aa0:	94000c93 	bl	3000bcec <memcpy16>
    30008aa4:	d65f03a0 	ret	x29

0000000030008aa8 <console_core_init>:
    30008aa8:	b4000320 	cbz	x0, 30008b0c <init_fail>
    30008aac:	34000301 	cbz	w1, 30008b0c <init_fail>
    30008ab0:	340002e2 	cbz	w2, 30008b0c <init_fail>
    30008ab4:	531c6c42 	lsl	w2, w2, #4
    30008ab8:	1ac20822 	udiv	w2, w1, w2
    30008abc:	12001c41 	and	w1, w2, #0xff
    30008ac0:	53087c42 	lsr	w2, w2, #8
    30008ac4:	12001c42 	and	w2, w2, #0xff
    30008ac8:	b9400c03 	ldr	w3, [x0, #12]
    30008acc:	32190063 	orr	w3, w3, #0x80
    30008ad0:	b9000c03 	str	w3, [x0, #12]
    30008ad4:	b9000001 	str	w1, [x0]
    30008ad8:	b9000402 	str	w2, [x0, #4]
    30008adc:	12801002 	mov	w2, #0xffffff7f            	// #-129
    30008ae0:	0a020063 	and	w3, w3, w2
    30008ae4:	b9000c03 	str	w3, [x0, #12]
    30008ae8:	52800063 	mov	w3, #0x3                   	// #3
    30008aec:	b9000c03 	str	w3, [x0, #12]
    30008af0:	52800003 	mov	w3, #0x0                   	// #0
    30008af4:	b9000403 	str	w3, [x0, #4]
    30008af8:	52800123 	mov	w3, #0x9                   	// #9
    30008afc:	b9000803 	str	w3, [x0, #8]
    30008b00:	52800063 	mov	w3, #0x3                   	// #3
    30008b04:	b9001003 	str	w3, [x0, #16]
    30008b08:	52800020 	mov	w0, #0x1                   	// #1

0000000030008b0c <init_fail>:
    30008b0c:	d65f03c0 	ret

0000000030008b10 <console_core_putc>:
    30008b10:	b40001e1 	cbz	x1, 30008b4c <putc_error>
    30008b14:	7100281f 	cmp	w0, #0xa
    30008b18:	540000e1 	b.ne	30008b34 <console_core_putc+0x24>  // b.any
    30008b1c:	b9401422 	ldr	w2, [x1, #20]
    30008b20:	121b0442 	and	w2, w2, #0x60
    30008b24:	7101805f 	cmp	w2, #0x60
    30008b28:	54ffffa1 	b.ne	30008b1c <console_core_putc+0xc>  // b.any
    30008b2c:	528001a2 	mov	w2, #0xd                   	// #13
    30008b30:	b9000022 	str	w2, [x1]
    30008b34:	b9401422 	ldr	w2, [x1, #20]
    30008b38:	121b0442 	and	w2, w2, #0x60
    30008b3c:	7101805f 	cmp	w2, #0x60
    30008b40:	54ffffa1 	b.ne	30008b34 <console_core_putc+0x24>  // b.any
    30008b44:	b9000020 	str	w0, [x1]
    30008b48:	d65f03c0 	ret

0000000030008b4c <putc_error>:
    30008b4c:	12800000 	mov	w0, #0xffffffff            	// #-1
    30008b50:	d65f03c0 	ret

0000000030008b54 <console_core_flush>:
    30008b54:	52800000 	mov	w0, #0x0                   	// #0
    30008b58:	d65f03c0 	ret

0000000030008b5c <denver_disable_ext_debug>:
    30008b5c:	d2800020 	mov	x0, #0x1                   	// #1
    30008b60:	d5101380 	msr	osdlr_el1, x0
    30008b64:	d5033fdf 	isb
    30008b68:	d5033f9f 	dsb	sy
    30008b6c:	d65f03c0 	ret

0000000030008b70 <denver_enable_dco>:
    30008b70:	aa1e03f2 	mov	x18, x30
    30008b74:	97ffff5b 	bl	300088e0 <plat_my_core_pos>
    30008b78:	d2800021 	mov	x1, #0x1                   	// #1
    30008b7c:	9ac02021 	lsl	x1, x1, x0
    30008b80:	d518f041 	msr	s3_0_c15_c0_2, x1
    30008b84:	aa1203fe 	mov	x30, x18
    30008b88:	d65f03c0 	ret

0000000030008b8c <denver_disable_dco>:
    30008b8c:	aa1e03f2 	mov	x18, x30
    30008b90:	97ffff54 	bl	300088e0 <plat_my_core_pos>
    30008b94:	d2800021 	mov	x1, #0x1                   	// #1
    30008b98:	9ac02021 	lsl	x1, x1, x0
    30008b9c:	d370bc22 	lsl	x2, x1, #16
    30008ba0:	d518f042 	msr	s3_0_c15_c0_2, x2
    30008ba4:	d5033fdf 	isb
    30008ba8:	d538f042 	mrs	x2, s3_0_c15_c0_2
    30008bac:	d360fc42 	lsr	x2, x2, #32
    30008bb0:	12003c42 	and	w2, w2, #0xffff
    30008bb4:	8a010042 	and	x2, x2, x1
    30008bb8:	b5ffff82 	cbnz	x2, 30008ba8 <denver_disable_dco+0x1c>
    30008bbc:	aa1203fe 	mov	x30, x18
    30008bc0:	d65f03c0 	ret

0000000030008bc4 <check_errata_cve_2017_5715>:
    30008bc4:	d2800040 	mov	x0, #0x2                   	// #2
    30008bc8:	d5380161 	mrs	x1, id_afr0_el1
    30008bcc:	d2a00022 	mov	x2, #0x10000               	// #65536
    30008bd0:	8a020021 	and	x1, x1, x2
    30008bd4:	b4000041 	cbz	x1, 30008bdc <check_errata_cve_2017_5715+0x18>
    30008bd8:	d2800020 	mov	x0, #0x1                   	// #1
    30008bdc:	d65f03c0 	ret

0000000030008be0 <denver_reset_func>:
    30008be0:	aa1e03f3 	mov	x19, x30
    30008be4:	d5380160 	mrs	x0, id_afr0_el1
    30008be8:	d2a00021 	mov	x1, #0x10000               	// #65536
    30008bec:	8a010000 	and	x0, x0, x1
    30008bf0:	f100001f 	cmp	x0, #0x0
    30008bf4:	1001a061 	adr	x1, 3000c000 <workaround_bpflush_sync_exception_sp_el0>
    30008bf8:	d53ec002 	mrs	x2, vbar_el3
    30008bfc:	9a821020 	csel	x0, x1, x2, ne  // ne = any
    30008c00:	d51ec000 	msr	vbar_el3, x0
    30008c04:	d5380000 	mrs	x0, midr_el1
    30008c08:	d2800801 	mov	x1, #0x40                  	// #64
    30008c0c:	f2a9c1e1 	movk	x1, #0x4e0f, lsl #16
    30008c10:	eb01001f 	cmp	x0, x1
    30008c14:	d53e1020 	mrs	x0, actlr_el3
    30008c18:	d2814001 	mov	x1, #0xa00                 	// #2560
    30008c1c:	d2a000c2 	mov	x2, #0x60000               	// #393216
    30008c20:	9a821023 	csel	x3, x1, x2, ne  // ne = any
    30008c24:	aa030000 	orr	x0, x0, x3
    30008c28:	d51e1020 	msr	actlr_el3, x0
    30008c2c:	d5033fdf 	isb
    30008c30:	d5033f9f 	dsb	sy
    30008c34:	d5381020 	mrs	x0, actlr_el1
    30008c38:	927cec00 	and	x0, x0, #0xfffffffffffffff0
    30008c3c:	b2400000 	orr	x0, x0, #0x1
    30008c40:	d5181020 	msr	actlr_el1, x0
    30008c44:	97ffffcb 	bl	30008b70 <denver_enable_dco>
    30008c48:	d65f0260 	ret	x19

0000000030008c4c <denver_core_pwr_dwn>:
    30008c4c:	aa1e03f3 	mov	x19, x30
    30008c50:	97ffffc3 	bl	30008b5c <denver_disable_ext_debug>
    30008c54:	d65f0260 	ret	x19

0000000030008c58 <denver_cluster_pwr_dwn>:
    30008c58:	d65f03c0 	ret

0000000030008c5c <denver_cpu_reg_dump>:
    30008c5c:	1003f206 	adr	x6, 30010a9c <denver_regs>
    30008c60:	d5381028 	mrs	x8, actlr_el1
    30008c64:	d65f03c0 	ret

0000000030008c68 <cortex_a57_disable_dcache>:
    30008c68:	d53e1001 	mrs	x1, sctlr_el3
    30008c6c:	927df821 	and	x1, x1, #0xfffffffffffffffb
    30008c70:	d51e1001 	msr	sctlr_el3, x1
    30008c74:	d5033fdf 	isb
    30008c78:	d65f03c0 	ret

0000000030008c7c <cortex_a57_disable_l2_prefetch>:
    30008c7c:	d539f220 	mrs	x0, s3_1_c15_c2_1
    30008c80:	b25a0000 	orr	x0, x0, #0x4000000000
    30008c84:	d2c00301 	mov	x1, #0x1800000000          	// #103079215104
    30008c88:	b2600421 	orr	x1, x1, #0x300000000
    30008c8c:	8a210000 	bic	x0, x0, x1
    30008c90:	d519f220 	msr	s3_1_c15_c2_1, x0
    30008c94:	d5033fdf 	isb
    30008c98:	d5033b9f 	dsb	ish
    30008c9c:	d65f03c0 	ret

0000000030008ca0 <cortex_a57_disable_smp>:
    30008ca0:	d539f220 	mrs	x0, s3_1_c15_c2_1
    30008ca4:	9279f800 	and	x0, x0, #0xffffffffffffffbf
    30008ca8:	d519f220 	msr	s3_1_c15_c2_1, x0
    30008cac:	d65f03c0 	ret

0000000030008cb0 <cortex_a57_disable_ext_debug>:
    30008cb0:	d2800020 	mov	x0, #0x1                   	// #1
    30008cb4:	d5101380 	msr	osdlr_el1, x0
    30008cb8:	d5033fdf 	isb
    30008cbc:	d5033f9f 	dsb	sy
    30008cc0:	d65f03c0 	ret

0000000030008cc4 <errata_a57_806969_wa>:
    30008cc4:	aa1e03f1 	mov	x17, x30
    30008cc8:	94000006 	bl	30008ce0 <check_errata_806969>
    30008ccc:	b4000080 	cbz	x0, 30008cdc <errata_a57_806969_wa+0x18>
    30008cd0:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008cd4:	b24f0021 	orr	x1, x1, #0x2000000000000
    30008cd8:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008cdc:	d65f0220 	ret	x17

0000000030008ce0 <check_errata_806969>:
    30008ce0:	d2800001 	mov	x1, #0x0                   	// #0
    30008ce4:	14000a34 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008ce8 <errata_a57_813420_wa>:
    30008ce8:	aa1e03f1 	mov	x17, x30
    30008cec:	94000006 	bl	30008d04 <check_errata_813420>
    30008cf0:	b4000080 	cbz	x0, 30008d00 <errata_a57_813420_wa+0x18>
    30008cf4:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008cf8:	b2540021 	orr	x1, x1, #0x100000000000
    30008cfc:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008d00:	d65f0220 	ret	x17

0000000030008d04 <check_errata_813420>:
    30008d04:	d2800001 	mov	x1, #0x0                   	// #0
    30008d08:	14000a2b 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008d0c <a57_disable_ldnp_overread>:
    30008d0c:	aa1e03f1 	mov	x17, x30
    30008d10:	94000006 	bl	30008d28 <check_errata_disable_ldnp_overread>
    30008d14:	b4000080 	cbz	x0, 30008d24 <a57_disable_ldnp_overread+0x18>
    30008d18:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008d1c:	b24c0021 	orr	x1, x1, #0x10000000000000
    30008d20:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008d24:	d65f0220 	ret	x17

0000000030008d28 <check_errata_disable_ldnp_overread>:
    30008d28:	d2800241 	mov	x1, #0x12                  	// #18
    30008d2c:	14000a22 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008d30 <errata_a57_826974_wa>:
    30008d30:	aa1e03f1 	mov	x17, x30
    30008d34:	94000006 	bl	30008d4c <check_errata_826974>
    30008d38:	b4000080 	cbz	x0, 30008d48 <errata_a57_826974_wa+0x18>
    30008d3c:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008d40:	b2450021 	orr	x1, x1, #0x800000000000000
    30008d44:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008d48:	d65f0220 	ret	x17

0000000030008d4c <check_errata_826974>:
    30008d4c:	d2800221 	mov	x1, #0x11                  	// #17
    30008d50:	14000a19 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008d54 <errata_a57_826977_wa>:
    30008d54:	aa1e03f1 	mov	x17, x30
    30008d58:	94000006 	bl	30008d70 <check_errata_826977>
    30008d5c:	b4000080 	cbz	x0, 30008d6c <errata_a57_826977_wa+0x18>
    30008d60:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008d64:	b24a0021 	orr	x1, x1, #0x40000000000000
    30008d68:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008d6c:	d65f0220 	ret	x17

0000000030008d70 <check_errata_826977>:
    30008d70:	d2800221 	mov	x1, #0x11                  	// #17
    30008d74:	14000a10 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008d78 <errata_a57_828024_wa>:
    30008d78:	aa1e03f1 	mov	x17, x30
    30008d7c:	94000007 	bl	30008d98 <check_errata_828024>
    30008d80:	b40000a0 	cbz	x0, 30008d94 <errata_a57_828024_wa+0x1c>
    30008d84:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008d88:	b24f0021 	orr	x1, x1, #0x2000000000000
    30008d8c:	b2670c21 	orr	x1, x1, #0x1e000000
    30008d90:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008d94:	d65f0220 	ret	x17

0000000030008d98 <check_errata_828024>:
    30008d98:	d2800221 	mov	x1, #0x11                  	// #17
    30008d9c:	14000a06 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008da0 <errata_a57_829520_wa>:
    30008da0:	aa1e03f1 	mov	x17, x30
    30008da4:	94000006 	bl	30008dbc <check_errata_829520>
    30008da8:	b4000080 	cbz	x0, 30008db8 <errata_a57_829520_wa+0x18>
    30008dac:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008db0:	b27c0021 	orr	x1, x1, #0x10
    30008db4:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008db8:	d65f0220 	ret	x17

0000000030008dbc <check_errata_829520>:
    30008dbc:	d2800241 	mov	x1, #0x12                  	// #18
    30008dc0:	140009fd 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008dc4 <errata_a57_833471_wa>:
    30008dc4:	aa1e03f1 	mov	x17, x30
    30008dc8:	94000006 	bl	30008de0 <check_errata_833471>
    30008dcc:	b4000080 	cbz	x0, 30008ddc <errata_a57_833471_wa+0x18>
    30008dd0:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008dd4:	b25a0021 	orr	x1, x1, #0x4000000000
    30008dd8:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008ddc:	d65f0220 	ret	x17

0000000030008de0 <check_errata_833471>:
    30008de0:	d2800241 	mov	x1, #0x12                  	// #18
    30008de4:	140009f4 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008de8 <errata_a57_859972_wa>:
    30008de8:	aa1e03f1 	mov	x17, x30
    30008dec:	94000006 	bl	30008e04 <check_errata_859972>
    30008df0:	b4000080 	cbz	x0, 30008e00 <errata_a57_859972_wa+0x18>
    30008df4:	d539f201 	mrs	x1, s3_1_c15_c2_0
    30008df8:	b2600021 	orr	x1, x1, #0x100000000
    30008dfc:	d519f201 	msr	s3_1_c15_c2_0, x1
    30008e00:	d65f0220 	ret	x17

0000000030008e04 <check_errata_859972>:
    30008e04:	d2800261 	mov	x1, #0x13                  	// #19
    30008e08:	140009eb 	b	3000b5b4 <cpu_rev_var_ls>

0000000030008e0c <check_errata_cve_2017_5715>:
    30008e0c:	d2800020 	mov	x0, #0x1                   	// #1
    30008e10:	d65f03c0 	ret

0000000030008e14 <cortex_a57_reset_func>:
    30008e14:	aa1e03f3 	mov	x19, x30
    30008e18:	940009e3 	bl	3000b5a4 <cpu_get_rev_var>
    30008e1c:	aa0003f2 	mov	x18, x0
    30008e20:	aa1203e0 	mov	x0, x18
    30008e24:	97ffffa8 	bl	30008cc4 <errata_a57_806969_wa>
    30008e28:	aa1203e0 	mov	x0, x18
    30008e2c:	97ffffaf 	bl	30008ce8 <errata_a57_813420_wa>
    30008e30:	aa1203e0 	mov	x0, x18
    30008e34:	97ffffb6 	bl	30008d0c <a57_disable_ldnp_overread>
    30008e38:	aa1203e0 	mov	x0, x18
    30008e3c:	97ffffbd 	bl	30008d30 <errata_a57_826974_wa>
    30008e40:	aa1203e0 	mov	x0, x18
    30008e44:	97ffffc4 	bl	30008d54 <errata_a57_826977_wa>
    30008e48:	aa1203e0 	mov	x0, x18
    30008e4c:	97ffffcb 	bl	30008d78 <errata_a57_828024_wa>
    30008e50:	aa1203e0 	mov	x0, x18
    30008e54:	97ffffd3 	bl	30008da0 <errata_a57_829520_wa>
    30008e58:	aa1203e0 	mov	x0, x18
    30008e5c:	97ffffda 	bl	30008dc4 <errata_a57_833471_wa>
    30008e60:	aa1203e0 	mov	x0, x18
    30008e64:	97ffffe1 	bl	30008de8 <errata_a57_859972_wa>
    30008e68:	10020cc0 	adr	x0, 3000d000 <mmu_sync_exception_sp_el0>
    30008e6c:	d51ec000 	msr	vbar_el3, x0
    30008e70:	d539f200 	mrs	x0, s3_1_c15_c2_0
    30008e74:	b2490000 	orr	x0, x0, #0x80000000000000
    30008e78:	d519f200 	msr	s3_1_c15_c2_0, x0
    30008e7c:	d5033fdf 	isb
    30008e80:	d5033f9f 	dsb	sy
    30008e84:	d539f200 	mrs	x0, s3_1_c15_c2_0
    30008e88:	b2680000 	orr	x0, x0, #0x1000000
    30008e8c:	d519f200 	msr	s3_1_c15_c2_0, x0
    30008e90:	d539f220 	mrs	x0, s3_1_c15_c2_1
    30008e94:	b27a0000 	orr	x0, x0, #0x40
    30008e98:	d519f220 	msr	s3_1_c15_c2_1, x0
    30008e9c:	d5033fdf 	isb
    30008ea0:	d65f0260 	ret	x19

0000000030008ea4 <cortex_a57_core_pwr_dwn>:
    30008ea4:	aa1e03f2 	mov	x18, x30
    30008ea8:	97ffff70 	bl	30008c68 <cortex_a57_disable_dcache>
    30008eac:	97ffff74 	bl	30008c7c <cortex_a57_disable_l2_prefetch>
    30008eb0:	d2800020 	mov	x0, #0x1                   	// #1
    30008eb4:	94000b3f 	bl	3000bbb0 <dcsw_op_level1>
    30008eb8:	97ffff7a 	bl	30008ca0 <cortex_a57_disable_smp>
    30008ebc:	aa1203fe 	mov	x30, x18
    30008ec0:	17ffff7c 	b	30008cb0 <cortex_a57_disable_ext_debug>

0000000030008ec4 <cortex_a57_cluster_pwr_dwn>:
    30008ec4:	aa1e03f2 	mov	x18, x30
    30008ec8:	97ffff68 	bl	30008c68 <cortex_a57_disable_dcache>
    30008ecc:	97ffff6c 	bl	30008c7c <cortex_a57_disable_l2_prefetch>
    30008ed0:	d2800020 	mov	x0, #0x1                   	// #1
    30008ed4:	94000b37 	bl	3000bbb0 <dcsw_op_level1>
    30008ed8:	94000b98 	bl	3000bd38 <plat_disable_acp>
    30008edc:	d2800020 	mov	x0, #0x1                   	// #1
    30008ee0:	94000b38 	bl	3000bbc0 <dcsw_op_level2>
    30008ee4:	97ffff6f 	bl	30008ca0 <cortex_a57_disable_smp>
    30008ee8:	aa1203fe 	mov	x30, x18
    30008eec:	17ffff71 	b	30008cb0 <cortex_a57_disable_ext_debug>

0000000030008ef0 <cortex_a57_cpu_reg_dump>:
    30008ef0:	7003dda6 	adr	x6, 30010aa7 <cortex_a57_regs>
    30008ef4:	d539f228 	mrs	x8, s3_1_c15_c2_1
    30008ef8:	d539f249 	mrs	x9, s3_1_c15_c2_2
    30008efc:	d539f26a 	mrs	x10, s3_1_c15_c2_3
    30008f00:	d65f03c0 	ret

0000000030008f04 <nvg_set_request_data>:
    30008f04:	d518f140 	msr	s3_0_c15_c1_2, x0
    30008f08:	d518f161 	msr	s3_0_c15_c1_3, x1
    30008f0c:	d65f03c0 	ret

0000000030008f10 <nvg_set_request>:
    30008f10:	d518f140 	msr	s3_0_c15_c1_2, x0
    30008f14:	d65f03c0 	ret

0000000030008f18 <nvg_get_result>:
    30008f18:	d538f160 	mrs	x0, s3_0_c15_c1_3
    30008f1c:	d65f03c0 	ret

0000000030008f20 <tegra186_cpu_reset_handler>:
    30008f20:	10000480 	adr	x0, 30008fb0 <__tegra186_system_suspend_state>
    30008f24:	f9400001 	ldr	x1, [x0]
    30008f28:	d280b8e2 	mov	x2, #0x5c7                 	// #1479
    30008f2c:	d370bc42 	lsl	x2, x2, #16
    30008f30:	91171c42 	add	x2, x2, #0x5c7
    30008f34:	eb02003f 	cmp	x1, x2
    30008f38:	540002c1 	b.ne	30008f90 <boot_cpu>  // b.any
    30008f3c:	d28c01a1 	mov	x1, #0x600d                	// #24589
    30008f40:	d370bc21 	lsl	x1, x1, #16
    30008f44:	d28c01a2 	mov	x2, #0x600d                	// #24589
    30008f48:	8b020021 	add	x1, x1, x2
    30008f4c:	f9000001 	str	x1, [x0]
    30008f50:	d5033f9f 	dsb	sy
    30008f54:	d2a60000 	mov	x0, #0x30000000            	// #805306368
    30008f58:	10010b41 	adr	x1, 3000b0c0 <tegra186_get_cpu_reset_handler_size>
    30008f5c:	10000222 	adr	x2, 30008fa0 <__tegra186_cpu_reset_handler_data>
    30008f60:	f9400442 	ldr	x2, [x2, #8]

0000000030008f64 <m_loop16>:
    30008f64:	f100405f 	cmp	x2, #0x10
    30008f68:	540000ab 	b.lt	30008f7c <m_loop1>  // b.tstop
    30008f6c:	a8c11023 	ldp	x3, x4, [x1], #16
    30008f70:	a8811003 	stp	x3, x4, [x0], #16
    30008f74:	d1004042 	sub	x2, x2, #0x10
    30008f78:	17fffffb 	b	30008f64 <m_loop16>

0000000030008f7c <m_loop1>:
    30008f7c:	b40000a2 	cbz	x2, 30008f90 <boot_cpu>
    30008f80:	38401423 	ldrb	w3, [x1], #1
    30008f84:	38001403 	strb	w3, [x0], #1
    30008f88:	f1000442 	subs	x2, x2, #0x1
    30008f8c:	54ffff81 	b.ne	30008f7c <m_loop1>  // b.any

0000000030008f90 <boot_cpu>:
    30008f90:	10000080 	adr	x0, 30008fa0 <__tegra186_cpu_reset_handler_data>
    30008f94:	f9400000 	ldr	x0, [x0]
    30008f98:	d61f0000 	br	x0
    30008f9c:	d503201f 	nop

0000000030008fa0 <__tegra186_cpu_reset_handler_data>:
    30008fa0:	30008a80 00000000 00036000 00000000     ...0.....`......

0000000030008fb0 <__tegra186_system_suspend_state>:
	...
    30008fb8:	d503201f 	nop
    30008fbc:	d503201f 	nop

0000000030008fc0 <__tegra186_smmu_context>:
	...

000000003000b0c0 <tegra186_get_cpu_reset_handler_size>:
    3000b0c0:	10000000 	adr	x0, 3000b0c0 <tegra186_get_cpu_reset_handler_size>
    3000b0c4:	10fef2e1 	adr	x1, 30008f20 <tegra186_cpu_reset_handler>
    3000b0c8:	cb010000 	sub	x0, x0, x1
    3000b0cc:	d65f03c0 	ret

000000003000b0d0 <tegra186_get_cpu_reset_handler_base>:
    3000b0d0:	10fef280 	adr	x0, 30008f20 <tegra186_cpu_reset_handler>
    3000b0d4:	d65f03c0 	ret

000000003000b0d8 <tegra186_get_smmu_ctx_offset>:
    3000b0d8:	10fef740 	adr	x0, 30008fc0 <__tegra186_smmu_context>
    3000b0dc:	10fef221 	adr	x1, 30008f20 <tegra186_cpu_reset_handler>
    3000b0e0:	cb010000 	sub	x0, x0, x1
    3000b0e4:	d65f03c0 	ret

000000003000b0e8 <tegra186_set_system_suspend_entry>:
    3000b0e8:	d2a05820 	mov	x0, #0x2c10000             	// #46202880
    3000b0ec:	d2813783 	mov	x3, #0x9bc                 	// #2492
    3000b0f0:	b8636801 	ldr	w1, [x0, x3]
    3000b0f4:	d3607c21 	lsl	x1, x1, #32
    3000b0f8:	d2800e03 	mov	x3, #0x70                  	// #112
    3000b0fc:	b8636802 	ldr	w2, [x0, x3]
    3000b100:	aa020023 	orr	x3, x1, x2
    3000b104:	10fef560 	adr	x0, 30008fb0 <__tegra186_system_suspend_state>
    3000b108:	10fef0c1 	adr	x1, 30008f20 <tegra186_cpu_reset_handler>
    3000b10c:	cb010002 	sub	x2, x0, x1
    3000b110:	d280b8e0 	mov	x0, #0x5c7                 	// #1479
    3000b114:	d370bc00 	lsl	x0, x0, #16
    3000b118:	91171c00 	add	x0, x0, #0x5c7
    3000b11c:	f8226860 	str	x0, [x3, x2]
    3000b120:	d5033f9f 	dsb	sy
    3000b124:	d65f03c0 	ret

000000003000b128 <smc_handler>:
    3000b128:	37f00360 	tbnz	w0, #30, 3000b194 <smc_prohibited>

000000003000b12c <smc_handler64>:
    3000b12c:	940001ae 	bl	3000b7e4 <save_gp_registers>
    3000b130:	aa1f03e5 	mov	x5, xzr
    3000b134:	910003e6 	mov	x6, sp
    3000b138:	d3587410 	ubfx	x16, x0, #24, #6
    3000b13c:	d35f7c0f 	ubfx	x15, x0, #31, #1
    3000b140:	aa0f1a10 	orr	x16, x16, x15, lsl #6
    3000b144:	10088d0e 	adr	x14, 3001c2e4 <rt_svc_descs_indices>
    3000b148:	387069cf 	ldrb	w15, [x14, x16]
    3000b14c:	373801ef 	tbnz	w15, #7, 3000b188 <smc_unknown>
    3000b150:	1002e88b 	adr	x11, 30010e60 <__RT_SVC_DESCS_START__+0x18>
    3000b154:	531b69ea 	lsl	w10, w15, #5
    3000b158:	f86a496f 	ldr	x15, [x11, w10, uxtw]
    3000b15c:	f94084cc 	ldr	x12, [x6, #264]
    3000b160:	d50040bf 	msr	spsel, #0x0
    3000b164:	d53e4010 	mrs	x16, spsr_el3
    3000b168:	d53e4031 	mrs	x17, elr_el3
    3000b16c:	d53e1112 	mrs	x18, scr_el3
    3000b170:	a91144d0 	stp	x16, x17, [x6, #272]
    3000b174:	f90080d2 	str	x18, [x6, #256]
    3000b178:	b3400247 	bfxil	x7, x18, #0, #1
    3000b17c:	9100019f 	mov	sp, x12
    3000b180:	d63f01e0 	blr	x15
    3000b184:	140001c1 	b	3000b888 <el3_exit>

000000003000b188 <smc_unknown>:
    3000b188:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    3000b18c:	f90003e0 	str	x0, [sp]
    3000b190:	140001b9 	b	3000b874 <restore_gp_registers_eret>

000000003000b194 <smc_prohibited>:
    3000b194:	f9407bfe 	ldr	x30, [sp, #240]
    3000b198:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    3000b19c:	d69f03e0 	eret
    3000b1a0:	d503379f 	dsb	nsh
    3000b1a4:	d5033fdf 	isb

000000003000b1a8 <rt_svc_fw_critical_error>:
    3000b1a8:	d50041bf 	msr	spsel, #0x1
    3000b1ac:	9400001c 	bl	3000b21c <report_unhandled_exception>

000000003000b1b0 <print_newline>:
    3000b1b0:	d2800140 	mov	x0, #0xa                   	// #10
    3000b1b4:	17fff5da 	b	3000891c <plat_crash_console_putc>

000000003000b1b8 <size_controlled_print>:
    3000b1b8:	910003df 	mov	sp, x30
    3000b1bc:	d53ed047 	mrs	x7, tpidr_el3

000000003000b1c0 <test_size_list>:
    3000b1c0:	d53ed045 	mrs	x5, tpidr_el3
    3000b1c4:	910100a5 	add	x5, x5, #0x40
    3000b1c8:	eb0500ff 	cmp	x7, x5
    3000b1cc:	54000180 	b.eq	3000b1fc <exit_size_print>  // b.none
    3000b1d0:	394000c4 	ldrb	w4, [x6]
    3000b1d4:	34000144 	cbz	w4, 3000b1fc <exit_size_print>
    3000b1d8:	aa0603e4 	mov	x4, x6
    3000b1dc:	940001f4 	bl	3000b9ac <asm_print_str>
    3000b1e0:	aa0403e6 	mov	x6, x4
    3000b1e4:	5002ca84 	adr	x4, 30010b36 <print_spacer>
    3000b1e8:	940001f1 	bl	3000b9ac <asm_print_str>
    3000b1ec:	f84084e4 	ldr	x4, [x7], #8
    3000b1f0:	940001f5 	bl	3000b9c4 <asm_print_hex>
    3000b1f4:	97ffffef 	bl	3000b1b0 <print_newline>
    3000b1f8:	17fffff2 	b	3000b1c0 <test_size_list>

000000003000b1fc <exit_size_print>:
    3000b1fc:	910003fe 	mov	x30, sp
    3000b200:	d65f03c0 	ret

000000003000b204 <str_in_crash_buf_print>:
    3000b204:	d53ed040 	mrs	x0, tpidr_el3
    3000b208:	a9002408 	stp	x8, x9, [x0]
    3000b20c:	a9012c0a 	stp	x10, x11, [x0, #16]
    3000b210:	a902340c 	stp	x12, x13, [x0, #32]
    3000b214:	a9033c0e 	stp	x14, x15, [x0, #48]
    3000b218:	17ffffe8 	b	3000b1b8 <size_controlled_print>

000000003000b21c <report_unhandled_exception>:
    3000b21c:	9100001f 	mov	sp, x0
    3000b220:	d53ed040 	mrs	x0, tpidr_el3
    3000b224:	91006000 	add	x0, x0, #0x18
    3000b228:	d51ed040 	msr	tpidr_el3, x0
    3000b22c:	f9000401 	str	x1, [x0, #8]
    3000b230:	910003e1 	mov	x1, sp
    3000b234:	f9000001 	str	x1, [x0]
    3000b238:	1002dac0 	adr	x0, 30010d90 <excpt_msg>
    3000b23c:	9100001f 	mov	sp, x0
    3000b240:	14000016 	b	3000b298 <do_crash_reporting>

000000003000b244 <report_unhandled_interrupt>:
    3000b244:	9100001f 	mov	sp, x0
    3000b248:	d53ed040 	mrs	x0, tpidr_el3
    3000b24c:	91006000 	add	x0, x0, #0x18
    3000b250:	d51ed040 	msr	tpidr_el3, x0
    3000b254:	f9000401 	str	x1, [x0, #8]
    3000b258:	910003e1 	mov	x1, sp
    3000b25c:	f9000001 	str	x1, [x0]
    3000b260:	5002daa0 	adr	x0, 30010db6 <intr_excpt_msg>
    3000b264:	9100001f 	mov	sp, x0
    3000b268:	1400000c 	b	3000b298 <do_crash_reporting>

000000003000b26c <el3_panic>:
    3000b26c:	d50041bf 	msr	spsel, #0x1
    3000b270:	9100001f 	mov	sp, x0
    3000b274:	d53ed040 	mrs	x0, tpidr_el3
    3000b278:	91006000 	add	x0, x0, #0x18
    3000b27c:	d51ed040 	msr	tpidr_el3, x0
    3000b280:	f9000401 	str	x1, [x0, #8]
    3000b284:	910003e1 	mov	x1, sp
    3000b288:	f9000001 	str	x1, [x0]
    3000b28c:	7002d740 	adr	x0, 30010d77 <panic_msg>
    3000b290:	9100001f 	mov	sp, x0
    3000b294:	14000001 	b	3000b298 <do_crash_reporting>

000000003000b298 <do_crash_reporting>:
    3000b298:	d53ed040 	mrs	x0, tpidr_el3
    3000b29c:	a9010c02 	stp	x2, x3, [x0, #16]
    3000b2a0:	a9021404 	stp	x4, x5, [x0, #32]
    3000b2a4:	a9037806 	stp	x6, x30, [x0, #48]
    3000b2a8:	97fff597 	bl	30008904 <plat_crash_console_init>
    3000b2ac:	b4000d40 	cbz	x0, 3000b454 <crash_panic>
    3000b2b0:	910003e4 	mov	x4, sp
    3000b2b4:	940001be 	bl	3000b9ac <asm_print_str>
    3000b2b8:	d53ed040 	mrs	x0, tpidr_el3
    3000b2bc:	f9401c04 	ldr	x4, [x0, #56]
    3000b2c0:	940001c1 	bl	3000b9c4 <asm_print_hex>
    3000b2c4:	97ffffbb 	bl	3000b1b0 <print_newline>
    3000b2c8:	d53ed040 	mrs	x0, tpidr_el3
    3000b2cc:	f9001c07 	str	x7, [x0, #56]
    3000b2d0:	3002c366 	adr	x6, 30010b3d <gp_regs>
    3000b2d4:	97ffffb9 	bl	3000b1b8 <size_controlled_print>
    3000b2d8:	97ffffcb 	bl	3000b204 <str_in_crash_buf_print>
    3000b2dc:	d53ed040 	mrs	x0, tpidr_el3
    3000b2e0:	a9004410 	stp	x16, x17, [x0]
    3000b2e4:	a9014c12 	stp	x18, x19, [x0, #16]
    3000b2e8:	a9025414 	stp	x20, x21, [x0, #32]
    3000b2ec:	a9035c16 	stp	x22, x23, [x0, #48]
    3000b2f0:	97ffffb2 	bl	3000b1b8 <size_controlled_print>
    3000b2f4:	d53ed040 	mrs	x0, tpidr_el3
    3000b2f8:	a9006418 	stp	x24, x25, [x0]
    3000b2fc:	a9016c1a 	stp	x26, x27, [x0, #16]
    3000b300:	a902741c 	stp	x28, x29, [x0, #32]
    3000b304:	97ffffad 	bl	3000b1b8 <size_controlled_print>
    3000b308:	1002c526 	adr	x6, 30010bac <el3_sys_regs>
    3000b30c:	d53e1108 	mrs	x8, scr_el3
    3000b310:	d53e1009 	mrs	x9, sctlr_el3
    3000b314:	d53e114a 	mrs	x10, cptr_el3
    3000b318:	d53e204b 	mrs	x11, tcr_el3
    3000b31c:	d53b422c 	mrs	x12, daif
    3000b320:	d53ea20d 	mrs	x13, mair_el3
    3000b324:	d53e400e 	mrs	x14, spsr_el3
    3000b328:	d53e402f 	mrs	x15, elr_el3
    3000b32c:	97ffffb6 	bl	3000b204 <str_in_crash_buf_print>
    3000b330:	d53e2008 	mrs	x8, ttbr0_el3
    3000b334:	d53e5209 	mrs	x9, esr_el3
    3000b338:	d53e600a 	mrs	x10, far_el3
    3000b33c:	97ffffb2 	bl	3000b204 <str_in_crash_buf_print>
    3000b340:	3002c646 	adr	x6, 30010c09 <non_el3_sys_regs>
    3000b344:	d5384008 	mrs	x8, spsr_el1
    3000b348:	d5384029 	mrs	x9, elr_el1
    3000b34c:	d53c432a 	mrs	x10, spsr_abt
    3000b350:	d53c434b 	mrs	x11, spsr_und
    3000b354:	d53c430c 	mrs	x12, spsr_irq
    3000b358:	d53c436d 	mrs	x13, spsr_fiq
    3000b35c:	d538100e 	mrs	x14, sctlr_el1
    3000b360:	d538102f 	mrs	x15, actlr_el1
    3000b364:	97ffffa8 	bl	3000b204 <str_in_crash_buf_print>
    3000b368:	d5381048 	mrs	x8, cpacr_el1
    3000b36c:	d53a0009 	mrs	x9, csselr_el1
    3000b370:	d53c410a 	mrs	x10, sp_el1
    3000b374:	d538520b 	mrs	x11, esr_el1
    3000b378:	d538200c 	mrs	x12, ttbr0_el1
    3000b37c:	d538202d 	mrs	x13, ttbr1_el1
    3000b380:	d538a20e 	mrs	x14, mair_el1
    3000b384:	d538a30f 	mrs	x15, amair_el1
    3000b388:	97ffff9f 	bl	3000b204 <str_in_crash_buf_print>
    3000b38c:	d5382048 	mrs	x8, tcr_el1
    3000b390:	d538d089 	mrs	x9, tpidr_el1
    3000b394:	d53bd04a 	mrs	x10, tpidr_el0
    3000b398:	d53bd06b 	mrs	x11, tpidrro_el0
    3000b39c:	d53c300c 	mrs	x12, dacr32_el2
    3000b3a0:	d53c502d 	mrs	x13, ifsr32_el2
    3000b3a4:	d538740e 	mrs	x14, par_el1
    3000b3a8:	d53800af 	mrs	x15, mpidr_el1
    3000b3ac:	97ffff96 	bl	3000b204 <str_in_crash_buf_print>
    3000b3b0:	d5385108 	mrs	x8, afsr0_el1
    3000b3b4:	d5385129 	mrs	x9, afsr1_el1
    3000b3b8:	d538d02a 	mrs	x10, contextidr_el1
    3000b3bc:	d538c00b 	mrs	x11, vbar_el1
    3000b3c0:	d53be22c 	mrs	x12, cntp_ctl_el0
    3000b3c4:	d53be24d 	mrs	x13, cntp_cval_el0
    3000b3c8:	d53be32e 	mrs	x14, cntv_ctl_el0
    3000b3cc:	d53be34f 	mrs	x15, cntv_cval_el0
    3000b3d0:	97ffff8d 	bl	3000b204 <str_in_crash_buf_print>
    3000b3d4:	d538e108 	mrs	x8, cntkctl_el1
    3000b3d8:	d53c5309 	mrs	x9, fpexc32_el2
    3000b3dc:	d538410a 	mrs	x10, sp_el0
    3000b3e0:	d538c10b 	mrs	x11, isr_el1
    3000b3e4:	97ffff88 	bl	3000b204 <str_in_crash_buf_print>
    3000b3e8:	94000058 	bl	3000b548 <do_cpu_reg_dump>
    3000b3ec:	97ffff86 	bl	3000b204 <str_in_crash_buf_print>
    3000b3f0:	d2840010 	mov	x16, #0x2000                	// #8192
    3000b3f4:	f2a07110 	movk	x16, #0x388, lsl #16
    3000b3f8:	1002b6c6 	adr	x6, 30010ad0 <gicc_regs>
    3000b3fc:	b9401a08 	ldr	w8, [x16, #24]
    3000b400:	b9402a09 	ldr	w9, [x16, #40]
    3000b404:	b940020a 	ldr	w10, [x16]
    3000b408:	97ffff7f 	bl	3000b204 <str_in_crash_buf_print>
    3000b40c:	d2820010 	mov	x16, #0x1000                	// #4096
    3000b410:	f2a07110 	movk	x16, #0x388, lsl #16
    3000b414:	91080207 	add	x7, x16, #0x200
    3000b418:	5002b6c4 	adr	x4, 30010af2 <gicd_pend_reg>
    3000b41c:	94000164 	bl	3000b9ac <asm_print_str>
    3000b420:	cb1000e4 	sub	x4, x7, x16
    3000b424:	f10a009f 	cmp	x4, #0x280
    3000b428:	54000120 	b.eq	3000b44c <do_crash_reporting+0x1b4>  // b.none
    3000b42c:	94000166 	bl	3000b9c4 <asm_print_hex>
    3000b430:	1002b804 	adr	x4, 30010b30 <spacer>
    3000b434:	9400015e 	bl	3000b9ac <asm_print_str>
    3000b438:	b84044e4 	ldr	w4, [x7], #4
    3000b43c:	94000162 	bl	3000b9c4 <asm_print_hex>
    3000b440:	5002b764 	adr	x4, 30010b2e <newline>
    3000b444:	9400015a 	bl	3000b9ac <asm_print_str>
    3000b448:	17fffff6 	b	3000b420 <do_crash_reporting+0x188>
    3000b44c:	9400023a 	bl	3000bd34 <plat_crash_console_flush>
    3000b450:	9400023b 	bl	3000bd3c <plat_panic_handler>

000000003000b454 <crash_panic>:
    3000b454:	9400023a 	bl	3000bd3c <plat_panic_handler>

000000003000b458 <plat_get_my_stack>:
    3000b458:	aa1e03ea 	mov	x10, x30
    3000b45c:	97fff521 	bl	300088e0 <plat_my_core_pos>
    3000b460:	58000082 	ldr	x2, 3000b470 <plat_get_my_stack+0x18>
    3000b464:	d2808001 	mov	x1, #0x400                 	// #1024
    3000b468:	9b010800 	madd	x0, x0, x1, x2
    3000b46c:	d65f0140 	ret	x10
    3000b470:	30014fc0 	.word	0x30014fc0
    3000b474:	00000000 	.word	0x00000000

000000003000b478 <plat_set_my_stack>:
    3000b478:	aa1e03e9 	mov	x9, x30
    3000b47c:	97fffff7 	bl	3000b458 <plat_get_my_stack>
    3000b480:	9100001f 	mov	sp, x0
    3000b484:	d65f0120 	ret	x9

000000003000b488 <init_cpu_data_ptr>:
    3000b488:	aa1e03ea 	mov	x10, x30
    3000b48c:	97fff515 	bl	300088e0 <plat_my_core_pos>
    3000b490:	94000003 	bl	3000b49c <_cpu_data_by_index>
    3000b494:	d51ed040 	msr	tpidr_el3, x0
    3000b498:	d65f0140 	ret	x10

000000003000b49c <_cpu_data_by_index>:
    3000b49c:	10087721 	adr	x1, 3001c380 <percpu_data>
    3000b4a0:	8b001c20 	add	x0, x1, x0, lsl #7
    3000b4a4:	d65f03c0 	ret

000000003000b4a8 <reset_handler>:
    3000b4a8:	aa1e03f3 	mov	x19, x30
    3000b4ac:	97fff525 	bl	30008940 <plat_reset_handler>
    3000b4b0:	9400002e 	bl	3000b568 <get_cpu_ops_ptr>
    3000b4b4:	f100001f 	cmp	x0, #0x0
    3000b4b8:	54000081 	b.ne	3000b4c8 <reset_handler+0x20>  // b.any
    3000b4bc:	5002c940 	adr	x0, 30010de6 <intr_excpt_msg+0x30>
    3000b4c0:	d2800441 	mov	x1, #0x22                  	// #34
    3000b4c4:	14000123 	b	3000b950 <asm_assert>
    3000b4c8:	f9400402 	ldr	x2, [x0, #8]
    3000b4cc:	aa1303fe 	mov	x30, x19
    3000b4d0:	b4000042 	cbz	x2, 3000b4d8 <reset_handler+0x30>
    3000b4d4:	d61f0040 	br	x2
    3000b4d8:	d65f03c0 	ret

000000003000b4dc <prepare_cpu_pwr_dwn>:
    3000b4dc:	d2800022 	mov	x2, #0x1                   	// #1
    3000b4e0:	eb02001f 	cmp	x0, x2
    3000b4e4:	9a808042 	csel	x2, x2, x0, hi  // hi = pmore
    3000b4e8:	d53ed041 	mrs	x1, tpidr_el3
    3000b4ec:	f9400820 	ldr	x0, [x1, #16]
    3000b4f0:	f100001f 	cmp	x0, #0x0
    3000b4f4:	54000081 	b.ne	3000b504 <prepare_cpu_pwr_dwn+0x28>  // b.any
    3000b4f8:	5002c760 	adr	x0, 30010de6 <intr_excpt_msg+0x30>
    3000b4fc:	d2800921 	mov	x1, #0x49                  	// #73
    3000b500:	14000114 	b	3000b950 <asm_assert>
    3000b504:	d2800401 	mov	x1, #0x20                  	// #32
    3000b508:	8b020c21 	add	x1, x1, x2, lsl #3
    3000b50c:	f8616801 	ldr	x1, [x0, x1]
    3000b510:	d61f0020 	br	x1

000000003000b514 <init_cpu_ops>:
    3000b514:	d53ed046 	mrs	x6, tpidr_el3
    3000b518:	f94008c0 	ldr	x0, [x6, #16]
    3000b51c:	b5000140 	cbnz	x0, 3000b544 <init_cpu_ops+0x30>
    3000b520:	aa1e03ea 	mov	x10, x30
    3000b524:	94000011 	bl	3000b568 <get_cpu_ops_ptr>
    3000b528:	f100001f 	cmp	x0, #0x0
    3000b52c:	54000081 	b.ne	3000b53c <init_cpu_ops+0x28>  // b.any
    3000b530:	5002c5a0 	adr	x0, 30010de6 <intr_excpt_msg+0x30>
    3000b534:	d2800c61 	mov	x1, #0x63                  	// #99
    3000b538:	14000106 	b	3000b950 <asm_assert>
    3000b53c:	f8010cc0 	str	x0, [x6, #16]!
    3000b540:	aa0a03fe 	mov	x30, x10
    3000b544:	d65f03c0 	ret

000000003000b548 <do_cpu_reg_dump>:
    3000b548:	aa1e03f0 	mov	x16, x30
    3000b54c:	94000007 	bl	3000b568 <get_cpu_ops_ptr>
    3000b550:	b4000080 	cbz	x0, 3000b560 <do_cpu_reg_dump+0x18>
    3000b554:	f9401802 	ldr	x2, [x0, #48]
    3000b558:	b4000042 	cbz	x2, 3000b560 <do_cpu_reg_dump+0x18>
    3000b55c:	d63f0040 	blr	x2
    3000b560:	aa1003fe 	mov	x30, x16
    3000b564:	d65f03c0 	ret

000000003000b568 <get_cpu_ops_ptr>:
    3000b568:	1002cc04 	adr	x4, 30010ee8 <__CPU_OPS_START__>
    3000b56c:	1002d665 	adr	x5, 30011038 <__CPU_OPS_END__>
    3000b570:	d2800000 	mov	x0, #0x0                   	// #0
    3000b574:	d5380002 	mrs	x2, midr_el1
    3000b578:	d29ffe03 	mov	x3, #0xfff0                	// #65520
    3000b57c:	f2bfe003 	movk	x3, #0xff00, lsl #16
    3000b580:	0a030042 	and	w2, w2, w3
    3000b584:	eb05009f 	cmp	x4, x5
    3000b588:	540000c0 	b.eq	3000b5a0 <error_exit>  // b.none
    3000b58c:	f8438481 	ldr	x1, [x4], #56
    3000b590:	0a030021 	and	w1, w1, w3
    3000b594:	6b02003f 	cmp	w1, w2
    3000b598:	54ffff61 	b.ne	3000b584 <get_cpu_ops_ptr+0x1c>  // b.any
    3000b59c:	d100e080 	sub	x0, x4, #0x38

000000003000b5a0 <error_exit>:
    3000b5a0:	d65f03c0 	ret

000000003000b5a4 <cpu_get_rev_var>:
    3000b5a4:	d5380001 	mrs	x1, midr_el1
    3000b5a8:	d3505c20 	ubfx	x0, x1, #16, #8
    3000b5ac:	b3400c20 	bfxil	x0, x1, #0, #4
    3000b5b0:	d65f03c0 	ret

000000003000b5b4 <cpu_rev_var_ls>:
    3000b5b4:	d2800022 	mov	x2, #0x1                   	// #1
    3000b5b8:	d2800003 	mov	x3, #0x0                   	// #0
    3000b5bc:	eb01001f 	cmp	x0, x1
    3000b5c0:	9a839040 	csel	x0, x2, x3, ls  // ls = plast
    3000b5c4:	d65f03c0 	ret

000000003000b5c8 <check_wa_cve_2017_5715>:
    3000b5c8:	d53ed040 	mrs	x0, tpidr_el3
    3000b5cc:	f100001f 	cmp	x0, #0x0
    3000b5d0:	54000081 	b.ne	3000b5e0 <check_wa_cve_2017_5715+0x18>  // b.any
    3000b5d4:	5002c080 	adr	x0, 30010de6 <intr_excpt_msg+0x30>
    3000b5d8:	d2802581 	mov	x1, #0x12c                 	// #300
    3000b5dc:	140000dd 	b	3000b950 <asm_assert>
    3000b5e0:	f9400800 	ldr	x0, [x0, #16]
    3000b5e4:	f9400800 	ldr	x0, [x0, #16]
    3000b5e8:	f100001f 	cmp	x0, #0x0
    3000b5ec:	54000040 	b.eq	3000b5f4 <check_wa_cve_2017_5715+0x2c>  // b.none
    3000b5f0:	d61f0000 	br	x0
    3000b5f4:	d2800000 	mov	x0, #0x0                   	// #0
    3000b5f8:	d65f03c0 	ret

000000003000b5fc <spin_lock>:
    3000b5fc:	52800022 	mov	w2, #0x1                   	// #1
    3000b600:	d50320bf 	sevl

000000003000b604 <l1>:
    3000b604:	d503205f 	wfe

000000003000b608 <l2>:
    3000b608:	885ffc01 	ldaxr	w1, [x0]
    3000b60c:	35ffffc1 	cbnz	w1, 3000b604 <l1>
    3000b610:	88017c02 	stxr	w1, w2, [x0]
    3000b614:	35ffffa1 	cbnz	w1, 3000b608 <l2>
    3000b618:	d65f03c0 	ret

000000003000b61c <spin_unlock>:
    3000b61c:	889ffc1f 	stlr	wzr, [x0]
    3000b620:	d65f03c0 	ret

000000003000b624 <psci_do_pwrdown_cache_maintenance>:
    3000b624:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000b628:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    3000b62c:	97ffffac 	bl	3000b4dc <prepare_cpu_pwr_dwn>
    3000b630:	97ffff8a 	bl	3000b458 <plat_get_my_stack>
    3000b634:	aa0003f3 	mov	x19, x0
    3000b638:	910003e1 	mov	x1, sp
    3000b63c:	cb010001 	sub	x1, x0, x1
    3000b640:	910003e0 	mov	x0, sp
    3000b644:	940000fd 	bl	3000ba38 <flush_dcache_range>
    3000b648:	d1100260 	sub	x0, x19, #0x400
    3000b64c:	cb2063e1 	sub	x1, sp, x0
    3000b650:	94000114 	bl	3000baa0 <inv_dcache_range>
    3000b654:	a8c153f3 	ldp	x19, x20, [sp], #16
    3000b658:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000b65c:	d65f03c0 	ret

000000003000b660 <psci_power_down_wfi>:
    3000b660:	d5033f9f 	dsb	sy
    3000b664:	d503207f 	wfi
    3000b668:	940001b5 	bl	3000bd3c <plat_panic_handler>

000000003000b66c <el1_sysregs_context_save>:
    3000b66c:	d5384009 	mrs	x9, spsr_el1
    3000b670:	d538402a 	mrs	x10, elr_el1
    3000b674:	a9002809 	stp	x9, x10, [x0]
    3000b678:	d538100f 	mrs	x15, sctlr_el1
    3000b67c:	d5381030 	mrs	x16, actlr_el1
    3000b680:	a901400f 	stp	x15, x16, [x0, #16]
    3000b684:	d5381051 	mrs	x17, cpacr_el1
    3000b688:	d53a0009 	mrs	x9, csselr_el1
    3000b68c:	a9022411 	stp	x17, x9, [x0, #32]
    3000b690:	d53c410a 	mrs	x10, sp_el1
    3000b694:	d538520b 	mrs	x11, esr_el1
    3000b698:	a9032c0a 	stp	x10, x11, [x0, #48]
    3000b69c:	d538200c 	mrs	x12, ttbr0_el1
    3000b6a0:	d538202d 	mrs	x13, ttbr1_el1
    3000b6a4:	a904340c 	stp	x12, x13, [x0, #64]
    3000b6a8:	d538a20e 	mrs	x14, mair_el1
    3000b6ac:	d538a30f 	mrs	x15, amair_el1
    3000b6b0:	a9053c0e 	stp	x14, x15, [x0, #80]
    3000b6b4:	d5382050 	mrs	x16, tcr_el1
    3000b6b8:	d538d091 	mrs	x17, tpidr_el1
    3000b6bc:	a9064410 	stp	x16, x17, [x0, #96]
    3000b6c0:	d53bd049 	mrs	x9, tpidr_el0
    3000b6c4:	d53bd06a 	mrs	x10, tpidrro_el0
    3000b6c8:	a9072809 	stp	x9, x10, [x0, #112]
    3000b6cc:	d538740d 	mrs	x13, par_el1
    3000b6d0:	d538600e 	mrs	x14, far_el1
    3000b6d4:	a908380d 	stp	x13, x14, [x0, #128]
    3000b6d8:	d538510f 	mrs	x15, afsr0_el1
    3000b6dc:	d5385130 	mrs	x16, afsr1_el1
    3000b6e0:	a909400f 	stp	x15, x16, [x0, #144]
    3000b6e4:	d538d031 	mrs	x17, contextidr_el1
    3000b6e8:	d538c009 	mrs	x9, vbar_el1
    3000b6ec:	a90a2411 	stp	x17, x9, [x0, #160]
    3000b6f0:	d53b9c0a 	mrs	x10, pmcr_el0
    3000b6f4:	f900580a 	str	x10, [x0, #176]
    3000b6f8:	d53c432b 	mrs	x11, spsr_abt
    3000b6fc:	d53c434c 	mrs	x12, spsr_und
    3000b700:	a90c300b 	stp	x11, x12, [x0, #192]
    3000b704:	d53c430d 	mrs	x13, spsr_irq
    3000b708:	d53c436e 	mrs	x14, spsr_fiq
    3000b70c:	a90d380d 	stp	x13, x14, [x0, #208]
    3000b710:	d53c300f 	mrs	x15, dacr32_el2
    3000b714:	d53c5030 	mrs	x16, ifsr32_el2
    3000b718:	a90e400f 	stp	x15, x16, [x0, #224]
    3000b71c:	d53c5311 	mrs	x17, fpexc32_el2
    3000b720:	f9007811 	str	x17, [x0, #240]
    3000b724:	d65f03c0 	ret

000000003000b728 <el1_sysregs_context_restore>:
    3000b728:	a9402809 	ldp	x9, x10, [x0]
    3000b72c:	d5184009 	msr	spsr_el1, x9
    3000b730:	d518402a 	msr	elr_el1, x10
    3000b734:	a941400f 	ldp	x15, x16, [x0, #16]
    3000b738:	d518100f 	msr	sctlr_el1, x15
    3000b73c:	d5181030 	msr	actlr_el1, x16
    3000b740:	a9422411 	ldp	x17, x9, [x0, #32]
    3000b744:	d5181051 	msr	cpacr_el1, x17
    3000b748:	d51a0009 	msr	csselr_el1, x9
    3000b74c:	a9432c0a 	ldp	x10, x11, [x0, #48]
    3000b750:	d51c410a 	msr	sp_el1, x10
    3000b754:	d518520b 	msr	esr_el1, x11
    3000b758:	a944340c 	ldp	x12, x13, [x0, #64]
    3000b75c:	d518200c 	msr	ttbr0_el1, x12
    3000b760:	d518202d 	msr	ttbr1_el1, x13
    3000b764:	a9453c0e 	ldp	x14, x15, [x0, #80]
    3000b768:	d518a20e 	msr	mair_el1, x14
    3000b76c:	d518a30f 	msr	amair_el1, x15
    3000b770:	a9464410 	ldp	x16, x17, [x0, #96]
    3000b774:	d5182050 	msr	tcr_el1, x16
    3000b778:	d518d091 	msr	tpidr_el1, x17
    3000b77c:	a9472809 	ldp	x9, x10, [x0, #112]
    3000b780:	d51bd049 	msr	tpidr_el0, x9
    3000b784:	d51bd06a 	msr	tpidrro_el0, x10
    3000b788:	a948380d 	ldp	x13, x14, [x0, #128]
    3000b78c:	d518740d 	msr	par_el1, x13
    3000b790:	d518600e 	msr	far_el1, x14
    3000b794:	a949400f 	ldp	x15, x16, [x0, #144]
    3000b798:	d518510f 	msr	afsr0_el1, x15
    3000b79c:	d5185130 	msr	afsr1_el1, x16
    3000b7a0:	a94a2411 	ldp	x17, x9, [x0, #160]
    3000b7a4:	d518d031 	msr	contextidr_el1, x17
    3000b7a8:	d518c009 	msr	vbar_el1, x9
    3000b7ac:	f940580a 	ldr	x10, [x0, #176]
    3000b7b0:	d51b9c0a 	msr	pmcr_el0, x10
    3000b7b4:	a94c300b 	ldp	x11, x12, [x0, #192]
    3000b7b8:	d51c432b 	msr	spsr_abt, x11
    3000b7bc:	d51c434c 	msr	spsr_und, x12
    3000b7c0:	a94d380d 	ldp	x13, x14, [x0, #208]
    3000b7c4:	d51c430d 	msr	spsr_irq, x13
    3000b7c8:	d51c436e 	msr	spsr_fiq, x14
    3000b7cc:	a94e400f 	ldp	x15, x16, [x0, #224]
    3000b7d0:	d51c300f 	msr	dacr32_el2, x15
    3000b7d4:	d51c5030 	msr	ifsr32_el2, x16
    3000b7d8:	f9407811 	ldr	x17, [x0, #240]
    3000b7dc:	d51c5311 	msr	fpexc32_el2, x17
    3000b7e0:	d65f03c0 	ret

000000003000b7e4 <save_gp_registers>:
    3000b7e4:	a90007e0 	stp	x0, x1, [sp]
    3000b7e8:	a9010fe2 	stp	x2, x3, [sp, #16]
    3000b7ec:	a90217e4 	stp	x4, x5, [sp, #32]
    3000b7f0:	a9031fe6 	stp	x6, x7, [sp, #48]
    3000b7f4:	a90427e8 	stp	x8, x9, [sp, #64]
    3000b7f8:	a9052fea 	stp	x10, x11, [sp, #80]
    3000b7fc:	a90637ec 	stp	x12, x13, [sp, #96]
    3000b800:	a9073fee 	stp	x14, x15, [sp, #112]
    3000b804:	a90847f0 	stp	x16, x17, [sp, #128]
    3000b808:	a9094ff2 	stp	x18, x19, [sp, #144]
    3000b80c:	a90a57f4 	stp	x20, x21, [sp, #160]
    3000b810:	a90b5ff6 	stp	x22, x23, [sp, #176]
    3000b814:	a90c67f8 	stp	x24, x25, [sp, #192]
    3000b818:	a90d6ffa 	stp	x26, x27, [sp, #208]
    3000b81c:	a90e77fc 	stp	x28, x29, [sp, #224]
    3000b820:	d5384112 	mrs	x18, sp_el0
    3000b824:	f9007ff2 	str	x18, [sp, #248]
    3000b828:	d65f03c0 	ret

000000003000b82c <restore_gp_registers>:
    3000b82c:	a94007e0 	ldp	x0, x1, [sp]
    3000b830:	a9410fe2 	ldp	x2, x3, [sp, #16]
    3000b834:	a94217e4 	ldp	x4, x5, [sp, #32]
    3000b838:	a9431fe6 	ldp	x6, x7, [sp, #48]
    3000b83c:	a94427e8 	ldp	x8, x9, [sp, #64]
    3000b840:	a9452fea 	ldp	x10, x11, [sp, #80]
    3000b844:	a94637ec 	ldp	x12, x13, [sp, #96]
    3000b848:	a9473fee 	ldp	x14, x15, [sp, #112]
    3000b84c:	a94847f0 	ldp	x16, x17, [sp, #128]
    3000b850:	a9494ff2 	ldp	x18, x19, [sp, #144]
    3000b854:	a94a57f4 	ldp	x20, x21, [sp, #160]
    3000b858:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    3000b85c:	a94c67f8 	ldp	x24, x25, [sp, #192]
    3000b860:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    3000b864:	f9407ffc 	ldr	x28, [sp, #248]
    3000b868:	d518411c 	msr	sp_el0, x28
    3000b86c:	a94e77fc 	ldp	x28, x29, [sp, #224]
    3000b870:	d65f03c0 	ret

000000003000b874 <restore_gp_registers_eret>:
    3000b874:	97ffffee 	bl	3000b82c <restore_gp_registers>
    3000b878:	f9407bfe 	ldr	x30, [sp, #240]
    3000b87c:	d69f03e0 	eret
    3000b880:	d503379f 	dsb	nsh
    3000b884:	d5033fdf 	isb

000000003000b888 <el3_exit>:
    3000b888:	910003f1 	mov	x17, sp
    3000b88c:	d50041bf 	msr	spsel, #0x1
    3000b890:	f90087f1 	str	x17, [sp, #264]
    3000b894:	f94083f2 	ldr	x18, [sp, #256]
    3000b898:	a95147f0 	ldp	x16, x17, [sp, #272]
    3000b89c:	d51e1112 	msr	scr_el3, x18
    3000b8a0:	d51e4010 	msr	spsr_el3, x16
    3000b8a4:	d51e4031 	msr	elr_el3, x17
    3000b8a8:	17fffff3 	b	3000b874 <restore_gp_registers_eret>

000000003000b8ac <trusty_context_switch_helper>:
    3000b8ac:	a9bf7fe8 	stp	x8, xzr, [sp, #-16]!
    3000b8b0:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    3000b8b4:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    3000b8b8:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    3000b8bc:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    3000b8c0:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    3000b8c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3000b8c8:	910003e9 	mov	x9, sp
    3000b8cc:	f940000a 	ldr	x10, [x0]
    3000b8d0:	9100015f 	mov	sp, x10
    3000b8d4:	f9000009 	str	x9, [x0]
    3000b8d8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3000b8dc:	a8c173fb 	ldp	x27, x28, [sp], #16
    3000b8e0:	a8c16bf9 	ldp	x25, x26, [sp], #16
    3000b8e4:	a8c163f7 	ldp	x23, x24, [sp], #16
    3000b8e8:	a8c15bf5 	ldp	x21, x22, [sp], #16
    3000b8ec:	a8c153f3 	ldp	x19, x20, [sp], #16
    3000b8f0:	a8c17fe8 	ldp	x8, xzr, [sp], #16
    3000b8f4:	f9400022 	ldr	x2, [x1]
    3000b8f8:	f9400423 	ldr	x3, [x1, #8]
    3000b8fc:	f9400824 	ldr	x4, [x1, #16]
    3000b900:	f9400c25 	ldr	x5, [x1, #24]
    3000b904:	f9401026 	ldr	x6, [x1, #32]
    3000b908:	f9401427 	ldr	x7, [x1, #40]
    3000b90c:	f940182a 	ldr	x10, [x1, #48]
    3000b910:	f9401c2b 	ldr	x11, [x1, #56]
    3000b914:	a9000d02 	stp	x2, x3, [x8]
    3000b918:	a9011504 	stp	x4, x5, [x8, #16]
    3000b91c:	a9021d06 	stp	x6, x7, [x8, #32]
    3000b920:	a9032d0a 	stp	x10, x11, [x8, #48]
    3000b924:	d65f03c0 	ret

000000003000b928 <trusty_init_context_stack>:
    3000b928:	a9bf7c28 	stp	x8, xzr, [x1, #-16]!
    3000b92c:	a9bf7c3f 	stp	xzr, xzr, [x1, #-16]!
    3000b930:	a9bf7c3f 	stp	xzr, xzr, [x1, #-16]!
    3000b934:	a9bf7c3f 	stp	xzr, xzr, [x1, #-16]!
    3000b938:	a9bf7c3f 	stp	xzr, xzr, [x1, #-16]!
    3000b93c:	a9bf7c3f 	stp	xzr, xzr, [x1, #-16]!
    3000b940:	10fffa49 	adr	x9, 3000b888 <el3_exit>
    3000b944:	a9bf243f 	stp	xzr, x9, [x1, #-16]!
    3000b948:	f9000001 	str	x1, [x0]
    3000b94c:	d65f03c0 	ret

000000003000b950 <asm_assert>:
    3000b950:	aa0003e5 	mov	x5, x0
    3000b954:	aa0103e6 	mov	x6, x1
    3000b958:	97fff3eb 	bl	30008904 <plat_crash_console_init>
    3000b95c:	b4000260 	cbz	x0, 3000b9a8 <_assert_loop>
    3000b960:	3002a524 	adr	x4, 30010e05 <assert_msg1>
    3000b964:	94000012 	bl	3000b9ac <asm_print_str>
    3000b968:	aa0503e4 	mov	x4, x5
    3000b96c:	94000010 	bl	3000b9ac <asm_print_str>
    3000b970:	7002a504 	adr	x4, 30010e13 <assert_msg2>
    3000b974:	9400000e 	bl	3000b9ac <asm_print_str>
    3000b978:	f270bcdf 	tst	x6, #0xffffffffffff0000
    3000b97c:	54000161 	b.ne	3000b9a8 <_assert_loop>  // b.any
    3000b980:	aa0603e4 	mov	x4, x6
    3000b984:	d2800146 	mov	x6, #0xa                   	// #10
    3000b988:	d284e205 	mov	x5, #0x2710                	// #10000

000000003000b98c <dec_print_loop>:
    3000b98c:	9ac50880 	udiv	x0, x4, x5
    3000b990:	9b059004 	msub	x4, x0, x5, x4
    3000b994:	9100c000 	add	x0, x0, #0x30
    3000b998:	97fff3e1 	bl	3000891c <plat_crash_console_putc>
    3000b99c:	9ac608a5 	udiv	x5, x5, x6
    3000b9a0:	b5ffff65 	cbnz	x5, 3000b98c <dec_print_loop>
    3000b9a4:	940000e4 	bl	3000bd34 <plat_crash_console_flush>

000000003000b9a8 <_assert_loop>:
    3000b9a8:	940000e5 	bl	3000bd3c <plat_panic_handler>

000000003000b9ac <asm_print_str>:
    3000b9ac:	aa1e03e3 	mov	x3, x30
    3000b9b0:	38401480 	ldrb	w0, [x4], #1
    3000b9b4:	b4000060 	cbz	x0, 3000b9c0 <asm_print_str+0x14>
    3000b9b8:	97fff3d9 	bl	3000891c <plat_crash_console_putc>
    3000b9bc:	17fffffd 	b	3000b9b0 <asm_print_str+0x4>
    3000b9c0:	d65f0060 	ret	x3

000000003000b9c4 <asm_print_hex>:
    3000b9c4:	aa1e03e3 	mov	x3, x30
    3000b9c8:	d2800805 	mov	x5, #0x40                  	// #64
    3000b9cc:	d10010a5 	sub	x5, x5, #0x4
    3000b9d0:	9ac52480 	lsr	x0, x4, x5
    3000b9d4:	92400c00 	and	x0, x0, #0xf
    3000b9d8:	f100281f 	cmp	x0, #0xa
    3000b9dc:	54000043 	b.cc	3000b9e4 <asm_print_hex+0x20>  // b.lo, b.ul, b.last
    3000b9e0:	91009c00 	add	x0, x0, #0x27
    3000b9e4:	9100c000 	add	x0, x0, #0x30
    3000b9e8:	97fff3cd 	bl	3000891c <plat_crash_console_putc>
    3000b9ec:	b5ffff05 	cbnz	x5, 3000b9cc <asm_print_hex+0x8>
    3000b9f0:	d65f0060 	ret	x3

000000003000b9f4 <do_panic>:
    3000b9f4:	f81f0fe0 	str	x0, [sp, #-16]!
    3000b9f8:	d5384240 	mrs	x0, currentel
    3000b9fc:	d3420c00 	ubfx	x0, x0, #2, #2
    3000ba00:	f1000c1f 	cmp	x0, #0x3
    3000ba04:	f84107e0 	ldr	x0, [sp], #16
    3000ba08:	54ffc320 	b.eq	3000b26c <el3_panic>  // b.none

000000003000ba0c <panic_common>:
    3000ba0c:	aa1e03e6 	mov	x6, x30
    3000ba10:	97fff3bd 	bl	30008904 <plat_crash_console_init>
    3000ba14:	b40000e0 	cbz	x0, 3000ba30 <_panic_handler>
    3000ba18:	5002a004 	adr	x4, 30010e1a <panic_msg>
    3000ba1c:	97ffffe4 	bl	3000b9ac <asm_print_str>
    3000ba20:	aa0603e4 	mov	x4, x6
    3000ba24:	d1001084 	sub	x4, x4, #0x4
    3000ba28:	97ffffe7 	bl	3000b9c4 <asm_print_hex>
    3000ba2c:	940000c2 	bl	3000bd34 <plat_crash_console_flush>

000000003000ba30 <_panic_handler>:
    3000ba30:	aa0603fe 	mov	x30, x6
    3000ba34:	140000c2 	b	3000bd3c <plat_panic_handler>

000000003000ba38 <flush_dcache_range>:
    3000ba38:	d53b0023 	mrs	x3, ctr_el0
    3000ba3c:	d3504c63 	ubfx	x3, x3, #16, #4
    3000ba40:	d2800082 	mov	x2, #0x4                   	// #4
    3000ba44:	9ac32042 	lsl	x2, x2, x3
    3000ba48:	8b010001 	add	x1, x0, x1
    3000ba4c:	d1000443 	sub	x3, x2, #0x1
    3000ba50:	8a230000 	bic	x0, x0, x3

000000003000ba54 <loop_civac>:
    3000ba54:	d50b7e20 	dc	civac, x0
    3000ba58:	8b020000 	add	x0, x0, x2
    3000ba5c:	eb01001f 	cmp	x0, x1
    3000ba60:	54ffffa3 	b.cc	3000ba54 <loop_civac>  // b.lo, b.ul, b.last
    3000ba64:	d5033f9f 	dsb	sy
    3000ba68:	d65f03c0 	ret

000000003000ba6c <clean_dcache_range>:
    3000ba6c:	d53b0023 	mrs	x3, ctr_el0
    3000ba70:	d3504c63 	ubfx	x3, x3, #16, #4
    3000ba74:	d2800082 	mov	x2, #0x4                   	// #4
    3000ba78:	9ac32042 	lsl	x2, x2, x3
    3000ba7c:	8b010001 	add	x1, x0, x1
    3000ba80:	d1000443 	sub	x3, x2, #0x1
    3000ba84:	8a230000 	bic	x0, x0, x3

000000003000ba88 <loop_cvac>:
    3000ba88:	d50b7a20 	dc	cvac, x0
    3000ba8c:	8b020000 	add	x0, x0, x2
    3000ba90:	eb01001f 	cmp	x0, x1
    3000ba94:	54ffffa3 	b.cc	3000ba88 <loop_cvac>  // b.lo, b.ul, b.last
    3000ba98:	d5033f9f 	dsb	sy
    3000ba9c:	d65f03c0 	ret

000000003000baa0 <inv_dcache_range>:
    3000baa0:	d53b0023 	mrs	x3, ctr_el0
    3000baa4:	d3504c63 	ubfx	x3, x3, #16, #4
    3000baa8:	d2800082 	mov	x2, #0x4                   	// #4
    3000baac:	9ac32042 	lsl	x2, x2, x3
    3000bab0:	8b010001 	add	x1, x0, x1
    3000bab4:	d1000443 	sub	x3, x2, #0x1
    3000bab8:	8a230000 	bic	x0, x0, x3

000000003000babc <loop_ivac>:
    3000babc:	d5087620 	dc	ivac, x0
    3000bac0:	8b020000 	add	x0, x0, x2
    3000bac4:	eb01001f 	cmp	x0, x1
    3000bac8:	54ffffa3 	b.cc	3000babc <loop_ivac>  // b.lo, b.ul, b.last
    3000bacc:	d5033f9f 	dsb	sy
    3000bad0:	d65f03c0 	ret

000000003000bad4 <do_dcsw_op>:
    3000bad4:	b40003c3 	cbz	x3, 3000bb4c <exit>
    3000bad8:	100003ce 	adr	x14, 3000bb50 <dcsw_loop_table>
    3000badc:	8b0015ce 	add	x14, x14, x0, lsl #5
    3000bae0:	aa0903e0 	mov	x0, x9
    3000bae4:	52800028 	mov	w8, #0x1                   	// #1

000000003000bae8 <loop1>:
    3000bae8:	8b4a0542 	add	x2, x10, x10, lsr #1
    3000baec:	9ac22401 	lsr	x1, x0, x2
    3000baf0:	92400821 	and	x1, x1, #0x7
    3000baf4:	f100083f 	cmp	x1, #0x2
    3000baf8:	540001e3 	b.cc	3000bb34 <level_done>  // b.lo, b.ul, b.last
    3000bafc:	d51a000a 	msr	csselr_el1, x10
    3000bb00:	d5033fdf 	isb
    3000bb04:	d5390001 	mrs	x1, ccsidr_el1
    3000bb08:	92400822 	and	x2, x1, #0x7
    3000bb0c:	91001042 	add	x2, x2, #0x4
    3000bb10:	d3433024 	ubfx	x4, x1, #3, #10
    3000bb14:	5ac01085 	clz	w5, w4
    3000bb18:	1ac52089 	lsl	w9, w4, w5
    3000bb1c:	1ac52110 	lsl	w16, w8, w5
    3000bb20:	2a090149 	orr	w9, w10, w9
    3000bb24:	530d6c26 	ubfx	w6, w1, #13, #15
    3000bb28:	1ac22111 	lsl	w17, w8, w2
    3000bb2c:	d5033f9f 	dsb	sy
    3000bb30:	d61f01c0 	br	x14

000000003000bb34 <level_done>:
    3000bb34:	9100094a 	add	x10, x10, #0x2
    3000bb38:	eb0a007f 	cmp	x3, x10
    3000bb3c:	54fffd68 	b.hi	3000bae8 <loop1>  // b.pmore
    3000bb40:	d51a001f 	msr	csselr_el1, xzr
    3000bb44:	d5033f9f 	dsb	sy
    3000bb48:	d5033fdf 	isb

000000003000bb4c <exit>:
    3000bb4c:	d65f03c0 	ret

000000003000bb50 <dcsw_loop_table>:
    3000bb50:	1ac220c7 	lsl	w7, w6, w2

000000003000bb54 <loop3_isw>:
    3000bb54:	2a07012b 	orr	w11, w9, w7
    3000bb58:	d508764b 	dc	isw, x11
    3000bb5c:	6b1100e7 	subs	w7, w7, w17
    3000bb60:	54ffffa2 	b.cs	3000bb54 <loop3_isw>  // b.hs, b.nlast
    3000bb64:	eb100129 	subs	x9, x9, x16
    3000bb68:	54ffff42 	b.cs	3000bb50 <dcsw_loop_table>  // b.hs, b.nlast
    3000bb6c:	17fffff2 	b	3000bb34 <level_done>

000000003000bb70 <loop2_cisw>:
    3000bb70:	1ac220c7 	lsl	w7, w6, w2

000000003000bb74 <loop3_cisw>:
    3000bb74:	2a07012b 	orr	w11, w9, w7
    3000bb78:	d5087e4b 	dc	cisw, x11
    3000bb7c:	6b1100e7 	subs	w7, w7, w17
    3000bb80:	54ffffa2 	b.cs	3000bb74 <loop3_cisw>  // b.hs, b.nlast
    3000bb84:	eb100129 	subs	x9, x9, x16
    3000bb88:	54ffff42 	b.cs	3000bb70 <loop2_cisw>  // b.hs, b.nlast
    3000bb8c:	17ffffea 	b	3000bb34 <level_done>

000000003000bb90 <loop2_csw>:
    3000bb90:	1ac220c7 	lsl	w7, w6, w2

000000003000bb94 <loop3_csw>:
    3000bb94:	2a07012b 	orr	w11, w9, w7
    3000bb98:	d5087a4b 	dc	csw, x11
    3000bb9c:	6b1100e7 	subs	w7, w7, w17
    3000bba0:	54ffffa2 	b.cs	3000bb94 <loop3_csw>  // b.hs, b.nlast
    3000bba4:	eb100129 	subs	x9, x9, x16
    3000bba8:	54ffff42 	b.cs	3000bb90 <loop2_csw>  // b.hs, b.nlast
    3000bbac:	17ffffe2 	b	3000bb34 <level_done>

000000003000bbb0 <dcsw_op_level1>:
    3000bbb0:	d5390029 	mrs	x9, clidr_el1
    3000bbb4:	d2800043 	mov	x3, #0x2                   	// #2
    3000bbb8:	d100086a 	sub	x10, x3, #0x2
    3000bbbc:	17ffffc6 	b	3000bad4 <do_dcsw_op>

000000003000bbc0 <dcsw_op_level2>:
    3000bbc0:	d5390029 	mrs	x9, clidr_el1
    3000bbc4:	d2800083 	mov	x3, #0x4                   	// #4
    3000bbc8:	d100086a 	sub	x10, x3, #0x2
    3000bbcc:	17ffffc2 	b	3000bad4 <do_dcsw_op>

000000003000bbd0 <zeromem>:
    3000bbd0:	8b010002 	add	x2, x0, x1
    3000bbd4:	1400003b 	b	3000bcc0 <zero_normalmem+0xe8>

000000003000bbd8 <zero_normalmem>:
    3000bbd8:	d53e1004 	mrs	x4, sctlr_el3
    3000bbdc:	f240009f 	tst	x4, #0x1
    3000bbe0:	54000081 	b.ne	3000bbf0 <zero_normalmem+0x18>  // b.any
    3000bbe4:	70029220 	adr	x0, 30010e2b <panic_msg+0x11>
    3000bbe8:	d28019c1 	mov	x1, #0xce                  	// #206
    3000bbec:	17ffff59 	b	3000b950 <asm_assert>
    3000bbf0:	8b010002 	add	x2, x0, x1
    3000bbf4:	d53b00e3 	mrs	x3, dczid_el0
    3000bbf8:	d3400c63 	ubfx	x3, x3, #0, #4
    3000bbfc:	d2800085 	mov	x5, #0x4                   	// #4
    3000bc00:	9ac320a3 	lsl	x3, x5, x3
    3000bc04:	f100407f 	cmp	x3, #0x10
    3000bc08:	54000082 	b.cs	3000bc18 <zero_normalmem+0x40>  // b.hs, b.nlast
    3000bc0c:	700290e0 	adr	x0, 30010e2b <panic_msg+0x11>
    3000bc10:	d2801d01 	mov	x1, #0xe8                  	// #232
    3000bc14:	17ffff4f 	b	3000b950 <asm_assert>
    3000bc18:	eb03003f 	cmp	x1, x3
    3000bc1c:	54000523 	b.cc	3000bcc0 <zero_normalmem+0xe8>  // b.lo, b.ul, b.last
    3000bc20:	d1000461 	sub	x1, x3, #0x1
    3000bc24:	ea01001f 	tst	x0, x1
    3000bc28:	54000260 	b.eq	3000bc74 <zero_normalmem+0x9c>  // b.none
    3000bc2c:	aa010004 	orr	x4, x0, x1
    3000bc30:	91000484 	add	x4, x4, #0x1
    3000bc34:	b4000464 	cbz	x4, 3000bcc0 <zero_normalmem+0xe8>
    3000bc38:	eb02009f 	cmp	x4, x2
    3000bc3c:	54000428 	b.hi	3000bcc0 <zero_normalmem+0xe8>  // b.pmore
    3000bc40:	f2400c1f 	tst	x0, #0xf
    3000bc44:	540000e0 	b.eq	3000bc60 <zero_normalmem+0x88>  // b.none
    3000bc48:	b2400c05 	orr	x5, x0, #0xf
    3000bc4c:	910004a5 	add	x5, x5, #0x1
    3000bc50:	b4000385 	cbz	x5, 3000bcc0 <zero_normalmem+0xe8>
    3000bc54:	3800141f 	strb	wzr, [x0], #1
    3000bc58:	eb05001f 	cmp	x0, x5
    3000bc5c:	54ffffc1 	b.ne	3000bc54 <zero_normalmem+0x7c>  // b.any
    3000bc60:	eb04001f 	cmp	x0, x4
    3000bc64:	54000082 	b.cs	3000bc74 <zero_normalmem+0x9c>  // b.hs, b.nlast
    3000bc68:	a8817c1f 	stp	xzr, xzr, [x0], #16
    3000bc6c:	eb04001f 	cmp	x0, x4
    3000bc70:	54ffffc3 	b.cc	3000bc68 <zero_normalmem+0x90>  // b.lo, b.ul, b.last
    3000bc74:	8a210044 	bic	x4, x2, x1
    3000bc78:	eb04001f 	cmp	x0, x4
    3000bc7c:	540000a2 	b.cs	3000bc90 <zero_normalmem+0xb8>  // b.hs, b.nlast
    3000bc80:	d50b7420 	dc	zva, x0
    3000bc84:	8b030000 	add	x0, x0, x3
    3000bc88:	eb04001f 	cmp	x0, x4
    3000bc8c:	54ffffa3 	b.cc	3000bc80 <zero_normalmem+0xa8>  // b.lo, b.ul, b.last
    3000bc90:	927cec44 	and	x4, x2, #0xfffffffffffffff0
    3000bc94:	eb04001f 	cmp	x0, x4
    3000bc98:	54000082 	b.cs	3000bca8 <zero_normalmem+0xd0>  // b.hs, b.nlast
    3000bc9c:	a8817c1f 	stp	xzr, xzr, [x0], #16
    3000bca0:	eb04001f 	cmp	x0, x4
    3000bca4:	54ffffc3 	b.cc	3000bc9c <zero_normalmem+0xc4>  // b.lo, b.ul, b.last
    3000bca8:	eb02001f 	cmp	x0, x2
    3000bcac:	54000080 	b.eq	3000bcbc <zero_normalmem+0xe4>  // b.none
    3000bcb0:	3800141f 	strb	wzr, [x0], #1
    3000bcb4:	eb02001f 	cmp	x0, x2
    3000bcb8:	54ffffc1 	b.ne	3000bcb0 <zero_normalmem+0xd8>  // b.any
    3000bcbc:	d65f03c0 	ret
    3000bcc0:	f2400c1f 	tst	x0, #0xf
    3000bcc4:	54fffe60 	b.eq	3000bc90 <zero_normalmem+0xb8>  // b.none
    3000bcc8:	b2400c04 	orr	x4, x0, #0xf
    3000bccc:	91000484 	add	x4, x4, #0x1
    3000bcd0:	b4fffec4 	cbz	x4, 3000bca8 <zero_normalmem+0xd0>
    3000bcd4:	eb02009f 	cmp	x4, x2
    3000bcd8:	54fffe82 	b.cs	3000bca8 <zero_normalmem+0xd0>  // b.hs, b.nlast
    3000bcdc:	3800141f 	strb	wzr, [x0], #1
    3000bce0:	eb04001f 	cmp	x0, x4
    3000bce4:	54ffffc1 	b.ne	3000bcdc <zero_normalmem+0x104>  // b.any
    3000bce8:	17ffffea 	b	3000bc90 <zero_normalmem+0xb8>

000000003000bcec <memcpy16>:
    3000bcec:	aa010003 	orr	x3, x0, x1
    3000bcf0:	f2400c7f 	tst	x3, #0xf
    3000bcf4:	54000080 	b.eq	3000bd04 <m_loop16>  // b.none
    3000bcf8:	70028980 	adr	x0, 30010e2b <panic_msg+0x11>
    3000bcfc:	d2803541 	mov	x1, #0x1aa                 	// #426
    3000bd00:	17ffff14 	b	3000b950 <asm_assert>

000000003000bd04 <m_loop16>:
    3000bd04:	f100405f 	cmp	x2, #0x10
    3000bd08:	540000a3 	b.cc	3000bd1c <m_loop1>  // b.lo, b.ul, b.last
    3000bd0c:	a8c11023 	ldp	x3, x4, [x1], #16
    3000bd10:	a8811003 	stp	x3, x4, [x0], #16
    3000bd14:	d1004042 	sub	x2, x2, #0x10
    3000bd18:	17fffffb 	b	3000bd04 <m_loop16>

000000003000bd1c <m_loop1>:
    3000bd1c:	b40000a2 	cbz	x2, 3000bd30 <m_end>
    3000bd20:	38401423 	ldrb	w3, [x1], #1
    3000bd24:	38001403 	strb	w3, [x0], #1
    3000bd28:	f1000442 	subs	x2, x2, #0x1
    3000bd2c:	54ffff81 	b.ne	3000bd1c <m_loop1>  // b.any

000000003000bd30 <m_end>:
    3000bd30:	d65f03c0 	ret

000000003000bd34 <plat_crash_console_flush>:
    3000bd34:	d65f03c0 	ret

000000003000bd38 <plat_disable_acp>:
    3000bd38:	d65f03c0 	ret

000000003000bd3c <plat_panic_handler>:
    3000bd3c:	d503207f 	wfi
    3000bd40:	17ffffff 	b	3000bd3c <plat_panic_handler>
	...

000000003000c000 <workaround_bpflush_sync_exception_sp_el0>:
    3000c000:	14000200 	b	3000c800 <sync_exception_sp_el0>
	...

000000003000c080 <workaround_bpflush_irq_sp_el0>:
    3000c080:	14000200 	b	3000c880 <irq_sp_el0>
	...

000000003000c100 <workaround_bpflush_fiq_sp_el0>:
    3000c100:	14000200 	b	3000c900 <fiq_sp_el0>
	...

000000003000c180 <workaround_bpflush_serror_sp_el0>:
    3000c180:	14000200 	b	3000c980 <serror_sp_el0>
	...

000000003000c200 <workaround_bpflush_sync_exception_sp_elx>:
    3000c200:	14000200 	b	3000ca00 <sync_exception_sp_elx>
	...

000000003000c280 <workaround_bpflush_irq_sp_elx>:
    3000c280:	14000200 	b	3000ca80 <irq_sp_elx>
	...

000000003000c300 <workaround_bpflush_fiq_sp_elx>:
    3000c300:	14000200 	b	3000cb00 <fiq_sp_elx>
	...

000000003000c380 <workaround_bpflush_serror_sp_elx>:
    3000c380:	14000200 	b	3000cb80 <serror_sp_elx>
	...

000000003000c400 <workaround_bpflush_sync_exception_aarch64>:
    3000c400:	a90007e0 	stp	x0, x1, [sp]
    3000c404:	d2800020 	mov	x0, #0x1                   	// #1
    3000c408:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c40c:	d5033fdf 	isb
    3000c410:	a94007e0 	ldp	x0, x1, [sp]
    3000c414:	140001fb 	b	3000cc00 <sync_exception_aarch64>
	...

000000003000c480 <workaround_bpflush_irq_aarch64>:
    3000c480:	a90007e0 	stp	x0, x1, [sp]
    3000c484:	d2800020 	mov	x0, #0x1                   	// #1
    3000c488:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c48c:	d5033fdf 	isb
    3000c490:	a94007e0 	ldp	x0, x1, [sp]
    3000c494:	140001fb 	b	3000cc80 <irq_aarch64>
	...

000000003000c500 <workaround_bpflush_fiq_aarch64>:
    3000c500:	a90007e0 	stp	x0, x1, [sp]
    3000c504:	d2800020 	mov	x0, #0x1                   	// #1
    3000c508:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c50c:	d5033fdf 	isb
    3000c510:	a94007e0 	ldp	x0, x1, [sp]
    3000c514:	140001fb 	b	3000cd00 <fiq_aarch64>
	...

000000003000c580 <workaround_bpflush_serror_aarch64>:
    3000c580:	a90007e0 	stp	x0, x1, [sp]
    3000c584:	d2800020 	mov	x0, #0x1                   	// #1
    3000c588:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c58c:	d5033fdf 	isb
    3000c590:	a94007e0 	ldp	x0, x1, [sp]
    3000c594:	140001fb 	b	3000cd80 <serror_aarch64>
	...

000000003000c600 <workaround_bpflush_sync_exception_aarch32>:
    3000c600:	a90007e0 	stp	x0, x1, [sp]
    3000c604:	d2800020 	mov	x0, #0x1                   	// #1
    3000c608:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c60c:	d5033fdf 	isb
    3000c610:	a94007e0 	ldp	x0, x1, [sp]
    3000c614:	140001fb 	b	3000ce00 <sync_exception_aarch32>
	...

000000003000c680 <workaround_bpflush_irq_aarch32>:
    3000c680:	a90007e0 	stp	x0, x1, [sp]
    3000c684:	d2800020 	mov	x0, #0x1                   	// #1
    3000c688:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c68c:	d5033fdf 	isb
    3000c690:	a94007e0 	ldp	x0, x1, [sp]
    3000c694:	140001fb 	b	3000ce80 <irq_aarch32>
	...

000000003000c700 <workaround_bpflush_fiq_aarch32>:
    3000c700:	a90007e0 	stp	x0, x1, [sp]
    3000c704:	d2800020 	mov	x0, #0x1                   	// #1
    3000c708:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c70c:	d5033fdf 	isb
    3000c710:	a94007e0 	ldp	x0, x1, [sp]
    3000c714:	140001fb 	b	3000cf00 <fiq_aarch32>
	...

000000003000c780 <workaround_bpflush_serror_aarch32>:
    3000c780:	a90007e0 	stp	x0, x1, [sp]
    3000c784:	d2800020 	mov	x0, #0x1                   	// #1
    3000c788:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    3000c78c:	d5033fdf 	isb
    3000c790:	a94007e0 	ldp	x0, x1, [sp]
    3000c794:	140001fb 	b	3000cf80 <serror_aarch32>
	...

000000003000c800 <sync_exception_sp_el0>:
    3000c800:	17fffa87 	b	3000b21c <report_unhandled_exception>
	...

000000003000c880 <irq_sp_el0>:
    3000c880:	17fffa71 	b	3000b244 <report_unhandled_interrupt>
	...

000000003000c900 <fiq_sp_el0>:
    3000c900:	17fffa51 	b	3000b244 <report_unhandled_interrupt>
	...

000000003000c980 <serror_sp_el0>:
    3000c980:	17fffa27 	b	3000b21c <report_unhandled_exception>
	...

000000003000ca00 <sync_exception_sp_elx>:
    3000ca00:	17fffa07 	b	3000b21c <report_unhandled_exception>
	...

000000003000ca80 <irq_sp_elx>:
    3000ca80:	17fff9f1 	b	3000b244 <report_unhandled_interrupt>
	...

000000003000cb00 <fiq_sp_elx>:
    3000cb00:	17fff9d1 	b	3000b244 <report_unhandled_interrupt>
	...

000000003000cb80 <serror_sp_elx>:
    3000cb80:	17fff9a7 	b	3000b21c <report_unhandled_exception>
	...

000000003000cc00 <sync_exception_aarch64>:
    3000cc00:	d50344ff 	msr	daifclr, #0x4
    3000cc04:	f9007bfe 	str	x30, [sp, #240]
    3000cc08:	d53e521e 	mrs	x30, esr_el3
    3000cc0c:	d35a7fde 	ubfx	x30, x30, #26, #6
    3000cc10:	f1004fdf 	cmp	x30, #0x13
    3000cc14:	54ff28a0 	b.eq	3000b128 <smc_handler>  // b.none
    3000cc18:	f1005fdf 	cmp	x30, #0x17
    3000cc1c:	54ff2880 	b.eq	3000b12c <smc_handler64>  // b.none
    3000cc20:	f9407bfe 	ldr	x30, [sp, #240]
    3000cc24:	17fff97e 	b	3000b21c <report_unhandled_exception>
	...

000000003000cc80 <irq_aarch64>:
    3000cc80:	d50344ff 	msr	daifclr, #0x4
    3000cc84:	f9007bfe 	str	x30, [sp, #240]
    3000cc88:	97fffad7 	bl	3000b7e4 <save_gp_registers>
    3000cc8c:	d53e4000 	mrs	x0, spsr_el3
    3000cc90:	d53e4021 	mrs	x1, elr_el3
    3000cc94:	a91107e0 	stp	x0, x1, [sp, #272]
    3000cc98:	f94087e2 	ldr	x2, [sp, #264]
    3000cc9c:	910003f4 	mov	x20, sp
    3000cca0:	d50040bf 	msr	spsel, #0x0
    3000cca4:	9100005f 	mov	sp, x2
    3000cca8:	97ffd38a 	bl	30001ad0 <plat_ic_get_pending_interrupt_type>
    3000ccac:	f1000c1f 	cmp	x0, #0x3
    3000ccb0:	54000140 	b.eq	3000ccd8 <interrupt_exit_irq_aarch64>  // b.none
    3000ccb4:	97ffde8b 	bl	300046e0 <get_interrupt_type_handler>
    3000ccb8:	b4000100 	cbz	x0, 3000ccd8 <interrupt_exit_irq_aarch64>
    3000ccbc:	aa0003f5 	mov	x21, x0
    3000ccc0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    3000ccc4:	d53e1102 	mrs	x2, scr_el3
    3000ccc8:	d3400041 	ubfx	x1, x2, #0, #1
    3000cccc:	aa1403e2 	mov	x2, x20
    3000ccd0:	aa1f03e3 	mov	x3, xzr
    3000ccd4:	d63f02a0 	blr	x21

000000003000ccd8 <interrupt_exit_irq_aarch64>:
    3000ccd8:	17fffaec 	b	3000b888 <el3_exit>
	...

000000003000cd00 <fiq_aarch64>:
    3000cd00:	d50344ff 	msr	daifclr, #0x4
    3000cd04:	f9007bfe 	str	x30, [sp, #240]
    3000cd08:	97fffab7 	bl	3000b7e4 <save_gp_registers>
    3000cd0c:	d53e4000 	mrs	x0, spsr_el3
    3000cd10:	d53e4021 	mrs	x1, elr_el3
    3000cd14:	a91107e0 	stp	x0, x1, [sp, #272]
    3000cd18:	f94087e2 	ldr	x2, [sp, #264]
    3000cd1c:	910003f4 	mov	x20, sp
    3000cd20:	d50040bf 	msr	spsel, #0x0
    3000cd24:	9100005f 	mov	sp, x2
    3000cd28:	97ffd36a 	bl	30001ad0 <plat_ic_get_pending_interrupt_type>
    3000cd2c:	f1000c1f 	cmp	x0, #0x3
    3000cd30:	54000140 	b.eq	3000cd58 <interrupt_exit_fiq_aarch64>  // b.none
    3000cd34:	97ffde6b 	bl	300046e0 <get_interrupt_type_handler>
    3000cd38:	b4000100 	cbz	x0, 3000cd58 <interrupt_exit_fiq_aarch64>
    3000cd3c:	aa0003f5 	mov	x21, x0
    3000cd40:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    3000cd44:	d53e1102 	mrs	x2, scr_el3
    3000cd48:	d3400041 	ubfx	x1, x2, #0, #1
    3000cd4c:	aa1403e2 	mov	x2, x20
    3000cd50:	aa1f03e3 	mov	x3, xzr
    3000cd54:	d63f02a0 	blr	x21

000000003000cd58 <interrupt_exit_fiq_aarch64>:
    3000cd58:	17fffacc 	b	3000b888 <el3_exit>
	...

000000003000cd80 <serror_aarch64>:
    3000cd80:	17fff927 	b	3000b21c <report_unhandled_exception>
	...

000000003000ce00 <sync_exception_aarch32>:
    3000ce00:	d50344ff 	msr	daifclr, #0x4
    3000ce04:	f9007bfe 	str	x30, [sp, #240]
    3000ce08:	d53e521e 	mrs	x30, esr_el3
    3000ce0c:	d35a7fde 	ubfx	x30, x30, #26, #6
    3000ce10:	f1004fdf 	cmp	x30, #0x13
    3000ce14:	54ff18a0 	b.eq	3000b128 <smc_handler>  // b.none
    3000ce18:	f1005fdf 	cmp	x30, #0x17
    3000ce1c:	54ff1880 	b.eq	3000b12c <smc_handler64>  // b.none
    3000ce20:	f9407bfe 	ldr	x30, [sp, #240]
    3000ce24:	17fff8fe 	b	3000b21c <report_unhandled_exception>
	...

000000003000ce80 <irq_aarch32>:
    3000ce80:	d50344ff 	msr	daifclr, #0x4
    3000ce84:	f9007bfe 	str	x30, [sp, #240]
    3000ce88:	97fffa57 	bl	3000b7e4 <save_gp_registers>
    3000ce8c:	d53e4000 	mrs	x0, spsr_el3
    3000ce90:	d53e4021 	mrs	x1, elr_el3
    3000ce94:	a91107e0 	stp	x0, x1, [sp, #272]
    3000ce98:	f94087e2 	ldr	x2, [sp, #264]
    3000ce9c:	910003f4 	mov	x20, sp
    3000cea0:	d50040bf 	msr	spsel, #0x0
    3000cea4:	9100005f 	mov	sp, x2
    3000cea8:	97ffd30a 	bl	30001ad0 <plat_ic_get_pending_interrupt_type>
    3000ceac:	f1000c1f 	cmp	x0, #0x3
    3000ceb0:	54000140 	b.eq	3000ced8 <interrupt_exit_irq_aarch32>  // b.none
    3000ceb4:	97ffde0b 	bl	300046e0 <get_interrupt_type_handler>
    3000ceb8:	b4000100 	cbz	x0, 3000ced8 <interrupt_exit_irq_aarch32>
    3000cebc:	aa0003f5 	mov	x21, x0
    3000cec0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    3000cec4:	d53e1102 	mrs	x2, scr_el3
    3000cec8:	d3400041 	ubfx	x1, x2, #0, #1
    3000cecc:	aa1403e2 	mov	x2, x20
    3000ced0:	aa1f03e3 	mov	x3, xzr
    3000ced4:	d63f02a0 	blr	x21

000000003000ced8 <interrupt_exit_irq_aarch32>:
    3000ced8:	17fffa6c 	b	3000b888 <el3_exit>
	...

000000003000cf00 <fiq_aarch32>:
    3000cf00:	d50344ff 	msr	daifclr, #0x4
    3000cf04:	f9007bfe 	str	x30, [sp, #240]
    3000cf08:	97fffa37 	bl	3000b7e4 <save_gp_registers>
    3000cf0c:	d53e4000 	mrs	x0, spsr_el3
    3000cf10:	d53e4021 	mrs	x1, elr_el3
    3000cf14:	a91107e0 	stp	x0, x1, [sp, #272]
    3000cf18:	f94087e2 	ldr	x2, [sp, #264]
    3000cf1c:	910003f4 	mov	x20, sp
    3000cf20:	d50040bf 	msr	spsel, #0x0
    3000cf24:	9100005f 	mov	sp, x2
    3000cf28:	97ffd2ea 	bl	30001ad0 <plat_ic_get_pending_interrupt_type>
    3000cf2c:	f1000c1f 	cmp	x0, #0x3
    3000cf30:	54000140 	b.eq	3000cf58 <interrupt_exit_fiq_aarch32>  // b.none
    3000cf34:	97ffddeb 	bl	300046e0 <get_interrupt_type_handler>
    3000cf38:	b4000100 	cbz	x0, 3000cf58 <interrupt_exit_fiq_aarch32>
    3000cf3c:	aa0003f5 	mov	x21, x0
    3000cf40:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    3000cf44:	d53e1102 	mrs	x2, scr_el3
    3000cf48:	d3400041 	ubfx	x1, x2, #0, #1
    3000cf4c:	aa1403e2 	mov	x2, x20
    3000cf50:	aa1f03e3 	mov	x3, xzr
    3000cf54:	d63f02a0 	blr	x21

000000003000cf58 <interrupt_exit_fiq_aarch32>:
    3000cf58:	17fffa4c 	b	3000b888 <el3_exit>
	...

000000003000cf80 <serror_aarch32>:
    3000cf80:	17fff8a7 	b	3000b21c <report_unhandled_exception>
	...

000000003000d000 <mmu_sync_exception_sp_el0>:
    3000d000:	17fffe00 	b	3000c800 <sync_exception_sp_el0>
	...

000000003000d080 <mmu_irq_sp_el0>:
    3000d080:	17fffe00 	b	3000c880 <irq_sp_el0>
	...

000000003000d100 <mmu_fiq_sp_el0>:
    3000d100:	17fffe00 	b	3000c900 <fiq_sp_el0>
	...

000000003000d180 <mmu_serror_sp_el0>:
    3000d180:	17fffe00 	b	3000c980 <serror_sp_el0>
	...

000000003000d200 <mmu_sync_exception_sp_elx>:
    3000d200:	17fffe00 	b	3000ca00 <sync_exception_sp_elx>
	...

000000003000d280 <mmu_irq_sp_elx>:
    3000d280:	17fffe00 	b	3000ca80 <irq_sp_elx>
	...

000000003000d300 <mmu_fiq_sp_elx>:
    3000d300:	17fffe00 	b	3000cb00 <fiq_sp_elx>
	...

000000003000d380 <mmu_serror_sp_elx>:
    3000d380:	17fffe00 	b	3000cb80 <serror_sp_elx>
	...

000000003000d400 <mmu_sync_exception_aarch64>:
    3000d400:	a90007e0 	stp	x0, x1, [sp]
    3000d404:	d53e1001 	mrs	x1, sctlr_el3
    3000d408:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d40c:	d51e1001 	msr	sctlr_el3, x1
    3000d410:	d5033fdf 	isb
    3000d414:	b2400021 	orr	x1, x1, #0x1
    3000d418:	d51e1001 	msr	sctlr_el3, x1
    3000d41c:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
    3000d420:	6b01001f 	cmp	w0, w1
    3000d424:	d53e5200 	mrs	x0, esr_el3
    3000d428:	52abc001 	mov	w1, #0x5e000000            	// #1577058304
    3000d42c:	7a410000 	ccmp	w0, w1, #0x0, eq  // eq = none
    3000d430:	54000081 	b.ne	3000d440 <mmu_sync_exception_aarch64+0x40>  // b.any
    3000d434:	d69f03e0 	eret
    3000d438:	d503379f 	dsb	nsh
    3000d43c:	d5033fdf 	isb
    3000d440:	d5033fdf 	isb
    3000d444:	a94007e0 	ldp	x0, x1, [sp]
    3000d448:	17fffdee 	b	3000cc00 <sync_exception_aarch64>
	...

000000003000d480 <mmu_irq_aarch64>:
    3000d480:	a90007e0 	stp	x0, x1, [sp]
    3000d484:	d53e1001 	mrs	x1, sctlr_el3
    3000d488:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d48c:	d51e1001 	msr	sctlr_el3, x1
    3000d490:	d5033fdf 	isb
    3000d494:	b2400021 	orr	x1, x1, #0x1
    3000d498:	d51e1001 	msr	sctlr_el3, x1
    3000d49c:	d5033fdf 	isb
    3000d4a0:	a94007e0 	ldp	x0, x1, [sp]
    3000d4a4:	17fffdf7 	b	3000cc80 <irq_aarch64>
	...

000000003000d500 <mmu_fiq_aarch64>:
    3000d500:	a90007e0 	stp	x0, x1, [sp]
    3000d504:	d53e1001 	mrs	x1, sctlr_el3
    3000d508:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d50c:	d51e1001 	msr	sctlr_el3, x1
    3000d510:	d5033fdf 	isb
    3000d514:	b2400021 	orr	x1, x1, #0x1
    3000d518:	d51e1001 	msr	sctlr_el3, x1
    3000d51c:	d5033fdf 	isb
    3000d520:	a94007e0 	ldp	x0, x1, [sp]
    3000d524:	17fffdf7 	b	3000cd00 <fiq_aarch64>
	...

000000003000d580 <mmu_serror_aarch64>:
    3000d580:	a90007e0 	stp	x0, x1, [sp]
    3000d584:	d53e1001 	mrs	x1, sctlr_el3
    3000d588:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d58c:	d51e1001 	msr	sctlr_el3, x1
    3000d590:	d5033fdf 	isb
    3000d594:	b2400021 	orr	x1, x1, #0x1
    3000d598:	d51e1001 	msr	sctlr_el3, x1
    3000d59c:	d5033fdf 	isb
    3000d5a0:	a94007e0 	ldp	x0, x1, [sp]
    3000d5a4:	17fffdf7 	b	3000cd80 <serror_aarch64>
	...

000000003000d600 <mmu_sync_exception_aarch32>:
    3000d600:	a90007e0 	stp	x0, x1, [sp]
    3000d604:	d53e1001 	mrs	x1, sctlr_el3
    3000d608:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d60c:	d51e1001 	msr	sctlr_el3, x1
    3000d610:	d5033fdf 	isb
    3000d614:	b2400021 	orr	x1, x1, #0x1
    3000d618:	d51e1001 	msr	sctlr_el3, x1
    3000d61c:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
    3000d620:	6b01001f 	cmp	w0, w1
    3000d624:	d53e5200 	mrs	x0, esr_el3
    3000d628:	52abc001 	mov	w1, #0x5e000000            	// #1577058304
    3000d62c:	7a410000 	ccmp	w0, w1, #0x0, eq  // eq = none
    3000d630:	54000081 	b.ne	3000d640 <mmu_sync_exception_aarch32+0x40>  // b.any
    3000d634:	d69f03e0 	eret
    3000d638:	d503379f 	dsb	nsh
    3000d63c:	d5033fdf 	isb
    3000d640:	d5033fdf 	isb
    3000d644:	a94007e0 	ldp	x0, x1, [sp]
    3000d648:	17fffdee 	b	3000ce00 <sync_exception_aarch32>
	...

000000003000d680 <mmu_irq_aarch32>:
    3000d680:	a90007e0 	stp	x0, x1, [sp]
    3000d684:	d53e1001 	mrs	x1, sctlr_el3
    3000d688:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d68c:	d51e1001 	msr	sctlr_el3, x1
    3000d690:	d5033fdf 	isb
    3000d694:	b2400021 	orr	x1, x1, #0x1
    3000d698:	d51e1001 	msr	sctlr_el3, x1
    3000d69c:	d5033fdf 	isb
    3000d6a0:	a94007e0 	ldp	x0, x1, [sp]
    3000d6a4:	17fffdf7 	b	3000ce80 <irq_aarch32>
	...

000000003000d700 <mmu_fiq_aarch32>:
    3000d700:	a90007e0 	stp	x0, x1, [sp]
    3000d704:	d53e1001 	mrs	x1, sctlr_el3
    3000d708:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d70c:	d51e1001 	msr	sctlr_el3, x1
    3000d710:	d5033fdf 	isb
    3000d714:	b2400021 	orr	x1, x1, #0x1
    3000d718:	d51e1001 	msr	sctlr_el3, x1
    3000d71c:	d5033fdf 	isb
    3000d720:	a94007e0 	ldp	x0, x1, [sp]
    3000d724:	17fffdf7 	b	3000cf00 <fiq_aarch32>
	...

000000003000d780 <mmu_serror_aarch32>:
    3000d780:	a90007e0 	stp	x0, x1, [sp]
    3000d784:	d53e1001 	mrs	x1, sctlr_el3
    3000d788:	927ff821 	and	x1, x1, #0xfffffffffffffffe
    3000d78c:	d51e1001 	msr	sctlr_el3, x1
    3000d790:	d5033fdf 	isb
    3000d794:	b2400021 	orr	x1, x1, #0x1
    3000d798:	d51e1001 	msr	sctlr_el3, x1
    3000d79c:	d5033fdf 	isb
    3000d7a0:	a94007e0 	ldp	x0, x1, [sp]
    3000d7a4:	17fffdf7 	b	3000cf80 <serror_aarch32>
	...
