$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 4 % Y [3:0] $end
   $var wire 1 & S $end
   $scope module m $end
    $var wire 4 # A [3:0] $end
    $var wire 4 $ B [3:0] $end
    $var wire 1 & S $end
    $var wire 4 % Y [3:0] $end
    $scope module gen_muxes[0] $end
     $scope module mux $end
      $var wire 1 & S $end
      $var wire 1 ' A $end
      $var wire 1 ( B $end
      $var wire 1 ) Y $end
     $upscope $end
    $upscope $end
    $scope module gen_muxes[1] $end
     $scope module mux $end
      $var wire 1 & S $end
      $var wire 1 * A $end
      $var wire 1 + B $end
      $var wire 1 , Y $end
     $upscope $end
    $upscope $end
    $scope module gen_muxes[2] $end
     $scope module mux $end
      $var wire 1 & S $end
      $var wire 1 - A $end
      $var wire 1 . B $end
      $var wire 1 / Y $end
     $upscope $end
    $upscope $end
    $scope module gen_muxes[3] $end
     $scope module mux $end
      $var wire 1 & S $end
      $var wire 1 0 A $end
      $var wire 1 1 B $end
      $var wire 1 2 Y $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0001 #
b1110 $
b0001 %
0&
1'
0(
1)
0*
1+
0,
0-
1.
0/
00
11
02
#1
b1110 %
1&
0)
1,
1/
12
#2
b0010 #
b1101 $
b0010 %
0&
0'
1(
1*
0+
0/
02
#3
b1101 %
1&
1)
0,
1/
12
#4
b0100 #
b1011 $
b0100 %
0&
0)
0*
1+
1-
0.
02
#5
b1011 %
1&
1)
1,
0/
12
#6
b1000 #
b0111 $
b1000 %
0&
0)
0,
0-
1.
10
01
#7
b0111 %
1&
1)
1,
1/
02
