

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Nov  6 19:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      203|      203|  2.030 us|  2.030 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      201|      201|       171|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  640|   44544|  91008|    -|
|Memory           |       64|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|   16965|   2176|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  640|   61509|  93250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|  290|      57|    175|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U2    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U3    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U6    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U7    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U8    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U10   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U11   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U12   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U14   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U16   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U18   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U19   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U20   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U22   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U23   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U24   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U26   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U27   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U28   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U30   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U31   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U32   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U34   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U35   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U36   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U38   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U39   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U40   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U42   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U43   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U44   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U46   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U47   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U48   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U50   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U51   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U52   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U54   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U55   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U56   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U59   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U60   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U62   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U63   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U64   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U66   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U67   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U68   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U70   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U71   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U72   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U74   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U75   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U76   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U78   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U79   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U80   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U82   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U83   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U84   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U86   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U87   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U88   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U90   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U91   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U92   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U94   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U95   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U96   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U98   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U99   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U100  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U102  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U103  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U104  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U106  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U107  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U108  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U110  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U111  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U112  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U114  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U115  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U116  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U118  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U119  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U124  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U125  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U126  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U127  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U128  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U130   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U132   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U134   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U160   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U161   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U163   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U164   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U165   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U166   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U167   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U168   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U169   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U170   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U171   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U189   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U190   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U191   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U192   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U199   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U200   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U201   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U202   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U203   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U204   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U205   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U206   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U207   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U208   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U209   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U210   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U211   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U212   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U213   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U214   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U215   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U216   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U217   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U218   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U219   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U220   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U221   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U222   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U223   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U224   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U225   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U226   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U227   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U228   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U229   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U230   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U231   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U232   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U233   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U234   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U235   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U236   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U237   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U238   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U239   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U240   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U241   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U242   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U243   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U244   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U245   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U246   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U247   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U248   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U249   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U250   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U251   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U252   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U253   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U254   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U255   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U256   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U1    |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U5    |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U9    |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U13   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U17   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U21   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U25   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U29   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U33   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U37   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U41   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U45   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U49   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U53   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U57   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U61   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U65   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U69   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U73   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U77   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U81   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U85   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U89   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U93   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U97   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U101  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U105  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U109  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U113  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U117  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U121  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U123  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 640|44544|91008|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL15cos_coeff_table_0_U   |p_ZL15cos_coeff_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_10_U  |p_ZL15cos_coeff_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_11_U  |p_ZL15cos_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_21_U  |p_ZL15cos_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_12_U  |p_ZL15cos_coeff_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_13_U  |p_ZL15cos_coeff_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_14_U  |p_ZL15cos_coeff_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_15_U  |p_ZL15cos_coeff_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_16_U  |p_ZL15cos_coeff_table_16_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_17_U  |p_ZL15cos_coeff_table_17_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_18_U  |p_ZL15cos_coeff_table_18_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_19_U  |p_ZL15cos_coeff_table_19_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_1_U   |p_ZL15cos_coeff_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_20_U  |p_ZL15cos_coeff_table_20_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_22_U  |p_ZL15cos_coeff_table_22_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_23_U  |p_ZL15cos_coeff_table_23_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_24_U  |p_ZL15cos_coeff_table_24_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_26_U  |p_ZL15cos_coeff_table_26_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_27_U  |p_ZL15cos_coeff_table_27_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_28_U  |p_ZL15cos_coeff_table_28_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_29_U  |p_ZL15cos_coeff_table_29_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_2_U   |p_ZL15cos_coeff_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_30_U  |p_ZL15cos_coeff_table_30_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_31_U  |p_ZL15cos_coeff_table_31_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_3_U   |p_ZL15cos_coeff_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_4_U   |p_ZL15cos_coeff_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_5_U   |p_ZL15cos_coeff_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_6_U   |p_ZL15cos_coeff_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_7_U   |p_ZL15cos_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_25_U  |p_ZL15cos_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_8_U   |p_ZL15cos_coeff_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_9_U   |p_ZL15cos_coeff_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_0_U   |p_ZL15sin_coeff_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_10_U  |p_ZL15sin_coeff_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_11_U  |p_ZL15sin_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_12_U  |p_ZL15sin_coeff_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_13_U  |p_ZL15sin_coeff_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_14_U  |p_ZL15sin_coeff_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_15_U  |p_ZL15sin_coeff_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_16_U  |p_ZL15sin_coeff_table_16_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_17_U  |p_ZL15sin_coeff_table_17_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_18_U  |p_ZL15sin_coeff_table_18_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_19_U  |p_ZL15sin_coeff_table_19_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_1_U   |p_ZL15sin_coeff_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_20_U  |p_ZL15sin_coeff_table_20_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_21_U  |p_ZL15sin_coeff_table_21_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_22_U  |p_ZL15sin_coeff_table_22_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_23_U  |p_ZL15sin_coeff_table_23_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_24_U  |p_ZL15sin_coeff_table_24_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_25_U  |p_ZL15sin_coeff_table_25_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_26_U  |p_ZL15sin_coeff_table_26_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_27_U  |p_ZL15sin_coeff_table_27_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_28_U  |p_ZL15sin_coeff_table_28_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_29_U  |p_ZL15sin_coeff_table_29_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_2_U   |p_ZL15sin_coeff_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_30_U  |p_ZL15sin_coeff_table_30_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_31_U  |p_ZL15sin_coeff_table_31_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_3_U   |p_ZL15sin_coeff_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_4_U   |p_ZL15sin_coeff_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_5_U   |p_ZL15sin_coeff_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_6_U   |p_ZL15sin_coeff_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_7_U   |p_ZL15sin_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_8_U   |p_ZL15sin_coeff_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_9_U   |p_ZL15sin_coeff_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |       64|  0|   0|    0|  2048| 2048|    64|        65536|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_3448_p2          |         +|   0|  0|  13|           5|           1|
    |ap_condition_9457     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_3520_p2  |      icmp|   0|  0|  13|           5|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          12|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter170_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load            |   9|          2|    5|         10|
    |i1_fu_484                           |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   12|         24|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add1_reg_4137                       |   32|   0|   32|          0|
    |add28_10_reg_4819                   |   32|   0|   32|          0|
    |add28_11_reg_4881                   |   32|   0|   32|          0|
    |add28_12_reg_4943                   |   32|   0|   32|          0|
    |add28_13_reg_5005                   |   32|   0|   32|          0|
    |add28_14_reg_5067                   |   32|   0|   32|          0|
    |add28_15_reg_5129                   |   32|   0|   32|          0|
    |add28_16_reg_5191                   |   32|   0|   32|          0|
    |add28_17_reg_5253                   |   32|   0|   32|          0|
    |add28_18_reg_5315                   |   32|   0|   32|          0|
    |add28_19_reg_5377                   |   32|   0|   32|          0|
    |add28_1_reg_4199                    |   32|   0|   32|          0|
    |add28_20_reg_5439                   |   32|   0|   32|          0|
    |add28_21_reg_5501                   |   32|   0|   32|          0|
    |add28_22_reg_5563                   |   32|   0|   32|          0|
    |add28_23_reg_5625                   |   32|   0|   32|          0|
    |add28_24_reg_5687                   |   32|   0|   32|          0|
    |add28_25_reg_5749                   |   32|   0|   32|          0|
    |add28_26_reg_5811                   |   32|   0|   32|          0|
    |add28_27_reg_5873                   |   32|   0|   32|          0|
    |add28_28_reg_5957                   |   32|   0|   32|          0|
    |add28_29_reg_6017                   |   32|   0|   32|          0|
    |add28_2_reg_4261                    |   32|   0|   32|          0|
    |add28_30_reg_6027                   |   32|   0|   32|          0|
    |add28_3_reg_4323                    |   32|   0|   32|          0|
    |add28_4_reg_4385                    |   32|   0|   32|          0|
    |add28_5_reg_4447                    |   32|   0|   32|          0|
    |add28_6_reg_4509                    |   32|   0|   32|          0|
    |add28_7_reg_4571                    |   32|   0|   32|          0|
    |add28_8_reg_4633                    |   32|   0|   32|          0|
    |add28_9_reg_4695                    |   32|   0|   32|          0|
    |add28_s_reg_4757                    |   32|   0|   32|          0|
    |add2_reg_4189                       |   32|   0|   32|          0|
    |add31_10_reg_4871                   |   32|   0|   32|          0|
    |add31_11_reg_4933                   |   32|   0|   32|          0|
    |add31_12_reg_4995                   |   32|   0|   32|          0|
    |add31_13_reg_5057                   |   32|   0|   32|          0|
    |add31_14_reg_5119                   |   32|   0|   32|          0|
    |add31_15_reg_5181                   |   32|   0|   32|          0|
    |add31_16_reg_5243                   |   32|   0|   32|          0|
    |add31_17_reg_5305                   |   32|   0|   32|          0|
    |add31_18_reg_5367                   |   32|   0|   32|          0|
    |add31_19_reg_5429                   |   32|   0|   32|          0|
    |add31_1_reg_4251                    |   32|   0|   32|          0|
    |add31_20_reg_5491                   |   32|   0|   32|          0|
    |add31_21_reg_5553                   |   32|   0|   32|          0|
    |add31_22_reg_5615                   |   32|   0|   32|          0|
    |add31_23_reg_5677                   |   32|   0|   32|          0|
    |add31_24_reg_5739                   |   32|   0|   32|          0|
    |add31_25_reg_5801                   |   32|   0|   32|          0|
    |add31_26_reg_5863                   |   32|   0|   32|          0|
    |add31_27_reg_5947                   |   32|   0|   32|          0|
    |add31_28_reg_6007                   |   32|   0|   32|          0|
    |add31_29_reg_6037                   |   32|   0|   32|          0|
    |add31_2_reg_4313                    |   32|   0|   32|          0|
    |add31_3_reg_4375                    |   32|   0|   32|          0|
    |add31_4_reg_4437                    |   32|   0|   32|          0|
    |add31_5_reg_4499                    |   32|   0|   32|          0|
    |add31_6_reg_4561                    |   32|   0|   32|          0|
    |add31_7_reg_4623                    |   32|   0|   32|          0|
    |add31_8_reg_4685                    |   32|   0|   32|          0|
    |add31_9_reg_4747                    |   32|   0|   32|          0|
    |add31_s_reg_4809                    |   32|   0|   32|          0|
    |add_10_reg_4866                     |   32|   0|   32|          0|
    |add_11_reg_4928                     |   32|   0|   32|          0|
    |add_12_reg_4990                     |   32|   0|   32|          0|
    |add_13_reg_5052                     |   32|   0|   32|          0|
    |add_14_reg_5114                     |   32|   0|   32|          0|
    |add_15_reg_5176                     |   32|   0|   32|          0|
    |add_16_reg_5238                     |   32|   0|   32|          0|
    |add_17_reg_5300                     |   32|   0|   32|          0|
    |add_18_reg_5362                     |   32|   0|   32|          0|
    |add_19_reg_5424                     |   32|   0|   32|          0|
    |add_1_reg_4246                      |   32|   0|   32|          0|
    |add_20_reg_5486                     |   32|   0|   32|          0|
    |add_21_reg_5548                     |   32|   0|   32|          0|
    |add_22_reg_5610                     |   32|   0|   32|          0|
    |add_23_reg_5672                     |   32|   0|   32|          0|
    |add_24_reg_5734                     |   32|   0|   32|          0|
    |add_25_reg_5796                     |   32|   0|   32|          0|
    |add_26_reg_5858                     |   32|   0|   32|          0|
    |add_27_reg_5942                     |   32|   0|   32|          0|
    |add_28_reg_6002                     |   32|   0|   32|          0|
    |add_29_reg_6032                     |   32|   0|   32|          0|
    |add_2_reg_4308                      |   32|   0|   32|          0|
    |add_3_reg_4370                      |   32|   0|   32|          0|
    |add_4_reg_4432                      |   32|   0|   32|          0|
    |add_5_reg_4494                      |   32|   0|   32|          0|
    |add_6_reg_4556                      |   32|   0|   32|          0|
    |add_7_reg_4618                      |   32|   0|   32|          0|
    |add_8_reg_4680                      |   32|   0|   32|          0|
    |add_9_reg_4742                      |   32|   0|   32|          0|
    |add_reg_4184                        |   32|   0|   32|          0|
    |add_s_reg_4804                      |   32|   0|   32|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter116           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter117           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter118           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter119           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter120           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter121           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter122           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter123           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter124           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter125           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter126           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter127           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter128           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter129           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter130           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter131           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter132           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter133           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter134           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter135           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter136           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter137           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter138           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter139           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter140           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter141           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter142           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter143           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter144           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter145           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter146           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter147           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter148           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter149           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter150           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter151           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter152           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter153           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter154           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter155           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter156           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter157           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter158           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter159           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter160           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter161           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter162           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter163           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter164           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter165           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter166           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter167           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter168           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter169           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter170           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter100_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter101_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter102_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter103_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter104_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter105_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter106_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter107_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter108_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter109_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter110_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter111_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter112_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter113_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter114_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter115_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter116_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter117_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter118_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter119_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter120_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter121_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter122_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter123_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter124_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter125_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter126_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter127_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter128_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter129_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter130_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter131_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter132_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter133_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter134_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter135_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter136_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter137_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter138_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter139_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter140_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter141_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter142_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter143_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter144_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter145_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter146_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter147_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter148_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter149_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter150_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter151_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter152_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter153_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter154_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter155_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter156_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter157_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter158_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter159_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter160_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter161_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter162_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter163_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter164_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter165_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter166_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter167_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter168_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter169_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter170_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter99_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |    1|   0|    1|          0|
    |ap_predicate_pred9532_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9540_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9546_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9552_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9558_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9564_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9570_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9576_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9582_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9588_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9594_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9600_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9606_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9612_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9618_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9624_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9630_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9636_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9642_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9648_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9654_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9660_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9666_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9672_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9678_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9684_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9690_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9696_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9702_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9708_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9713_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9719_state171      |    1|   0|    1|          0|
    |c_10_reg_4668                       |   32|   0|   32|          0|
    |c_11_reg_4730                       |   32|   0|   32|          0|
    |c_12_reg_4792                       |   32|   0|   32|          0|
    |c_13_reg_4854                       |   32|   0|   32|          0|
    |c_14_reg_4916                       |   32|   0|   32|          0|
    |c_15_reg_4978                       |   32|   0|   32|          0|
    |c_16_reg_5040                       |   32|   0|   32|          0|
    |c_17_reg_5102                       |   32|   0|   32|          0|
    |c_18_reg_5164                       |   32|   0|   32|          0|
    |c_19_reg_5226                       |   32|   0|   32|          0|
    |c_1_reg_4120                        |   32|   0|   32|          0|
    |c_20_reg_5288                       |   32|   0|   32|          0|
    |c_21_reg_5350                       |   32|   0|   32|          0|
    |c_22_reg_5412                       |   32|   0|   32|          0|
    |c_23_reg_5474                       |   32|   0|   32|          0|
    |c_24_reg_5536                       |   32|   0|   32|          0|
    |c_25_reg_5598                       |   32|   0|   32|          0|
    |c_26_reg_5660                       |   32|   0|   32|          0|
    |c_27_reg_5722                       |   32|   0|   32|          0|
    |c_28_reg_5784                       |   32|   0|   32|          0|
    |c_29_reg_5846                       |   32|   0|   32|          0|
    |c_2_reg_4172                        |   32|   0|   32|          0|
    |c_30_reg_5918                       |   32|   0|   32|          0|
    |c_31_reg_5930                       |   32|   0|   32|          0|
    |c_3_reg_4234                        |   32|   0|   32|          0|
    |c_4_reg_4296                        |   32|   0|   32|          0|
    |c_5_reg_4358                        |   32|   0|   32|          0|
    |c_6_reg_4420                        |   32|   0|   32|          0|
    |c_7_reg_4482                        |   32|   0|   32|          0|
    |c_8_reg_4544                        |   32|   0|   32|          0|
    |c_9_reg_4606                        |   32|   0|   32|          0|
    |c_reg_4078                          |   32|   0|   32|          0|
    |empty_10_reg_3646                   |   32|   0|   32|          0|
    |empty_11_reg_3652                   |   32|   0|   32|          0|
    |empty_12_reg_3658                   |   32|   0|   32|          0|
    |empty_13_reg_3664                   |   32|   0|   32|          0|
    |empty_14_reg_3670                   |   32|   0|   32|          0|
    |empty_15_reg_3676                   |   32|   0|   32|          0|
    |empty_16_reg_3682                   |   32|   0|   32|          0|
    |empty_17_reg_3688                   |   32|   0|   32|          0|
    |empty_18_reg_3694                   |   32|   0|   32|          0|
    |empty_19_reg_3700                   |   32|   0|   32|          0|
    |empty_20_reg_3706                   |   32|   0|   32|          0|
    |empty_21_reg_3712                   |   32|   0|   32|          0|
    |empty_22_reg_3718                   |   32|   0|   32|          0|
    |empty_23_reg_3724                   |   32|   0|   32|          0|
    |empty_24_reg_3730                   |   32|   0|   32|          0|
    |empty_25_reg_3736                   |   32|   0|   32|          0|
    |empty_26_reg_3742                   |   32|   0|   32|          0|
    |empty_27_reg_3748                   |   32|   0|   32|          0|
    |empty_28_reg_3754                   |   32|   0|   32|          0|
    |empty_29_reg_3760                   |   32|   0|   32|          0|
    |empty_30_reg_3766                   |   32|   0|   32|          0|
    |empty_31_reg_3772                   |   32|   0|   32|          0|
    |empty_32_reg_3778                   |   32|   0|   32|          0|
    |empty_33_reg_3784                   |   32|   0|   32|          0|
    |empty_34_reg_3790                   |   32|   0|   32|          0|
    |empty_35_reg_3796                   |   32|   0|   32|          0|
    |empty_36_reg_3802                   |   32|   0|   32|          0|
    |empty_37_reg_3808                   |   32|   0|   32|          0|
    |empty_38_reg_3814                   |   32|   0|   32|          0|
    |empty_39_reg_3820                   |   32|   0|   32|          0|
    |empty_40_reg_3826                   |   32|   0|   32|          0|
    |empty_41_reg_3832                   |   32|   0|   32|          0|
    |empty_42_reg_3838                   |   32|   0|   32|          0|
    |empty_43_reg_3844                   |   32|   0|   32|          0|
    |empty_44_reg_3850                   |   32|   0|   32|          0|
    |empty_45_reg_3856                   |   32|   0|   32|          0|
    |empty_46_reg_3862                   |   32|   0|   32|          0|
    |empty_47_reg_3868                   |   32|   0|   32|          0|
    |empty_48_reg_3874                   |   32|   0|   32|          0|
    |empty_49_reg_3880                   |   32|   0|   32|          0|
    |empty_50_reg_3886                   |   32|   0|   32|          0|
    |empty_51_reg_3892                   |   32|   0|   32|          0|
    |empty_52_reg_3898                   |   32|   0|   32|          0|
    |empty_53_reg_3904                   |   32|   0|   32|          0|
    |empty_54_reg_3910                   |   32|   0|   32|          0|
    |empty_55_reg_3916                   |   32|   0|   32|          0|
    |empty_56_reg_3922                   |   32|   0|   32|          0|
    |empty_57_reg_3928                   |   32|   0|   32|          0|
    |empty_58_reg_3934                   |   32|   0|   32|          0|
    |empty_59_reg_3940                   |   32|   0|   32|          0|
    |empty_5_reg_3616                    |   32|   0|   32|          0|
    |empty_60_reg_3946                   |   32|   0|   32|          0|
    |empty_61_reg_3952                   |   32|   0|   32|          0|
    |empty_62_reg_3958                   |   32|   0|   32|          0|
    |empty_63_reg_3964                   |   32|   0|   32|          0|
    |empty_64_reg_3970                   |   32|   0|   32|          0|
    |empty_65_reg_3976                   |   32|   0|   32|          0|
    |empty_66_reg_3982                   |   32|   0|   32|          0|
    |empty_67_reg_3988                   |   32|   0|   32|          0|
    |empty_6_reg_3622                    |   32|   0|   32|          0|
    |empty_7_reg_3628                    |   32|   0|   32|          0|
    |empty_8_reg_3634                    |   32|   0|   32|          0|
    |empty_9_reg_3640                    |   32|   0|   32|          0|
    |empty_reg_3610                      |   32|   0|   32|          0|
    |i1_fu_484                           |    5|   0|    5|          0|
    |i1_load_reg_3994                    |    5|   0|    5|          0|
    |mul19_10_reg_4767                   |   32|   0|   32|          0|
    |mul19_11_reg_4829                   |   32|   0|   32|          0|
    |mul19_12_reg_4891                   |   32|   0|   32|          0|
    |mul19_13_reg_4953                   |   32|   0|   32|          0|
    |mul19_14_reg_5015                   |   32|   0|   32|          0|
    |mul19_15_reg_5077                   |   32|   0|   32|          0|
    |mul19_16_reg_5139                   |   32|   0|   32|          0|
    |mul19_17_reg_5201                   |   32|   0|   32|          0|
    |mul19_18_reg_5263                   |   32|   0|   32|          0|
    |mul19_19_reg_5325                   |   32|   0|   32|          0|
    |mul19_1_reg_4147                    |   32|   0|   32|          0|
    |mul19_20_reg_5387                   |   32|   0|   32|          0|
    |mul19_21_reg_5449                   |   32|   0|   32|          0|
    |mul19_22_reg_5511                   |   32|   0|   32|          0|
    |mul19_23_reg_5573                   |   32|   0|   32|          0|
    |mul19_24_reg_5635                   |   32|   0|   32|          0|
    |mul19_25_reg_5697                   |   32|   0|   32|          0|
    |mul19_26_reg_5759                   |   32|   0|   32|          0|
    |mul19_27_reg_5821                   |   32|   0|   32|          0|
    |mul19_28_reg_5883                   |   32|   0|   32|          0|
    |mul19_29_reg_5967                   |   32|   0|   32|          0|
    |mul19_2_reg_4209                    |   32|   0|   32|          0|
    |mul19_30_reg_5987                   |   32|   0|   32|          0|
    |mul19_3_reg_4271                    |   32|   0|   32|          0|
    |mul19_4_reg_4333                    |   32|   0|   32|          0|
    |mul19_5_reg_4395                    |   32|   0|   32|          0|
    |mul19_6_reg_4457                    |   32|   0|   32|          0|
    |mul19_7_reg_4519                    |   32|   0|   32|          0|
    |mul19_8_reg_4581                    |   32|   0|   32|          0|
    |mul19_9_reg_4643                    |   32|   0|   32|          0|
    |mul19_s_reg_4705                    |   32|   0|   32|          0|
    |mul1_reg_4095                       |   32|   0|   32|          0|
    |mul24_10_reg_4772                   |   32|   0|   32|          0|
    |mul24_11_reg_4834                   |   32|   0|   32|          0|
    |mul24_12_reg_4896                   |   32|   0|   32|          0|
    |mul24_13_reg_4958                   |   32|   0|   32|          0|
    |mul24_14_reg_5020                   |   32|   0|   32|          0|
    |mul24_15_reg_5082                   |   32|   0|   32|          0|
    |mul24_16_reg_5144                   |   32|   0|   32|          0|
    |mul24_17_reg_5206                   |   32|   0|   32|          0|
    |mul24_18_reg_5268                   |   32|   0|   32|          0|
    |mul24_19_reg_5330                   |   32|   0|   32|          0|
    |mul24_1_reg_4152                    |   32|   0|   32|          0|
    |mul24_20_reg_5392                   |   32|   0|   32|          0|
    |mul24_21_reg_5454                   |   32|   0|   32|          0|
    |mul24_22_reg_5516                   |   32|   0|   32|          0|
    |mul24_23_reg_5578                   |   32|   0|   32|          0|
    |mul24_24_reg_5640                   |   32|   0|   32|          0|
    |mul24_25_reg_5702                   |   32|   0|   32|          0|
    |mul24_26_reg_5764                   |   32|   0|   32|          0|
    |mul24_27_reg_5826                   |   32|   0|   32|          0|
    |mul24_28_reg_5888                   |   32|   0|   32|          0|
    |mul24_29_reg_5972                   |   32|   0|   32|          0|
    |mul24_2_reg_4214                    |   32|   0|   32|          0|
    |mul24_30_reg_5992                   |   32|   0|   32|          0|
    |mul24_3_reg_4276                    |   32|   0|   32|          0|
    |mul24_4_reg_4338                    |   32|   0|   32|          0|
    |mul24_5_reg_4400                    |   32|   0|   32|          0|
    |mul24_6_reg_4462                    |   32|   0|   32|          0|
    |mul24_7_reg_4524                    |   32|   0|   32|          0|
    |mul24_8_reg_4586                    |   32|   0|   32|          0|
    |mul24_9_reg_4648                    |   32|   0|   32|          0|
    |mul24_s_reg_4710                    |   32|   0|   32|          0|
    |mul27_10_reg_4777                   |   32|   0|   32|          0|
    |mul27_11_reg_4839                   |   32|   0|   32|          0|
    |mul27_12_reg_4901                   |   32|   0|   32|          0|
    |mul27_13_reg_4963                   |   32|   0|   32|          0|
    |mul27_14_reg_5025                   |   32|   0|   32|          0|
    |mul27_15_reg_5087                   |   32|   0|   32|          0|
    |mul27_16_reg_5149                   |   32|   0|   32|          0|
    |mul27_17_reg_5211                   |   32|   0|   32|          0|
    |mul27_18_reg_5273                   |   32|   0|   32|          0|
    |mul27_19_reg_5335                   |   32|   0|   32|          0|
    |mul27_1_reg_4157                    |   32|   0|   32|          0|
    |mul27_20_reg_5397                   |   32|   0|   32|          0|
    |mul27_21_reg_5459                   |   32|   0|   32|          0|
    |mul27_22_reg_5521                   |   32|   0|   32|          0|
    |mul27_23_reg_5583                   |   32|   0|   32|          0|
    |mul27_24_reg_5645                   |   32|   0|   32|          0|
    |mul27_25_reg_5707                   |   32|   0|   32|          0|
    |mul27_26_reg_5769                   |   32|   0|   32|          0|
    |mul27_27_reg_5831                   |   32|   0|   32|          0|
    |mul27_28_reg_5893                   |   32|   0|   32|          0|
    |mul27_29_reg_5977                   |   32|   0|   32|          0|
    |mul27_2_reg_4219                    |   32|   0|   32|          0|
    |mul27_30_reg_5997                   |   32|   0|   32|          0|
    |mul27_3_reg_4281                    |   32|   0|   32|          0|
    |mul27_4_reg_4343                    |   32|   0|   32|          0|
    |mul27_5_reg_4405                    |   32|   0|   32|          0|
    |mul27_6_reg_4467                    |   32|   0|   32|          0|
    |mul27_7_reg_4529                    |   32|   0|   32|          0|
    |mul27_8_reg_4591                    |   32|   0|   32|          0|
    |mul27_9_reg_4653                    |   32|   0|   32|          0|
    |mul27_s_reg_4715                    |   32|   0|   32|          0|
    |mul2_reg_4100                       |   32|   0|   32|          0|
    |mul3_reg_4105                       |   32|   0|   32|          0|
    |mul_10_reg_4762                     |   32|   0|   32|          0|
    |mul_11_reg_4824                     |   32|   0|   32|          0|
    |mul_12_reg_4886                     |   32|   0|   32|          0|
    |mul_13_reg_4948                     |   32|   0|   32|          0|
    |mul_14_reg_5010                     |   32|   0|   32|          0|
    |mul_15_reg_5072                     |   32|   0|   32|          0|
    |mul_16_reg_5134                     |   32|   0|   32|          0|
    |mul_17_reg_5196                     |   32|   0|   32|          0|
    |mul_18_reg_5258                     |   32|   0|   32|          0|
    |mul_19_reg_5320                     |   32|   0|   32|          0|
    |mul_1_reg_4142                      |   32|   0|   32|          0|
    |mul_20_reg_5382                     |   32|   0|   32|          0|
    |mul_21_reg_5444                     |   32|   0|   32|          0|
    |mul_22_reg_5506                     |   32|   0|   32|          0|
    |mul_23_reg_5568                     |   32|   0|   32|          0|
    |mul_24_reg_5630                     |   32|   0|   32|          0|
    |mul_25_reg_5692                     |   32|   0|   32|          0|
    |mul_26_reg_5754                     |   32|   0|   32|          0|
    |mul_27_reg_5816                     |   32|   0|   32|          0|
    |mul_28_reg_5878                     |   32|   0|   32|          0|
    |mul_29_reg_5962                     |   32|   0|   32|          0|
    |mul_2_reg_4204                      |   32|   0|   32|          0|
    |mul_30_reg_5982                     |   32|   0|   32|          0|
    |mul_3_reg_4266                      |   32|   0|   32|          0|
    |mul_4_reg_4328                      |   32|   0|   32|          0|
    |mul_5_reg_4390                      |   32|   0|   32|          0|
    |mul_6_reg_4452                      |   32|   0|   32|          0|
    |mul_7_reg_4514                      |   32|   0|   32|          0|
    |mul_8_reg_4576                      |   32|   0|   32|          0|
    |mul_9_reg_4638                      |   32|   0|   32|          0|
    |mul_reg_4090                        |   32|   0|   32|          0|
    |mul_s_reg_4700                      |   32|   0|   32|          0|
    |s_10_reg_4674                       |   32|   0|   32|          0|
    |s_11_reg_4736                       |   32|   0|   32|          0|
    |s_12_reg_4798                       |   32|   0|   32|          0|
    |s_13_reg_4860                       |   32|   0|   32|          0|
    |s_14_reg_4922                       |   32|   0|   32|          0|
    |s_15_reg_4984                       |   32|   0|   32|          0|
    |s_16_reg_5046                       |   32|   0|   32|          0|
    |s_17_reg_5108                       |   32|   0|   32|          0|
    |s_18_reg_5170                       |   32|   0|   32|          0|
    |s_19_reg_5232                       |   32|   0|   32|          0|
    |s_1_reg_4126                        |   32|   0|   32|          0|
    |s_20_reg_5294                       |   32|   0|   32|          0|
    |s_21_reg_5356                       |   32|   0|   32|          0|
    |s_22_reg_5418                       |   32|   0|   32|          0|
    |s_23_reg_5480                       |   32|   0|   32|          0|
    |s_24_reg_5542                       |   32|   0|   32|          0|
    |s_25_reg_5604                       |   32|   0|   32|          0|
    |s_26_reg_5666                       |   32|   0|   32|          0|
    |s_27_reg_5728                       |   32|   0|   32|          0|
    |s_28_reg_5790                       |   32|   0|   32|          0|
    |s_29_reg_5852                       |   32|   0|   32|          0|
    |s_2_reg_4178                        |   32|   0|   32|          0|
    |s_30_reg_5924                       |   32|   0|   32|          0|
    |s_31_reg_5936                       |   32|   0|   32|          0|
    |s_3_reg_4240                        |   32|   0|   32|          0|
    |s_4_reg_4302                        |   32|   0|   32|          0|
    |s_5_reg_4364                        |   32|   0|   32|          0|
    |s_6_reg_4426                        |   32|   0|   32|          0|
    |s_7_reg_4488                        |   32|   0|   32|          0|
    |s_8_reg_4550                        |   32|   0|   32|          0|
    |s_9_reg_4612                        |   32|   0|   32|          0|
    |s_reg_4084                          |   32|   0|   32|          0|
    |sub_10_reg_4814                     |   32|   0|   32|          0|
    |sub_11_reg_4876                     |   32|   0|   32|          0|
    |sub_12_reg_4938                     |   32|   0|   32|          0|
    |sub_13_reg_5000                     |   32|   0|   32|          0|
    |sub_14_reg_5062                     |   32|   0|   32|          0|
    |sub_15_reg_5124                     |   32|   0|   32|          0|
    |sub_16_reg_5186                     |   32|   0|   32|          0|
    |sub_17_reg_5248                     |   32|   0|   32|          0|
    |sub_18_reg_5310                     |   32|   0|   32|          0|
    |sub_19_reg_5372                     |   32|   0|   32|          0|
    |sub_1_reg_4194                      |   32|   0|   32|          0|
    |sub_20_reg_5434                     |   32|   0|   32|          0|
    |sub_21_reg_5496                     |   32|   0|   32|          0|
    |sub_22_reg_5558                     |   32|   0|   32|          0|
    |sub_23_reg_5620                     |   32|   0|   32|          0|
    |sub_24_reg_5682                     |   32|   0|   32|          0|
    |sub_25_reg_5744                     |   32|   0|   32|          0|
    |sub_26_reg_5806                     |   32|   0|   32|          0|
    |sub_27_reg_5868                     |   32|   0|   32|          0|
    |sub_28_reg_5952                     |   32|   0|   32|          0|
    |sub_29_reg_6012                     |   32|   0|   32|          0|
    |sub_2_reg_4256                      |   32|   0|   32|          0|
    |sub_30_reg_6022                     |   32|   0|   32|          0|
    |sub_3_reg_4318                      |   32|   0|   32|          0|
    |sub_4_reg_4380                      |   32|   0|   32|          0|
    |sub_5_reg_4442                      |   32|   0|   32|          0|
    |sub_6_reg_4504                      |   32|   0|   32|          0|
    |sub_7_reg_4566                      |   32|   0|   32|          0|
    |sub_8_reg_4628                      |   32|   0|   32|          0|
    |sub_9_reg_4690                      |   32|   0|   32|          0|
    |sub_reg_4132                        |   32|   0|   32|          0|
    |sub_s_reg_4752                      |   32|   0|   32|          0|
    |zext_ln16_reg_3998                  |    5|   0|   64|         59|
    |add28_30_reg_6027                   |   64|  32|   32|          0|
    |empty_10_reg_3646                   |   64|  32|   32|          0|
    |empty_11_reg_3652                   |   64|  32|   32|          0|
    |empty_12_reg_3658                   |   64|  32|   32|          0|
    |empty_13_reg_3664                   |   64|  32|   32|          0|
    |empty_14_reg_3670                   |   64|  32|   32|          0|
    |empty_15_reg_3676                   |   64|  32|   32|          0|
    |empty_16_reg_3682                   |   64|  32|   32|          0|
    |empty_17_reg_3688                   |   64|  32|   32|          0|
    |empty_18_reg_3694                   |   64|  32|   32|          0|
    |empty_19_reg_3700                   |   64|  32|   32|          0|
    |empty_20_reg_3706                   |   64|  32|   32|          0|
    |empty_21_reg_3712                   |   64|  32|   32|          0|
    |empty_22_reg_3718                   |   64|  32|   32|          0|
    |empty_23_reg_3724                   |   64|  32|   32|          0|
    |empty_24_reg_3730                   |   64|  32|   32|          0|
    |empty_25_reg_3736                   |   64|  32|   32|          0|
    |empty_26_reg_3742                   |   64|  32|   32|          0|
    |empty_27_reg_3748                   |   64|  32|   32|          0|
    |empty_28_reg_3754                   |   64|  32|   32|          0|
    |empty_29_reg_3760                   |   64|  32|   32|          0|
    |empty_30_reg_3766                   |   64|  32|   32|          0|
    |empty_31_reg_3772                   |   64|  32|   32|          0|
    |empty_32_reg_3778                   |   64|  32|   32|          0|
    |empty_33_reg_3784                   |   64|  32|   32|          0|
    |empty_34_reg_3790                   |   64|  32|   32|          0|
    |empty_35_reg_3796                   |   64|  32|   32|          0|
    |empty_36_reg_3802                   |   64|  32|   32|          0|
    |empty_37_reg_3808                   |   64|  32|   32|          0|
    |empty_38_reg_3814                   |   64|  32|   32|          0|
    |empty_39_reg_3820                   |   64|  32|   32|          0|
    |empty_40_reg_3826                   |   64|  32|   32|          0|
    |empty_41_reg_3832                   |   64|  32|   32|          0|
    |empty_42_reg_3838                   |   64|  32|   32|          0|
    |empty_43_reg_3844                   |   64|  32|   32|          0|
    |empty_44_reg_3850                   |   64|  32|   32|          0|
    |empty_45_reg_3856                   |   64|  32|   32|          0|
    |empty_46_reg_3862                   |   64|  32|   32|          0|
    |empty_47_reg_3868                   |   64|  32|   32|          0|
    |empty_48_reg_3874                   |   64|  32|   32|          0|
    |empty_49_reg_3880                   |   64|  32|   32|          0|
    |empty_50_reg_3886                   |   64|  32|   32|          0|
    |empty_51_reg_3892                   |   64|  32|   32|          0|
    |empty_52_reg_3898                   |   64|  32|   32|          0|
    |empty_53_reg_3904                   |   64|  32|   32|          0|
    |empty_54_reg_3910                   |   64|  32|   32|          0|
    |empty_55_reg_3916                   |   64|  32|   32|          0|
    |empty_56_reg_3922                   |   64|  32|   32|          0|
    |empty_57_reg_3928                   |   64|  32|   32|          0|
    |empty_58_reg_3934                   |   64|  32|   32|          0|
    |empty_59_reg_3940                   |   64|  32|   32|          0|
    |empty_5_reg_3616                    |   64|  32|   32|          0|
    |empty_60_reg_3946                   |   64|  32|   32|          0|
    |empty_61_reg_3952                   |   64|  32|   32|          0|
    |empty_62_reg_3958                   |   64|  32|   32|          0|
    |empty_63_reg_3964                   |   64|  32|   32|          0|
    |empty_64_reg_3970                   |   64|  32|   32|          0|
    |empty_65_reg_3976                   |   64|  32|   32|          0|
    |empty_66_reg_3982                   |   64|  32|   32|          0|
    |empty_67_reg_3988                   |   64|  32|   32|          0|
    |empty_6_reg_3622                    |   64|  32|   32|          0|
    |empty_7_reg_3628                    |   64|  32|   32|          0|
    |empty_8_reg_3634                    |   64|  32|   32|          0|
    |empty_9_reg_3640                    |   64|  32|   32|          0|
    |empty_reg_3610                      |   64|  32|   32|          0|
    |i1_load_reg_3994                    |   64|  32|    5|          0|
    |sub_30_reg_6022                     |   64|  32|   32|          0|
    |zext_ln16_reg_3998                  |   64|  32|   64|         59|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |16965|2176|14853|        118|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|real_sample_0       |   in|   32|     ap_none|   real_sample_0|       pointer|
|real_sample_1       |   in|   32|     ap_none|   real_sample_1|       pointer|
|real_sample_2       |   in|   32|     ap_none|   real_sample_2|       pointer|
|real_sample_3       |   in|   32|     ap_none|   real_sample_3|       pointer|
|real_sample_4       |   in|   32|     ap_none|   real_sample_4|       pointer|
|real_sample_5       |   in|   32|     ap_none|   real_sample_5|       pointer|
|real_sample_6       |   in|   32|     ap_none|   real_sample_6|       pointer|
|real_sample_7       |   in|   32|     ap_none|   real_sample_7|       pointer|
|real_sample_8       |   in|   32|     ap_none|   real_sample_8|       pointer|
|real_sample_9       |   in|   32|     ap_none|   real_sample_9|       pointer|
|real_sample_10      |   in|   32|     ap_none|  real_sample_10|       pointer|
|real_sample_11      |   in|   32|     ap_none|  real_sample_11|       pointer|
|real_sample_12      |   in|   32|     ap_none|  real_sample_12|       pointer|
|real_sample_13      |   in|   32|     ap_none|  real_sample_13|       pointer|
|real_sample_14      |   in|   32|     ap_none|  real_sample_14|       pointer|
|real_sample_15      |   in|   32|     ap_none|  real_sample_15|       pointer|
|real_sample_16      |   in|   32|     ap_none|  real_sample_16|       pointer|
|real_sample_17      |   in|   32|     ap_none|  real_sample_17|       pointer|
|real_sample_18      |   in|   32|     ap_none|  real_sample_18|       pointer|
|real_sample_19      |   in|   32|     ap_none|  real_sample_19|       pointer|
|real_sample_20      |   in|   32|     ap_none|  real_sample_20|       pointer|
|real_sample_21      |   in|   32|     ap_none|  real_sample_21|       pointer|
|real_sample_22      |   in|   32|     ap_none|  real_sample_22|       pointer|
|real_sample_23      |   in|   32|     ap_none|  real_sample_23|       pointer|
|real_sample_24      |   in|   32|     ap_none|  real_sample_24|       pointer|
|real_sample_25      |   in|   32|     ap_none|  real_sample_25|       pointer|
|real_sample_26      |   in|   32|     ap_none|  real_sample_26|       pointer|
|real_sample_27      |   in|   32|     ap_none|  real_sample_27|       pointer|
|real_sample_28      |   in|   32|     ap_none|  real_sample_28|       pointer|
|real_sample_29      |   in|   32|     ap_none|  real_sample_29|       pointer|
|real_sample_30      |   in|   32|     ap_none|  real_sample_30|       pointer|
|real_sample_31      |   in|   32|     ap_none|  real_sample_31|       pointer|
|imag_sample_0       |   in|   32|     ap_none|   imag_sample_0|       pointer|
|imag_sample_1       |   in|   32|     ap_none|   imag_sample_1|       pointer|
|imag_sample_2       |   in|   32|     ap_none|   imag_sample_2|       pointer|
|imag_sample_3       |   in|   32|     ap_none|   imag_sample_3|       pointer|
|imag_sample_4       |   in|   32|     ap_none|   imag_sample_4|       pointer|
|imag_sample_5       |   in|   32|     ap_none|   imag_sample_5|       pointer|
|imag_sample_6       |   in|   32|     ap_none|   imag_sample_6|       pointer|
|imag_sample_7       |   in|   32|     ap_none|   imag_sample_7|       pointer|
|imag_sample_8       |   in|   32|     ap_none|   imag_sample_8|       pointer|
|imag_sample_9       |   in|   32|     ap_none|   imag_sample_9|       pointer|
|imag_sample_10      |   in|   32|     ap_none|  imag_sample_10|       pointer|
|imag_sample_11      |   in|   32|     ap_none|  imag_sample_11|       pointer|
|imag_sample_12      |   in|   32|     ap_none|  imag_sample_12|       pointer|
|imag_sample_13      |   in|   32|     ap_none|  imag_sample_13|       pointer|
|imag_sample_14      |   in|   32|     ap_none|  imag_sample_14|       pointer|
|imag_sample_15      |   in|   32|     ap_none|  imag_sample_15|       pointer|
|imag_sample_16      |   in|   32|     ap_none|  imag_sample_16|       pointer|
|imag_sample_17      |   in|   32|     ap_none|  imag_sample_17|       pointer|
|imag_sample_18      |   in|   32|     ap_none|  imag_sample_18|       pointer|
|imag_sample_19      |   in|   32|     ap_none|  imag_sample_19|       pointer|
|imag_sample_20      |   in|   32|     ap_none|  imag_sample_20|       pointer|
|imag_sample_21      |   in|   32|     ap_none|  imag_sample_21|       pointer|
|imag_sample_22      |   in|   32|     ap_none|  imag_sample_22|       pointer|
|imag_sample_23      |   in|   32|     ap_none|  imag_sample_23|       pointer|
|imag_sample_24      |   in|   32|     ap_none|  imag_sample_24|       pointer|
|imag_sample_25      |   in|   32|     ap_none|  imag_sample_25|       pointer|
|imag_sample_26      |   in|   32|     ap_none|  imag_sample_26|       pointer|
|imag_sample_27      |   in|   32|     ap_none|  imag_sample_27|       pointer|
|imag_sample_28      |   in|   32|     ap_none|  imag_sample_28|       pointer|
|imag_sample_29      |   in|   32|     ap_none|  imag_sample_29|       pointer|
|imag_sample_30      |   in|   32|     ap_none|  imag_sample_30|       pointer|
|imag_sample_31      |   in|   32|     ap_none|  imag_sample_31|       pointer|
|real_out_0          |  out|   32|      ap_vld|      real_out_0|       pointer|
|real_out_0_ap_vld   |  out|    1|      ap_vld|      real_out_0|       pointer|
|real_out_1          |  out|   32|      ap_vld|      real_out_1|       pointer|
|real_out_1_ap_vld   |  out|    1|      ap_vld|      real_out_1|       pointer|
|real_out_2          |  out|   32|      ap_vld|      real_out_2|       pointer|
|real_out_2_ap_vld   |  out|    1|      ap_vld|      real_out_2|       pointer|
|real_out_3          |  out|   32|      ap_vld|      real_out_3|       pointer|
|real_out_3_ap_vld   |  out|    1|      ap_vld|      real_out_3|       pointer|
|real_out_4          |  out|   32|      ap_vld|      real_out_4|       pointer|
|real_out_4_ap_vld   |  out|    1|      ap_vld|      real_out_4|       pointer|
|real_out_5          |  out|   32|      ap_vld|      real_out_5|       pointer|
|real_out_5_ap_vld   |  out|    1|      ap_vld|      real_out_5|       pointer|
|real_out_6          |  out|   32|      ap_vld|      real_out_6|       pointer|
|real_out_6_ap_vld   |  out|    1|      ap_vld|      real_out_6|       pointer|
|real_out_7          |  out|   32|      ap_vld|      real_out_7|       pointer|
|real_out_7_ap_vld   |  out|    1|      ap_vld|      real_out_7|       pointer|
|real_out_8          |  out|   32|      ap_vld|      real_out_8|       pointer|
|real_out_8_ap_vld   |  out|    1|      ap_vld|      real_out_8|       pointer|
|real_out_9          |  out|   32|      ap_vld|      real_out_9|       pointer|
|real_out_9_ap_vld   |  out|    1|      ap_vld|      real_out_9|       pointer|
|real_out_10         |  out|   32|      ap_vld|     real_out_10|       pointer|
|real_out_10_ap_vld  |  out|    1|      ap_vld|     real_out_10|       pointer|
|real_out_11         |  out|   32|      ap_vld|     real_out_11|       pointer|
|real_out_11_ap_vld  |  out|    1|      ap_vld|     real_out_11|       pointer|
|real_out_12         |  out|   32|      ap_vld|     real_out_12|       pointer|
|real_out_12_ap_vld  |  out|    1|      ap_vld|     real_out_12|       pointer|
|real_out_13         |  out|   32|      ap_vld|     real_out_13|       pointer|
|real_out_13_ap_vld  |  out|    1|      ap_vld|     real_out_13|       pointer|
|real_out_14         |  out|   32|      ap_vld|     real_out_14|       pointer|
|real_out_14_ap_vld  |  out|    1|      ap_vld|     real_out_14|       pointer|
|real_out_15         |  out|   32|      ap_vld|     real_out_15|       pointer|
|real_out_15_ap_vld  |  out|    1|      ap_vld|     real_out_15|       pointer|
|real_out_16         |  out|   32|      ap_vld|     real_out_16|       pointer|
|real_out_16_ap_vld  |  out|    1|      ap_vld|     real_out_16|       pointer|
|real_out_17         |  out|   32|      ap_vld|     real_out_17|       pointer|
|real_out_17_ap_vld  |  out|    1|      ap_vld|     real_out_17|       pointer|
|real_out_18         |  out|   32|      ap_vld|     real_out_18|       pointer|
|real_out_18_ap_vld  |  out|    1|      ap_vld|     real_out_18|       pointer|
|real_out_19         |  out|   32|      ap_vld|     real_out_19|       pointer|
|real_out_19_ap_vld  |  out|    1|      ap_vld|     real_out_19|       pointer|
|real_out_20         |  out|   32|      ap_vld|     real_out_20|       pointer|
|real_out_20_ap_vld  |  out|    1|      ap_vld|     real_out_20|       pointer|
|real_out_21         |  out|   32|      ap_vld|     real_out_21|       pointer|
|real_out_21_ap_vld  |  out|    1|      ap_vld|     real_out_21|       pointer|
|real_out_22         |  out|   32|      ap_vld|     real_out_22|       pointer|
|real_out_22_ap_vld  |  out|    1|      ap_vld|     real_out_22|       pointer|
|real_out_23         |  out|   32|      ap_vld|     real_out_23|       pointer|
|real_out_23_ap_vld  |  out|    1|      ap_vld|     real_out_23|       pointer|
|real_out_24         |  out|   32|      ap_vld|     real_out_24|       pointer|
|real_out_24_ap_vld  |  out|    1|      ap_vld|     real_out_24|       pointer|
|real_out_25         |  out|   32|      ap_vld|     real_out_25|       pointer|
|real_out_25_ap_vld  |  out|    1|      ap_vld|     real_out_25|       pointer|
|real_out_26         |  out|   32|      ap_vld|     real_out_26|       pointer|
|real_out_26_ap_vld  |  out|    1|      ap_vld|     real_out_26|       pointer|
|real_out_27         |  out|   32|      ap_vld|     real_out_27|       pointer|
|real_out_27_ap_vld  |  out|    1|      ap_vld|     real_out_27|       pointer|
|real_out_28         |  out|   32|      ap_vld|     real_out_28|       pointer|
|real_out_28_ap_vld  |  out|    1|      ap_vld|     real_out_28|       pointer|
|real_out_29         |  out|   32|      ap_vld|     real_out_29|       pointer|
|real_out_29_ap_vld  |  out|    1|      ap_vld|     real_out_29|       pointer|
|real_out_30         |  out|   32|      ap_vld|     real_out_30|       pointer|
|real_out_30_ap_vld  |  out|    1|      ap_vld|     real_out_30|       pointer|
|real_out_31         |  out|   32|      ap_vld|     real_out_31|       pointer|
|real_out_31_ap_vld  |  out|    1|      ap_vld|     real_out_31|       pointer|
|imag_out_0          |  out|   32|      ap_vld|      imag_out_0|       pointer|
|imag_out_0_ap_vld   |  out|    1|      ap_vld|      imag_out_0|       pointer|
|imag_out_1          |  out|   32|      ap_vld|      imag_out_1|       pointer|
|imag_out_1_ap_vld   |  out|    1|      ap_vld|      imag_out_1|       pointer|
|imag_out_2          |  out|   32|      ap_vld|      imag_out_2|       pointer|
|imag_out_2_ap_vld   |  out|    1|      ap_vld|      imag_out_2|       pointer|
|imag_out_3          |  out|   32|      ap_vld|      imag_out_3|       pointer|
|imag_out_3_ap_vld   |  out|    1|      ap_vld|      imag_out_3|       pointer|
|imag_out_4          |  out|   32|      ap_vld|      imag_out_4|       pointer|
|imag_out_4_ap_vld   |  out|    1|      ap_vld|      imag_out_4|       pointer|
|imag_out_5          |  out|   32|      ap_vld|      imag_out_5|       pointer|
|imag_out_5_ap_vld   |  out|    1|      ap_vld|      imag_out_5|       pointer|
|imag_out_6          |  out|   32|      ap_vld|      imag_out_6|       pointer|
|imag_out_6_ap_vld   |  out|    1|      ap_vld|      imag_out_6|       pointer|
|imag_out_7          |  out|   32|      ap_vld|      imag_out_7|       pointer|
|imag_out_7_ap_vld   |  out|    1|      ap_vld|      imag_out_7|       pointer|
|imag_out_8          |  out|   32|      ap_vld|      imag_out_8|       pointer|
|imag_out_8_ap_vld   |  out|    1|      ap_vld|      imag_out_8|       pointer|
|imag_out_9          |  out|   32|      ap_vld|      imag_out_9|       pointer|
|imag_out_9_ap_vld   |  out|    1|      ap_vld|      imag_out_9|       pointer|
|imag_out_10         |  out|   32|      ap_vld|     imag_out_10|       pointer|
|imag_out_10_ap_vld  |  out|    1|      ap_vld|     imag_out_10|       pointer|
|imag_out_11         |  out|   32|      ap_vld|     imag_out_11|       pointer|
|imag_out_11_ap_vld  |  out|    1|      ap_vld|     imag_out_11|       pointer|
|imag_out_12         |  out|   32|      ap_vld|     imag_out_12|       pointer|
|imag_out_12_ap_vld  |  out|    1|      ap_vld|     imag_out_12|       pointer|
|imag_out_13         |  out|   32|      ap_vld|     imag_out_13|       pointer|
|imag_out_13_ap_vld  |  out|    1|      ap_vld|     imag_out_13|       pointer|
|imag_out_14         |  out|   32|      ap_vld|     imag_out_14|       pointer|
|imag_out_14_ap_vld  |  out|    1|      ap_vld|     imag_out_14|       pointer|
|imag_out_15         |  out|   32|      ap_vld|     imag_out_15|       pointer|
|imag_out_15_ap_vld  |  out|    1|      ap_vld|     imag_out_15|       pointer|
|imag_out_16         |  out|   32|      ap_vld|     imag_out_16|       pointer|
|imag_out_16_ap_vld  |  out|    1|      ap_vld|     imag_out_16|       pointer|
|imag_out_17         |  out|   32|      ap_vld|     imag_out_17|       pointer|
|imag_out_17_ap_vld  |  out|    1|      ap_vld|     imag_out_17|       pointer|
|imag_out_18         |  out|   32|      ap_vld|     imag_out_18|       pointer|
|imag_out_18_ap_vld  |  out|    1|      ap_vld|     imag_out_18|       pointer|
|imag_out_19         |  out|   32|      ap_vld|     imag_out_19|       pointer|
|imag_out_19_ap_vld  |  out|    1|      ap_vld|     imag_out_19|       pointer|
|imag_out_20         |  out|   32|      ap_vld|     imag_out_20|       pointer|
|imag_out_20_ap_vld  |  out|    1|      ap_vld|     imag_out_20|       pointer|
|imag_out_21         |  out|   32|      ap_vld|     imag_out_21|       pointer|
|imag_out_21_ap_vld  |  out|    1|      ap_vld|     imag_out_21|       pointer|
|imag_out_22         |  out|   32|      ap_vld|     imag_out_22|       pointer|
|imag_out_22_ap_vld  |  out|    1|      ap_vld|     imag_out_22|       pointer|
|imag_out_23         |  out|   32|      ap_vld|     imag_out_23|       pointer|
|imag_out_23_ap_vld  |  out|    1|      ap_vld|     imag_out_23|       pointer|
|imag_out_24         |  out|   32|      ap_vld|     imag_out_24|       pointer|
|imag_out_24_ap_vld  |  out|    1|      ap_vld|     imag_out_24|       pointer|
|imag_out_25         |  out|   32|      ap_vld|     imag_out_25|       pointer|
|imag_out_25_ap_vld  |  out|    1|      ap_vld|     imag_out_25|       pointer|
|imag_out_26         |  out|   32|      ap_vld|     imag_out_26|       pointer|
|imag_out_26_ap_vld  |  out|    1|      ap_vld|     imag_out_26|       pointer|
|imag_out_27         |  out|   32|      ap_vld|     imag_out_27|       pointer|
|imag_out_27_ap_vld  |  out|    1|      ap_vld|     imag_out_27|       pointer|
|imag_out_28         |  out|   32|      ap_vld|     imag_out_28|       pointer|
|imag_out_28_ap_vld  |  out|    1|      ap_vld|     imag_out_28|       pointer|
|imag_out_29         |  out|   32|      ap_vld|     imag_out_29|       pointer|
|imag_out_29_ap_vld  |  out|    1|      ap_vld|     imag_out_29|       pointer|
|imag_out_30         |  out|   32|      ap_vld|     imag_out_30|       pointer|
|imag_out_30_ap_vld  |  out|    1|      ap_vld|     imag_out_30|       pointer|
|imag_out_31         |  out|   32|      ap_vld|     imag_out_31|       pointer|
|imag_out_31_ap_vld  |  out|    1|      ap_vld|     imag_out_31|       pointer|
+--------------------+-----+-----+------------+----------------+--------------+

