$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 8 ' result [7:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 8 , result [7:0] $end
   $var wire 8 - dataa_copy [7:0] $end
   $var wire 8 . datab_copy [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00010100 #
b00100101 $
1%
1&
b00000000 '
b00010100 (
b00100101 )
1*
1+
b00000000 ,
b00000000 -
b00000000 .
#1000
0&
0+
#2000
b00110010 #
b00111001 $
1&
b00111001 '
b00110010 (
b00111001 )
1+
b00111001 ,
b00010100 -
b00100101 .
#3000
0&
0+
#4000
b01100010 #
b00111100 $
1&
b01101011 '
b01100010 (
b00111100 )
1+
b01101011 ,
b00110010 -
b00111001 .
#5000
0&
0+
#6000
b00111000 #
b00011100 $
1&
b10011110 '
b00111000 (
b00011100 )
1+
b10011110 ,
b01100010 -
b00111100 .
#7000
0&
0+
#8000
b01000110 #
b00101101 $
1&
b01010100 '
b01000110 (
b00101101 )
1+
b01010100 ,
b00111000 -
b00011100 .
#9000
0&
0+
#10000
b00010000 #
b01010001 $
1&
b01110011 '
b00010000 (
b01010001 )
1+
b01110011 ,
b01000110 -
b00101101 .
#11000
0&
0+
#12000
b00010101 #
b00010010 $
1&
b01100001 '
b00010101 (
b00010010 )
1+
b01100001 ,
b00010000 -
b01010001 .
#13000
0&
0+
#14000
b01011010 #
1&
b00100111 '
b01011010 (
1+
b00100111 ,
b00010101 -
b00010010 .
#15000
0&
0+
#16000
b00111100 #
b00000001 $
1&
b01101100 '
b00111100 (
b00000001 )
1+
b01101100 ,
b01011010 -
#17000
0&
0+
#18000
1&
b00111101 '
1+
b00111101 ,
b00111100 -
b00000001 .
#18001
