{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544263087768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544263087768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  8 10:58:07 2018 " "Processing started: Sat Dec  8 10:58:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544263087768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263087768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NN-ESD -c NN-ESD " "Command: quartus_map --read_settings_files=on --write_settings_files=off NN-ESD -c NN-ESD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263087769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544263089102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544263089102 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "base_hps.qsys " "Elaborating Platform Designer system entity \"base_hps.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544263096978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:20 Progress: Loading QUARTUS/base_hps.qsys " "2018.12.08.10:58:20 Progress: Loading QUARTUS/base_hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263100275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:20 Progress: Reading input file " "2018.12.08.10:58:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263100583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:20 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.12.08.10:58:20 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263100678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:21 Progress: Parameterizing module clk_0 " "2018.12.08.10:58:21 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263101376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:21 Progress: Adding hps_0 \[altera_hps 18.1\] " "2018.12.08.10:58:21 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263101378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:22 Progress: Parameterizing module hps_0 " "2018.12.08.10:58:22 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263102550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:22 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2018.12.08.10:58:22 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263102570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:22 Progress: Parameterizing module jtag_uart_0 " "2018.12.08.10:58:22 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263102594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:22 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2018.12.08.10:58:22 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263102595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:22 Progress: Parameterizing module pio_0 " "2018.12.08.10:58:22 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263102606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:22 Progress: Adding pll_0 \[altera_pll 18.1\] " "2018.12.08.10:58:22 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263102607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:23 Progress: Parameterizing module pll_0 " "2018.12.08.10:58:23 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263103033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:23 Progress: Building connections " "2018.12.08.10:58:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263103035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:23 Progress: Parameterizing connections " "2018.12.08.10:58:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263103060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:23 Progress: Validating " "2018.12.08.10:58:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263103061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.08.10:58:30 Progress: Done reading input file " "2018.12.08.10:58:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263110522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Base_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Base_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Base_hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Base_hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Base_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Base_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Base_hps.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Base_hps.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.pll_0: Able to implement PLL with user settings " "Base_hps.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263111879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps: Generating base_hps \"base_hps\" for QUARTUS_SYNTH " "Base_hps: Generating base_hps \"base_hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263122065 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263125250 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263125250 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263125251 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263125251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263127484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263127963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263128320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263128322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263128323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"base_hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"base_hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263128969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'base_hps_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'base_hps_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263128976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_hps_jtag_uart_0 --dir=/tmp/alt7873_3437367207998035648.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/jan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7873_3437367207998035648.dir/0002_jtag_uart_0_gen//base_hps_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_hps_jtag_uart_0 --dir=/tmp/alt7873_3437367207998035648.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/jan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7873_3437367207998035648.dir/0002_jtag_uart_0_gen//base_hps_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263128977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'base_hps_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'base_hps_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"base_hps\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"base_hps\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'base_hps_pio_0' " "Pio_0: Starting RTL generation for module 'base_hps_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_pio_0 --dir=/tmp/alt7873_3437367207998035648.dir/0003_pio_0_gen/ --quartus_dir=/home/jan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7873_3437367207998035648.dir/0003_pio_0_gen//base_hps_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_pio_0 --dir=/tmp/alt7873_3437367207998035648.dir/0003_pio_0_gen/ --quartus_dir=/home/jan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7873_3437367207998035648.dir/0003_pio_0_gen//base_hps_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'base_hps_pio_0' " "Pio_0: Done RTL generation for module 'base_hps_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"base_hps\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"base_hps\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"base_hps\" instantiated altera_pll \"pll_0\" " "Pll_0: \"base_hps\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"base_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"base_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"base_hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"base_hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_0_avalon_jtag_slave_burst_adapter\" " "Jtag_uart_0_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263129826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263145067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263145071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps: Done \"base_hps\" with 26 modules, 84 files " "Base_hps: Done \"base_hps\" with 26 modules, 84 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263145072 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "base_hps.qsys " "Finished elaborating Platform Designer system entity \"base_hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544263146722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"hps_io_hps_io_sdio_inst_CMD\";  expecting \")\", or \",\" DE10_Standard.vhd(209) " "VHDL syntax error at DE10_Standard.vhd(209) near text \"hps_io_hps_io_sdio_inst_CMD\";  expecting \")\", or \",\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 209 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150284 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"leds_export\";  expecting \")\", or \",\" DE10_Standard.vhd(243) " "VHDL syntax error at DE10_Standard.vhd(243) near text \"leds_export\";  expecting \")\", or \",\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 243 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/base_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/base_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps " "Found entity 1: base_hps" {  } { { "db/ip/base_hps/base_hps.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/base_hps/submodules/altera_default_burst_converter.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/base_hps/submodules/altera_incr_burst_converter.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150302 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150306 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150306 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150306 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150306 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544263150309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150312 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/base_hps/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/base_hps/submodules/altera_reset_controller.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/base_hps/submodules/altera_reset_synchronizer.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544263150318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0 " "Found entity 1: base_hps_hps_0" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0_fpga_interfaces " "Found entity 1: base_hps_hps_0_fpga_interfaces" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0_hps_io " "Found entity 1: base_hps_hps_0_hps_io" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0_hps_io_border " "Found entity 1: base_hps_hps_0_hps_io_border" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_irq_mapper " "Found entity 1: base_hps_irq_mapper" {  } { { "db/ip/base_hps/submodules/base_hps_irq_mapper.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_irq_mapper_001 " "Found entity 1: base_hps_irq_mapper_001" {  } { { "db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_jtag_uart_0_sim_scfifo_w " "Found entity 1: base_hps_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150323 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_hps_jtag_uart_0_scfifo_w " "Found entity 2: base_hps_jtag_uart_0_scfifo_w" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150323 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_hps_jtag_uart_0_sim_scfifo_r " "Found entity 3: base_hps_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150323 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_hps_jtag_uart_0_scfifo_r " "Found entity 4: base_hps_jtag_uart_0_scfifo_r" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150323 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_hps_jtag_uart_0 " "Found entity 5: base_hps_jtag_uart_0" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0 " "Found entity 1: base_hps_mm_interconnect_0" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_hps_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_cmd_demux " "Found entity 1: base_hps_mm_interconnect_0_cmd_demux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_cmd_mux " "Found entity 1: base_hps_mm_interconnect_0_cmd_mux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544263150329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544263150329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_router_default_decode " "Found entity 1: base_hps_mm_interconnect_0_router_default_decode" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150329 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_hps_mm_interconnect_0_router " "Found entity 2: base_hps_mm_interconnect_0_router" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544263150330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544263150330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_hps_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150330 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_hps_mm_interconnect_0_router_002 " "Found entity 2: base_hps_mm_interconnect_0_router_002" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_rsp_demux " "Found entity 1: base_hps_mm_interconnect_0_rsp_demux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_rsp_mux " "Found entity 1: base_hps_mm_interconnect_0_rsp_mux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_pio_0 " "Found entity 1: base_hps_pio_0" {  } { { "db/ip/base_hps/submodules/base_hps_pio_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_pll_0 " "Found entity 1: base_hps_pll_0" {  } { { "db/ip/base_hps/submodules/base_hps_pll_0.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_reset.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/base_hps/submodules/hps_sdram_pll.sv" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544263150372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/output_files/NN-ESD.map.smsg " "Generated suppressed messages file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/output_files/NN-ESD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544263150476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec  8 10:59:10 2018 " "Processing ended: Sat Dec  8 10:59:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544263150476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544263150476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544263150476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150476 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544263150566 ""}
