/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_HD21_PHY_PM (A_ADR + 0x2000)

//Page P0_HD21_PHY_PM
#define REG_0000_HD21_PM (HDMIRX_HD21_PHY_PM + 0x000)
    #define REG_0000_HD21_PM_NODIE_EN_SQH_OV Fld(1, 0, AC_MSKB0)
    #define REG_0000_HD21_PM_NODIE_PD_CLKIN_OV Fld(1, 1, AC_MSKB0)
    #define REG_0000_HD21_PM_NODIE_PD_RT_OV Fld(4, 2, AC_MSKB0)
    #define REG_0000_HD21_PM_NODIE_TEST_RT_CTRL_OV Fld(4, 6, AC_MSKW10)
    #define REG_0000_HD21_PM_NODIE_TEST_SQH_BYPASS_AC_OV Fld(1, 10, AC_MSKB1)
#define REG_0004_HD21_PM (HDMIRX_HD21_PHY_PM + 0x004)
    #define REG_0004_HD21_PM_NODIE_TEST_SQH_CAL_OV Fld(6, 0, AC_MSKB0)
    #define REG_0004_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L0_OV Fld(8, 6, AC_MSKW10)
#define REG_0008_HD21_PM (HDMIRX_HD21_PHY_PM + 0x008)
    #define REG_0008_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L1_OV Fld(8, 0, AC_FULLB0)
    #define REG_0008_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L2_OV Fld(8, 8, AC_FULLB1)
#define REG_000C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x00C)
    #define REG_000C_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L3_OV Fld(8, 0, AC_FULLB0)
    #define REG_000C_HD21_PM_NODIE_TEST_SQH_VTH_OV Fld(3, 8, AC_MSKB1)
#define REG_0080_HD21_PM (HDMIRX_HD21_PHY_PM + 0x080)
    #define REG_0080_HD21_PM_NODIE_EN_SQH_OV_EN Fld(1, 0, AC_MSKB0)
    #define REG_0080_HD21_PM_NODIE_PD_CLKIN_OV_EN Fld(1, 1, AC_MSKB0)
    #define REG_0080_HD21_PM_NODIE_PD_RT_OV_EN Fld(1, 2, AC_MSKB0)
    #define REG_0080_HD21_PM_NODIE_TEST_RT_CTRL_OV_EN Fld(1, 6, AC_MSKB0)
    #define REG_0080_HD21_PM_NODIE_TEST_SQH_BYPASS_AC_OV_EN Fld(1, 10, AC_MSKB1)
#define REG_0084_HD21_PM (HDMIRX_HD21_PHY_PM + 0x084)
    #define REG_0084_HD21_PM_NODIE_TEST_SQH_CAL_OV_EN Fld(1, 0, AC_MSKB0)
    #define REG_0084_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L0_OV_EN Fld(1, 6, AC_MSKB0)
#define REG_0088_HD21_PM (HDMIRX_HD21_PHY_PM + 0x088)
    #define REG_0088_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L1_OV_EN Fld(1, 0, AC_MSKB0)
    #define REG_0088_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L2_OV_EN Fld(1, 8, AC_MSKB1)
#define REG_008C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x08C)
    #define REG_008C_HD21_PM_NODIE_TEST_SQH_DEGLITCH_L3_OV_EN Fld(1, 0, AC_MSKB0)
    #define REG_008C_HD21_PM_NODIE_TEST_SQH_VTH_OV_EN Fld(1, 8, AC_MSKB1)
    #define REG_008C_HD21_PM_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L0 Fld(4, 11, AC_MSKB1)
#define REG_0090_HD21_PM (HDMIRX_HD21_PHY_PM + 0x090)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L1 Fld(4, 0, AC_MSKB0)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L2 Fld(4, 4, AC_MSKB0)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L3 Fld(4, 8, AC_MSKB1)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_DATO_SQH_L0 Fld(1, 12, AC_MSKB1)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_DATO_SQH_L1 Fld(1, 13, AC_MSKB1)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_DATO_SQH_L2 Fld(1, 14, AC_MSKB1)
    #define REG_0090_HD21_PM_RGS_HDMI2P1RX_NODIE_DATO_SQH_L3 Fld(1, 15, AC_MSKB1)
#define REG_0100_HD21_PM (HDMIRX_HD21_PHY_PM + 0x100)
    #define REG_0100_HD21_PM_NODIE_BYPASS_SQ_AC_OV Fld(1, 0, AC_MSKB0)
    #define REG_0100_HD21_PM_NODIE_BYPASS_SQ_AC_OV_EN Fld(1, 1, AC_MSKB0)
    #define REG_0100_HD21_PM_NODIE_EN_SQH_OV Fld(1, 2, AC_MSKB0)
    #define REG_0100_HD21_PM_NODIE_EN_SQH_OV_EN Fld(1, 3, AC_MSKB0)
    #define REG_0100_HD21_PM_NODIE_RT_CTRL_CK_OV Fld(4, 4, AC_MSKB0)
    #define REG_0100_HD21_PM_NODIE_RT_CTRL_OV Fld(4, 8, AC_MSKB1)
    #define REG_0100_HD21_PM_NODIE_RT_CTRL_CK_OV_EN Fld(1, 14, AC_MSKB1)
    #define REG_0100_HD21_PM_NODIE_RT_CTRL_OV_EN Fld(1, 15, AC_MSKB1)
#define REG_0104_HD21_PM (HDMIRX_HD21_PHY_PM + 0x104)
    #define REG_0104_HD21_PM_NODIE_SQ_CAL_OV_OV Fld(6, 0, AC_MSKB0)
    #define REG_0104_HD21_PM_NODIE_SQ_CAL_OV_OV_EN Fld(1, 7, AC_MSKB0)
    #define REG_0104_HD21_PM_NODIE_SQH_VTH_OV Fld(3, 12, AC_MSKB1)
    #define REG_0104_HD21_PM_NODIE_SQH_VTH_OV_EN Fld(1, 15, AC_MSKB1)
#define REG_0108_HD21_PM (HDMIRX_HD21_PHY_PM + 0x108)
    #define REG_0108_HD21_PM_NODIE_EN_LANE_SWAP_OV Fld(1, 0, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_EN_LANE_SWAP_OV_EN Fld(1, 1, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_EN_HDMI2P1_OV Fld(1, 2, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_EN_HDMI2P1_OV_EN Fld(1, 3, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_PD_CLKIN_OV Fld(1, 4, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_PD_CLKIN_OV_EN Fld(1, 5, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_EN_PAD_SHORT Fld(1, 7, AC_MSKB0)
    #define REG_0108_HD21_PM_NODIE_PD_RT_OV Fld(4, 8, AC_MSKB1)
    #define REG_0108_HD21_PM_NODIE_PD_RT_OV_EN Fld(1, 15, AC_MSKB1)
#define REG_010C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x10C)
    #define REG_010C_HD21_PM_PM_TESTBUS_SEL Fld(2, 0, AC_MSKB0)
    #define REG_010C_HD21_PM_DEBOUNCE_ONE_SHOT_CLR Fld(1, 2, AC_MSKB0)
    #define REG_010C_HD21_PM_DEBOUNCE_SEL Fld(1, 3, AC_MSKB0)
    #define REG_010C_HD21_PM_DATA_DEBOUNCE_OUT_L Fld(1, 15, AC_MSKB1)
#define REG_0110_HD21_PM (HDMIRX_HD21_PHY_PM + 0x110)
    #define REG_0110_HD21_PM_DEBOUNCE_TH_RISE Fld(8, 0, AC_FULLB0)
    #define REG_0110_HD21_PM_DEBOUNCE_TH_FALL Fld(8, 8, AC_FULLB1)
#define REG_0114_HD21_PM (HDMIRX_HD21_PHY_PM + 0x114)
    #define REG_0114_HD21_PM_NODIE_DATO_SQ Fld(4, 0, AC_MSKB0)
#define REG_0118_HD21_PM (HDMIRX_HD21_PHY_PM + 0x118)
    #define REG_0118_HD21_PM_NODIE_DUMY_RD_0 Fld(16, 0, AC_FULLW10)
#define REG_011C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x11C)
    #define REG_011C_HD21_PM_NODIE_DUMY_RD_1 Fld(16, 0, AC_FULLW10)
#define REG_0120_HD21_PM (HDMIRX_HD21_PHY_PM + 0x120)
    #define REG_0120_HD21_PM_NODIE_DUMMY_0 Fld(16, 0, AC_FULLW10)
#define REG_0124_HD21_PM (HDMIRX_HD21_PHY_PM + 0x124)
    #define REG_0124_HD21_PM_NODIE_DUMMY_1 Fld(16, 0, AC_FULLW10)
#define REG_0128_HD21_PM (HDMIRX_HD21_PHY_PM + 0x128)
    #define REG_0128_HD21_PM_NODIE_DUMMY_2 Fld(16, 0, AC_FULLW10)
#define REG_012C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x12C)
    #define REG_012C_HD21_PM_NODIE_DUMMY_3 Fld(16, 0, AC_FULLW10)
#define REG_0130_HD21_PM (HDMIRX_HD21_PHY_PM + 0x130)
    #define REG_0130_HD21_PM_NODIE_SQH_DEGLITCH_L0 Fld(8, 0, AC_FULLB0)
    #define REG_0130_HD21_PM_NODIE_SQH_DEGLITCH_L1 Fld(8, 8, AC_FULLB1)
#define REG_0134_HD21_PM (HDMIRX_HD21_PHY_PM + 0x134)
    #define REG_0134_HD21_PM_NODIE_SQH_DEGLITCH_L2 Fld(8, 0, AC_FULLB0)
    #define REG_0134_HD21_PM_NODIE_SQH_DEGLITCH_L3 Fld(8, 8, AC_FULLB1)
#define REG_0138_HD21_PM (HDMIRX_HD21_PHY_PM + 0x138)
    #define REG_0138_HD21_PM_DEBOUNCE_LANE_SEL_0 Fld(4, 0, AC_MSKB0)
    #define REG_0138_HD21_PM_DEBOUNCE_LANE_SEL_1 Fld(4, 4, AC_MSKB0)
    #define REG_0138_HD21_PM_DEBOUNCE_LANE_SEL_2 Fld(4, 8, AC_MSKB1)
    #define REG_0138_HD21_PM_DEBOUNCE_LANE_SEL_3 Fld(4, 12, AC_MSKB1)
#define REG_013C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x13C)
    #define REG_013C_HD21_PM_DATA_DEBOUNCE_OUT_L_DETAIL Fld(4, 0, AC_MSKB0)
#define REG_0140_HD21_PM (HDMIRX_HD21_PHY_PM + 0x140)
    #define REG_0140_HD21_PM_DATA_DEBOUNCE_OUT_SEL Fld(1, 0, AC_MSKB0)
#define REG_0144_HD21_PM (HDMIRX_HD21_PHY_PM + 0x144)
    #define REG_0144_HD21_PM_DATA_SQ_IN_FORCE_ENABLE Fld(4, 0, AC_MSKB0)
    #define REG_0144_HD21_PM_DATA_SQ_IN_FORCE_VALUE Fld(4, 4, AC_MSKB0)
    #define REG_0144_HD21_PM_DATA_SQ_OUT_FORCE_ENABLE Fld(4, 8, AC_MSKB1)
    #define REG_0144_HD21_PM_DATA_SQ_OUT_FORCE_VALUE Fld(4, 12, AC_MSKB1)
#define REG_0148_HD21_PM (HDMIRX_HD21_PHY_PM + 0x148)
    #define REG_0148_HD21_PM_HD21_PM_TESTBUS_OUT_0 Fld(16, 0, AC_FULLW10)
#define REG_014C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x14C)
    #define REG_014C_HD21_PM_HD21_PM_TESTBUS_OUT_1 Fld(8, 0, AC_FULLB0)
#define REG_0150_HD21_PM (HDMIRX_HD21_PHY_PM + 0x150)
    #define REG_0150_HD21_PM_RD_NODIE_BYPASS_SQ_AC_OV Fld(1, 0, AC_MSKB0)
    #define REG_0150_HD21_PM_RD_NODIE_EN_SQH_OV Fld(1, 1, AC_MSKB0)
    #define REG_0150_HD21_PM_RD_NODIE_RT_CTRL_OV Fld(4, 4, AC_MSKB0)
    #define REG_0150_HD21_PM_RD_NODIE_SQ_CAL_OV_OV Fld(6, 8, AC_MSKB1)
#define REG_0154_HD21_PM (HDMIRX_HD21_PHY_PM + 0x154)
    #define REG_0154_HD21_PM_RD_NODIE_SQH_VTH_OV Fld(3, 0, AC_MSKB0)
    #define REG_0154_HD21_PM_RD_NODIE_EN_HDMI2P1_OV Fld(1, 4, AC_MSKB0)
    #define REG_0154_HD21_PM_RD_NODIE_PD_CLKIN_OV Fld(1, 7, AC_MSKB0)
    #define REG_0154_HD21_PM_RD_NODIE_PD_RT_OV Fld(4, 8, AC_MSKB1)
#define REG_0180_HD21_PM (HDMIRX_HD21_PHY_PM + 0x180)
    #define REG_0180_HD21_PM_SW_FORCE_HDMIRX_PHY_PM_FIQ_EN Fld(1, 0, AC_MSKB0)
    #define REG_0180_HD21_PM_SW_FORCE_HDMIRX_PHY_PM_FIQ Fld(1, 8, AC_MSKB1)
#define REG_0184_HD21_PM (HDMIRX_HD21_PHY_PM + 0x184)
    #define REG_0184_HD21_PM_HDMIRX_PHY_PM_FIQ_MASK Fld(1, 0, AC_MSKB0)
    #define REG_0184_HD21_PM_HDMIRX_PHY_PM_FIQ_FORCE Fld(1, 8, AC_MSKB1)
#define REG_0188_HD21_PM (HDMIRX_HD21_PHY_PM + 0x188)
    #define REG_0188_HD21_PM_HDMIRX_PHY_PM_FIQ_CLR Fld(1, 0, AC_MSKB0)
    #define REG_0188_HD21_PM_HDMIRX_PHY_PM_FIQ_STATUS Fld(1, 8, AC_MSKB1)
#define REG_018C_HD21_PM (HDMIRX_HD21_PHY_PM + 0x18C)
    #define REG_018C_HD21_PM_SW_FORCE_HDMIRX_PHY_PM_IRQ_EN Fld(1, 0, AC_MSKB0)
    #define REG_018C_HD21_PM_SW_FORCE_HDMIRX_PHY_PM_IRQ Fld(1, 8, AC_MSKB1)
#define REG_0190_HD21_PM (HDMIRX_HD21_PHY_PM + 0x190)
    #define REG_0190_HD21_PM_HDMIRX_PHY_PM_IRQ_MASK Fld(1, 0, AC_MSKB0)
    #define REG_0190_HD21_PM_HDMIRX_PHY_PM_IRQ_FORCE Fld(1, 8, AC_MSKB1)
#define REG_0194_HD21_PM (HDMIRX_HD21_PHY_PM + 0x194)
    #define REG_0194_HD21_PM_HDMIRX_PHY_PM_IRQ_STATUS Fld(1, 8, AC_MSKB1)

