module top_module (
    input clk,
    input d, 
    input r,   // synchronous reset
    output q);

    always @(posedge clk) begin
        if (r) 
            q <= 8'b0;      // clear all flip-flops
        else 
            q <= d;         // store input data
    end

endmodule