$date
	Mon Apr 04 20:24:24 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SupCounter_tb $end
$scope module sup $end
$var wire 1 ! Clock $end
$var wire 1 " Q0 $end
$var wire 1 # Q1 $end
$var wire 1 $ Q2 $end
$var wire 1 % Q3 $end
$var wire 1 & Reset $end
$var wire 1 ' SYNTHESIZED_WIRE_0 $end
$var wire 1 ( SYNTHESIZED_WIRE_1 $end
$var wire 1 ) SYNTHESIZED_WIRE_2 $end
$var wire 1 * SYNTHESIZED_WIRE_3 $end
$var wire 1 + SYNTHESIZED_WIRE_6 $end
$var wire 1 , SYNTHESIZED_WIRE_9 $end
$var reg 1 - DFF_inst3 $end
$var reg 1 . SYNTHESIZED_WIRE_10 $end
$var reg 1 / SYNTHESIZED_WIRE_7 $end
$var reg 1 0 SYNTHESIZED_WIRE_8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
1&
x%
x$
x#
x"
0!
$end
#1
0)
0*
1'
0(
0,
0+
0"
0/
0#
00
0$
0.
0%
0-
0&
#2
1&
#4
0'
1(
1"
1/
1!
#5
0!
#6
1'
0"
0/
1#
10
1!
#7
0!
#8
1)
0'
0(
1,
1"
1/
1!
#9
0!
#10
0*
1'
0,
1)
0+
0"
0/
0#
00
1$
1.
1!
#11
0!
#12
0'
1(
1"
1/
1!
#13
0!
#14
1'
0"
0/
1#
10
1!
#15
0!
#16
1*
1+
0)
0'
0(
1,
1"
1/
1!
#17
0!
#18
1'
0,
0)
0+
1*
0"
0/
0#
00
0$
0.
1%
1-
1!
#19
0!
#20
0'
1(
1"
1/
1!
#21
0!
#22
1'
0"
0/
1#
10
1!
#23
0!
#24
1)
0'
0(
1,
1"
1/
1!
#25
0!
#26
1*
1'
0,
1)
0+
0"
0/
0#
00
1$
1.
1!
#27
0!
#28
0'
1(
1"
1/
1!
#29
0!
#30
1'
0"
0/
1#
10
1!
#31
0!
#32
0*
1+
0)
0'
0(
1,
1"
1/
1!
#33
0!
#34
1'
0,
0)
0+
0*
0"
0/
0#
00
0$
0.
0%
0-
1!
#35
0&
0!
#36
1&
#38
0'
1(
1"
1/
1!
#39
0!
#40
1'
1#
10
0"
0/
1!
#41
0!
#42
1)
0'
0(
1,
1"
1/
1!
#43
0!
#44
1'
0,
1$
1.
0#
00
0"
0/
1!
#45
0!
#47
