
ILI93XX_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007424  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407424  00407424  0000f424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20000000  0040742c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000052c  2000088c  00407cb8  0001088c  2**2
                  ALLOC
  4 .stack        00003000  20000db8  004081e4  0001088c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001088c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108b6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e652  00000000  00000000  00010911  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002325  00000000  00000000  0001ef63  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b68  00000000  00000000  00021288  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b00  00000000  00000000  00021df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000150ac  00000000  00000000  000228f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000d4da  00000000  00000000  0003799c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00059297  00000000  00000000  00044e76  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002748  00000000  00000000  0009e110  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00006624  00000000  00000000  000a0858  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003db8 	.word	0x20003db8
  400004:	0040118d 	.word	0x0040118d
  400008:	00401189 	.word	0x00401189
  40000c:	00401189 	.word	0x00401189
  400010:	00401189 	.word	0x00401189
  400014:	00401189 	.word	0x00401189
  400018:	00401189 	.word	0x00401189
	...
  40002c:	00401189 	.word	0x00401189
  400030:	00401189 	.word	0x00401189
  400034:	00000000 	.word	0x00000000
  400038:	00401189 	.word	0x00401189
  40003c:	00401189 	.word	0x00401189
  400040:	00401189 	.word	0x00401189
  400044:	00401189 	.word	0x00401189
  400048:	00401189 	.word	0x00401189
  40004c:	00401189 	.word	0x00401189
  400050:	00401189 	.word	0x00401189
  400054:	00401189 	.word	0x00401189
  400058:	00401189 	.word	0x00401189
  40005c:	00401189 	.word	0x00401189
  400060:	00401189 	.word	0x00401189
  400064:	00401189 	.word	0x00401189
  400068:	00000000 	.word	0x00000000
  40006c:	00400f85 	.word	0x00400f85
  400070:	00400f99 	.word	0x00400f99
  400074:	00400fad 	.word	0x00400fad
  400078:	00401189 	.word	0x00401189
  40007c:	00401189 	.word	0x00401189
	...
  400088:	00401189 	.word	0x00401189
  40008c:	00401189 	.word	0x00401189
  400090:	00401189 	.word	0x00401189
  400094:	00401189 	.word	0x00401189
  400098:	00401189 	.word	0x00401189
  40009c:	004015f5 	.word	0x004015f5
  4000a0:	00401189 	.word	0x00401189
  4000a4:	00401189 	.word	0x00401189
  4000a8:	00401189 	.word	0x00401189
  4000ac:	00401189 	.word	0x00401189
  4000b0:	00401189 	.word	0x00401189
  4000b4:	00401189 	.word	0x00401189
  4000b8:	00401189 	.word	0x00401189
  4000bc:	00401189 	.word	0x00401189
  4000c0:	00401189 	.word	0x00401189
  4000c4:	00401189 	.word	0x00401189
  4000c8:	00401189 	.word	0x00401189

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000088c 	.word	0x2000088c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040742c 	.word	0x0040742c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040742c 	.word	0x0040742c
  40011c:	20000890 	.word	0x20000890
  400120:	0040742c 	.word	0x0040742c
  400124:	00000000 	.word	0x00000000

00400128 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400128:	b410      	push	{r4}
  40012a:	0189      	lsls	r1, r1, #6
  40012c:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40012e:	2402      	movs	r4, #2
  400130:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400132:	f04f 31ff 	mov.w	r1, #4294967295
  400136:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400138:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40013a:	605a      	str	r2, [r3, #4]
}
  40013c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400140:	4770      	bx	lr
  400142:	bf00      	nop

00400144 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400144:	0189      	lsls	r1, r1, #6
  400146:	2305      	movs	r3, #5
  400148:	5043      	str	r3, [r0, r1]
  40014a:	4770      	bx	lr

0040014c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40014c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400150:	61ca      	str	r2, [r1, #28]
  400152:	4770      	bx	lr

00400154 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400154:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400158:	624a      	str	r2, [r1, #36]	; 0x24
  40015a:	4770      	bx	lr

0040015c <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  40015c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400160:	6a08      	ldr	r0, [r1, #32]
}
  400162:	4770      	bx	lr

00400164 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400164:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400166:	480e      	ldr	r0, [pc, #56]	; (4001a0 <sysclk_init+0x3c>)
  400168:	4b0e      	ldr	r3, [pc, #56]	; (4001a4 <sysclk_init+0x40>)
  40016a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40016c:	2000      	movs	r0, #0
  40016e:	213e      	movs	r1, #62	; 0x3e
  400170:	4b0d      	ldr	r3, [pc, #52]	; (4001a8 <sysclk_init+0x44>)
  400172:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400174:	4c0d      	ldr	r4, [pc, #52]	; (4001ac <sysclk_init+0x48>)
  400176:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400178:	2800      	cmp	r0, #0
  40017a:	d0fc      	beq.n	400176 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <sysclk_init+0x4c>)
  40017e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400180:	4a0c      	ldr	r2, [pc, #48]	; (4001b4 <sysclk_init+0x50>)
  400182:	4b0d      	ldr	r3, [pc, #52]	; (4001b8 <sysclk_init+0x54>)
  400184:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400186:	4c0d      	ldr	r4, [pc, #52]	; (4001bc <sysclk_init+0x58>)
  400188:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40018a:	2800      	cmp	r0, #0
  40018c:	d0fc      	beq.n	400188 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40018e:	2010      	movs	r0, #16
  400190:	4b0b      	ldr	r3, [pc, #44]	; (4001c0 <sysclk_init+0x5c>)
  400192:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400194:	4b0b      	ldr	r3, [pc, #44]	; (4001c4 <sysclk_init+0x60>)
  400196:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400198:	4801      	ldr	r0, [pc, #4]	; (4001a0 <sysclk_init+0x3c>)
  40019a:	4b02      	ldr	r3, [pc, #8]	; (4001a4 <sysclk_init+0x40>)
  40019c:	4798      	blx	r3
  40019e:	bd10      	pop	{r4, pc}
  4001a0:	07270e00 	.word	0x07270e00
  4001a4:	00401351 	.word	0x00401351
  4001a8:	00401029 	.word	0x00401029
  4001ac:	0040107d 	.word	0x0040107d
  4001b0:	0040108d 	.word	0x0040108d
  4001b4:	20133f01 	.word	0x20133f01
  4001b8:	400e0400 	.word	0x400e0400
  4001bc:	0040109d 	.word	0x0040109d
  4001c0:	00400fc1 	.word	0x00400fc1
  4001c4:	0040123d 	.word	0x0040123d

004001c8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  4001c8:	b9a8      	cbnz	r0, 4001f6 <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001ce:	460c      	mov	r4, r1
  4001d0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001d2:	2a00      	cmp	r2, #0
  4001d4:	dd0a      	ble.n	4001ec <_read+0x24>
  4001d6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001d8:	4e08      	ldr	r6, [pc, #32]	; (4001fc <_read+0x34>)
  4001da:	4d09      	ldr	r5, [pc, #36]	; (400200 <_read+0x38>)
  4001dc:	6830      	ldr	r0, [r6, #0]
  4001de:	4621      	mov	r1, r4
  4001e0:	682b      	ldr	r3, [r5, #0]
  4001e2:	4798      	blx	r3
		ptr++;
  4001e4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001e6:	42bc      	cmp	r4, r7
  4001e8:	d1f8      	bne.n	4001dc <_read+0x14>
  4001ea:	e001      	b.n	4001f0 <_read+0x28>
  4001ec:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001f0:	4640      	mov	r0, r8
  4001f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001f6:	f04f 30ff 	mov.w	r0, #4294967295
  4001fa:	4770      	bx	lr
  4001fc:	20000d2c 	.word	0x20000d2c
  400200:	20000d24 	.word	0x20000d24

00400204 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400204:	3801      	subs	r0, #1
  400206:	2802      	cmp	r0, #2
  400208:	d818      	bhi.n	40023c <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40020a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40020e:	460e      	mov	r6, r1
  400210:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400212:	b182      	cbz	r2, 400236 <_write+0x32>
  400214:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400216:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400250 <_write+0x4c>
  40021a:	4f0c      	ldr	r7, [pc, #48]	; (40024c <_write+0x48>)
  40021c:	f8d8 0000 	ldr.w	r0, [r8]
  400220:	f815 1b01 	ldrb.w	r1, [r5], #1
  400224:	683b      	ldr	r3, [r7, #0]
  400226:	4798      	blx	r3
  400228:	2800      	cmp	r0, #0
  40022a:	db0a      	blt.n	400242 <_write+0x3e>
  40022c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40022e:	3c01      	subs	r4, #1
  400230:	d1f4      	bne.n	40021c <_write+0x18>
  400232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400236:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40023c:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400240:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400242:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40024a:	bf00      	nop
  40024c:	20000d28 	.word	0x20000d28
  400250:	20000d2c 	.word	0x20000d2c

00400254 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400254:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400256:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40025a:	4b24      	ldr	r3, [pc, #144]	; (4002ec <board_init+0x98>)
  40025c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40025e:	200b      	movs	r0, #11
  400260:	4c23      	ldr	r4, [pc, #140]	; (4002f0 <board_init+0x9c>)
  400262:	47a0      	blx	r4
  400264:	200c      	movs	r0, #12
  400266:	47a0      	blx	r4
  400268:	200d      	movs	r0, #13
  40026a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  40026c:	2013      	movs	r0, #19
  40026e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400272:	4c20      	ldr	r4, [pc, #128]	; (4002f4 <board_init+0xa0>)
  400274:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400276:	2014      	movs	r0, #20
  400278:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40027c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40027e:	2023      	movs	r0, #35	; 0x23
  400280:	491d      	ldr	r1, [pc, #116]	; (4002f8 <board_init+0xa4>)
  400282:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400284:	204c      	movs	r0, #76	; 0x4c
  400286:	491d      	ldr	r1, [pc, #116]	; (4002fc <board_init+0xa8>)
  400288:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40028a:	481d      	ldr	r0, [pc, #116]	; (400300 <board_init+0xac>)
  40028c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400290:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400294:	4b1b      	ldr	r3, [pc, #108]	; (400304 <board_init+0xb0>)
  400296:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400298:	4d1b      	ldr	r5, [pc, #108]	; (400308 <board_init+0xb4>)
  40029a:	2040      	movs	r0, #64	; 0x40
  40029c:	4629      	mov	r1, r5
  40029e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4002a0:	2041      	movs	r0, #65	; 0x41
  4002a2:	4629      	mov	r1, r5
  4002a4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4002a6:	2042      	movs	r0, #66	; 0x42
  4002a8:	4629      	mov	r1, r5
  4002aa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4002ac:	2043      	movs	r0, #67	; 0x43
  4002ae:	4629      	mov	r1, r5
  4002b0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4002b2:	2044      	movs	r0, #68	; 0x44
  4002b4:	4629      	mov	r1, r5
  4002b6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4002b8:	2045      	movs	r0, #69	; 0x45
  4002ba:	4629      	mov	r1, r5
  4002bc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4002be:	2046      	movs	r0, #70	; 0x46
  4002c0:	4629      	mov	r1, r5
  4002c2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4002c4:	2047      	movs	r0, #71	; 0x47
  4002c6:	4629      	mov	r1, r5
  4002c8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4002ca:	204b      	movs	r0, #75	; 0x4b
  4002cc:	4629      	mov	r1, r5
  4002ce:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4002d0:	2048      	movs	r0, #72	; 0x48
  4002d2:	4629      	mov	r1, r5
  4002d4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4002d6:	204f      	movs	r0, #79	; 0x4f
  4002d8:	4629      	mov	r1, r5
  4002da:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002dc:	2053      	movs	r0, #83	; 0x53
  4002de:	4629      	mov	r1, r5
  4002e0:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002e2:	204d      	movs	r0, #77	; 0x4d
  4002e4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002e8:	47a0      	blx	r4
  4002ea:	bd38      	pop	{r3, r4, r5, pc}
  4002ec:	400e1450 	.word	0x400e1450
  4002f0:	004010ad 	.word	0x004010ad
  4002f4:	00400cdd 	.word	0x00400cdd
  4002f8:	28000079 	.word	0x28000079
  4002fc:	28000059 	.word	0x28000059
  400300:	400e0e00 	.word	0x400e0e00
  400304:	00400e01 	.word	0x00400e01
  400308:	08000001 	.word	0x08000001

0040030c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40030c:	b470      	push	{r4, r5, r6}
  40030e:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400310:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400314:	2810      	cmp	r0, #16
  400316:	bf28      	it	cs
  400318:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40031a:	2800      	cmp	r0, #0
  40031c:	bf08      	it	eq
  40031e:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400320:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400322:	4e10      	ldr	r6, [pc, #64]	; (400364 <aat31xx_set_backlight+0x58>)
  400324:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400328:	2418      	movs	r4, #24
  40032a:	6375      	str	r5, [r6, #52]	; 0x34
  40032c:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40032e:	9b01      	ldr	r3, [sp, #4]
  400330:	1e5a      	subs	r2, r3, #1
  400332:	9201      	str	r2, [sp, #4]
  400334:	2b00      	cmp	r3, #0
  400336:	d1fa      	bne.n	40032e <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400338:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  40033a:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40033c:	9b01      	ldr	r3, [sp, #4]
  40033e:	1e5a      	subs	r2, r3, #1
  400340:	9201      	str	r2, [sp, #4]
  400342:	2b00      	cmp	r3, #0
  400344:	d1fa      	bne.n	40033c <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400346:	3101      	adds	r1, #1
  400348:	4281      	cmp	r1, r0
  40034a:	d3ee      	bcc.n	40032a <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  40034c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400350:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400352:	9b01      	ldr	r3, [sp, #4]
  400354:	1e5a      	subs	r2, r3, #1
  400356:	9201      	str	r2, [sp, #4]
  400358:	2b00      	cmp	r3, #0
  40035a:	d1fa      	bne.n	400352 <aat31xx_set_backlight+0x46>
	}
}
  40035c:	b003      	add	sp, #12
  40035e:	bc70      	pop	{r4, r5, r6}
  400360:	4770      	bx	lr
  400362:	bf00      	nop
  400364:	400e1200 	.word	0x400e1200

00400368 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400368:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40036a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40036e:	4b06      	ldr	r3, [pc, #24]	; (400388 <aat31xx_disable_backlight+0x20>)
  400370:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400376:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400378:	9b01      	ldr	r3, [sp, #4]
  40037a:	1e5a      	subs	r2, r3, #1
  40037c:	9201      	str	r2, [sp, #4]
  40037e:	2b00      	cmp	r3, #0
  400380:	d1fa      	bne.n	400378 <aat31xx_disable_backlight+0x10>
	}
}
  400382:	b002      	add	sp, #8
  400384:	4770      	bx	lr
  400386:	bf00      	nop
  400388:	400e1200 	.word	0x400e1200

0040038c <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40038c:	4b0a      	ldr	r3, [pc, #40]	; (4003b8 <ili93xx_write_ram_prepare+0x2c>)
  40038e:	781b      	ldrb	r3, [r3, #0]
  400390:	2b01      	cmp	r3, #1
  400392:	d106      	bne.n	4003a2 <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400394:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400398:	2200      	movs	r2, #0
  40039a:	701a      	strb	r2, [r3, #0]
  40039c:	2222      	movs	r2, #34	; 0x22
  40039e:	701a      	strb	r2, [r3, #0]
  4003a0:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003a2:	2b02      	cmp	r3, #2
  4003a4:	d107      	bne.n	4003b6 <ili93xx_write_ram_prepare+0x2a>
  4003a6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003aa:	222c      	movs	r2, #44	; 0x2c
  4003ac:	701a      	strb	r2, [r3, #0]
  4003ae:	2200      	movs	r2, #0
  4003b0:	701a      	strb	r2, [r3, #0]
  4003b2:	223c      	movs	r2, #60	; 0x3c
  4003b4:	701a      	strb	r2, [r3, #0]
  4003b6:	4770      	bx	lr
  4003b8:	20000c68 	.word	0x20000c68

004003bc <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4003bc:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4003c0:	4b03      	ldr	r3, [pc, #12]	; (4003d0 <ili93xx_write_ram+0x14>)
  4003c2:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4003c4:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4003c8:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4003ca:	b2c0      	uxtb	r0, r0
  4003cc:	7018      	strb	r0, [r3, #0]
  4003ce:	4770      	bx	lr
  4003d0:	61000002 	.word	0x61000002

004003d4 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4003d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003d8:	4607      	mov	r7, r0
  4003da:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4003dc:	f031 0907 	bics.w	r9, r1, #7
  4003e0:	d018      	beq.n	400414 <ili93xx_write_ram_buffer+0x40>
  4003e2:	4604      	mov	r4, r0
  4003e4:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4003e6:	4d12      	ldr	r5, [pc, #72]	; (400430 <ili93xx_write_ram_buffer+0x5c>)
  4003e8:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  4003ec:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4003ee:	6860      	ldr	r0, [r4, #4]
  4003f0:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4003f2:	68a0      	ldr	r0, [r4, #8]
  4003f4:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4003f6:	68e0      	ldr	r0, [r4, #12]
  4003f8:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4003fa:	6920      	ldr	r0, [r4, #16]
  4003fc:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4003fe:	6960      	ldr	r0, [r4, #20]
  400400:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400402:	69a0      	ldr	r0, [r4, #24]
  400404:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400406:	69e0      	ldr	r0, [r4, #28]
  400408:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40040a:	3608      	adds	r6, #8
  40040c:	3420      	adds	r4, #32
  40040e:	454e      	cmp	r6, r9
  400410:	d3ea      	bcc.n	4003e8 <ili93xx_write_ram_buffer+0x14>
  400412:	e000      	b.n	400416 <ili93xx_write_ram_buffer+0x42>
  400414:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400416:	45b0      	cmp	r8, r6
  400418:	d908      	bls.n	40042c <ili93xx_write_ram_buffer+0x58>
  40041a:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40041e:	4d04      	ldr	r5, [pc, #16]	; (400430 <ili93xx_write_ram_buffer+0x5c>)
  400420:	f854 0b04 	ldr.w	r0, [r4], #4
  400424:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400426:	3601      	adds	r6, #1
  400428:	45b0      	cmp	r8, r6
  40042a:	d8f9      	bhi.n	400420 <ili93xx_write_ram_buffer+0x4c>
  40042c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400430:	004003bd 	.word	0x004003bd

00400434 <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400434:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400438:	2200      	movs	r2, #0
  40043a:	701a      	strb	r2, [r3, #0]
  40043c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40043e:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400440:	3302      	adds	r3, #2
  400442:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400444:	b2c9      	uxtb	r1, r1
  400446:	7019      	strb	r1, [r3, #0]
  400448:	4770      	bx	lr
  40044a:	bf00      	nop

0040044c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40044c:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40044e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400452:	2400      	movs	r4, #0
  400454:	701c      	strb	r4, [r3, #0]
  400456:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400458:	b14a      	cbz	r2, 40046e <ili93xx_write_register+0x22>
  40045a:	1e4b      	subs	r3, r1, #1
  40045c:	1e50      	subs	r0, r2, #1
  40045e:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400462:	4804      	ldr	r0, [pc, #16]	; (400474 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400464:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400468:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40046a:	428b      	cmp	r3, r1
  40046c:	d1fa      	bne.n	400464 <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  40046e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400472:	4770      	bx	lr
  400474:	61000002 	.word	0x61000002

00400478 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400478:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40047a:	2300      	movs	r3, #0
  40047c:	9301      	str	r3, [sp, #4]
  40047e:	9b01      	ldr	r3, [sp, #4]
  400480:	4298      	cmp	r0, r3
  400482:	d911      	bls.n	4004a8 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400484:	2100      	movs	r1, #0
  400486:	4a09      	ldr	r2, [pc, #36]	; (4004ac <ili93xx_delay+0x34>)
  400488:	9101      	str	r1, [sp, #4]
  40048a:	9b01      	ldr	r3, [sp, #4]
  40048c:	4293      	cmp	r3, r2
  40048e:	d805      	bhi.n	40049c <ili93xx_delay+0x24>
  400490:	9b01      	ldr	r3, [sp, #4]
  400492:	3301      	adds	r3, #1
  400494:	9301      	str	r3, [sp, #4]
  400496:	9b01      	ldr	r3, [sp, #4]
  400498:	4293      	cmp	r3, r2
  40049a:	d9f9      	bls.n	400490 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40049c:	9b01      	ldr	r3, [sp, #4]
  40049e:	3301      	adds	r3, #1
  4004a0:	9301      	str	r3, [sp, #4]
  4004a2:	9b01      	ldr	r3, [sp, #4]
  4004a4:	4283      	cmp	r3, r0
  4004a6:	d3ef      	bcc.n	400488 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4004a8:	b002      	add	sp, #8
  4004aa:	4770      	bx	lr
  4004ac:	0001869f 	.word	0x0001869f

004004b0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4004b0:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4004b2:	4c15      	ldr	r4, [pc, #84]	; (400508 <ili93xx_check_box_coordinates+0x58>)
  4004b4:	6824      	ldr	r4, [r4, #0]
  4004b6:	6805      	ldr	r5, [r0, #0]
  4004b8:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4004ba:	bf24      	itt	cs
  4004bc:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004c0:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4004c2:	6815      	ldr	r5, [r2, #0]
  4004c4:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4004c6:	bf9c      	itt	ls
  4004c8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004cc:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4004ce:	4c0f      	ldr	r4, [pc, #60]	; (40050c <ili93xx_check_box_coordinates+0x5c>)
  4004d0:	6824      	ldr	r4, [r4, #0]
  4004d2:	680d      	ldr	r5, [r1, #0]
  4004d4:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4004d6:	bf24      	itt	cs
  4004d8:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004dc:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4004de:	681d      	ldr	r5, [r3, #0]
  4004e0:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4004e2:	bf9c      	itt	ls
  4004e4:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004e8:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4004ea:	6804      	ldr	r4, [r0, #0]
  4004ec:	6815      	ldr	r5, [r2, #0]
  4004ee:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4004f0:	bf84      	itt	hi
  4004f2:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4004f4:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4004f6:	680a      	ldr	r2, [r1, #0]
  4004f8:	6818      	ldr	r0, [r3, #0]
  4004fa:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4004fc:	bf84      	itt	hi
  4004fe:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400500:	601a      	strhi	r2, [r3, #0]
	}
}
  400502:	bc30      	pop	{r4, r5}
  400504:	4770      	bx	lr
  400506:	bf00      	nop
  400508:	2000000c 	.word	0x2000000c
  40050c:	20000010 	.word	0x20000010

00400510 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400510:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400512:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400516:	2200      	movs	r2, #0
  400518:	701a      	strb	r2, [r3, #0]
  40051a:	22d3      	movs	r2, #211	; 0xd3
  40051c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40051e:	3302      	adds	r3, #2
  400520:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400522:	f88d 2000 	strb.w	r2, [sp]
  400526:	781a      	ldrb	r2, [r3, #0]
  400528:	f88d 2001 	strb.w	r2, [sp, #1]
  40052c:	781a      	ldrb	r2, [r3, #0]
  40052e:	f88d 2002 	strb.w	r2, [sp, #2]
  400532:	781b      	ldrb	r3, [r3, #0]
  400534:	b2db      	uxtb	r3, r3
  400536:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40053a:	b2d2      	uxtb	r2, r2
  40053c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400540:	b29b      	uxth	r3, r3
  400542:	f249 3241 	movw	r2, #37697	; 0x9341
  400546:	4293      	cmp	r3, r2
  400548:	d104      	bne.n	400554 <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  40054a:	2202      	movs	r2, #2
  40054c:	4b0e      	ldr	r3, [pc, #56]	; (400588 <ili93xx_device_type_identify+0x78>)
  40054e:	701a      	strb	r2, [r3, #0]
		return 0;
  400550:	2000      	movs	r0, #0
  400552:	e017      	b.n	400584 <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400554:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400558:	2200      	movs	r2, #0
  40055a:	701a      	strb	r2, [r3, #0]
  40055c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40055e:	3302      	adds	r3, #2
  400560:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400562:	f88d 2000 	strb.w	r2, [sp]
  400566:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400568:	b2d2      	uxtb	r2, r2
  40056a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  40056e:	b29b      	uxth	r3, r3
  400570:	f249 3225 	movw	r2, #37669	; 0x9325
  400574:	4293      	cmp	r3, r2
  400576:	d104      	bne.n	400582 <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400578:	2201      	movs	r2, #1
  40057a:	4b03      	ldr	r3, [pc, #12]	; (400588 <ili93xx_device_type_identify+0x78>)
  40057c:	701a      	strb	r2, [r3, #0]
		return 0;
  40057e:	2000      	movs	r0, #0
  400580:	e000      	b.n	400584 <ili93xx_device_type_identify+0x74>
	}

	return 1;
  400582:	2001      	movs	r0, #1
}
  400584:	b002      	add	sp, #8
  400586:	4770      	bx	lr
  400588:	20000c68 	.word	0x20000c68

0040058c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40058c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40058e:	4b09      	ldr	r3, [pc, #36]	; (4005b4 <ili93xx_display_on+0x28>)
  400590:	781b      	ldrb	r3, [r3, #0]
  400592:	2b01      	cmp	r3, #1
  400594:	d105      	bne.n	4005a2 <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400596:	2007      	movs	r0, #7
  400598:	f240 1133 	movw	r1, #307	; 0x133
  40059c:	4b06      	ldr	r3, [pc, #24]	; (4005b8 <ili93xx_display_on+0x2c>)
  40059e:	4798      	blx	r3
  4005a0:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4005a2:	2b02      	cmp	r3, #2
  4005a4:	d104      	bne.n	4005b0 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4005a6:	2029      	movs	r0, #41	; 0x29
  4005a8:	2100      	movs	r1, #0
  4005aa:	460a      	mov	r2, r1
  4005ac:	4b03      	ldr	r3, [pc, #12]	; (4005bc <ili93xx_display_on+0x30>)
  4005ae:	4798      	blx	r3
  4005b0:	bd08      	pop	{r3, pc}
  4005b2:	bf00      	nop
  4005b4:	20000c68 	.word	0x20000c68
  4005b8:	00400435 	.word	0x00400435
  4005bc:	0040044d 	.word	0x0040044d

004005c0 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4005c0:	4a04      	ldr	r2, [pc, #16]	; (4005d4 <ili93xx_set_foreground_color+0x14>)
  4005c2:	1f13      	subs	r3, r2, #4
  4005c4:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4005c8:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4005cc:	4293      	cmp	r3, r2
  4005ce:	d1fb      	bne.n	4005c8 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4005d0:	4770      	bx	lr
  4005d2:	bf00      	nop
  4005d4:	200008a8 	.word	0x200008a8

004005d8 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4005d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005dc:	b082      	sub	sp, #8
  4005de:	460c      	mov	r4, r1
  4005e0:	4617      	mov	r7, r2
  4005e2:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005e4:	4b22      	ldr	r3, [pc, #136]	; (400670 <ili93xx_set_window+0x98>)
  4005e6:	781b      	ldrb	r3, [r3, #0]
  4005e8:	2b01      	cmp	r3, #1
  4005ea:	d114      	bne.n	400616 <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4005ec:	b285      	uxth	r5, r0
  4005ee:	2050      	movs	r0, #80	; 0x50
  4005f0:	4629      	mov	r1, r5
  4005f2:	f8df 8084 	ldr.w	r8, [pc, #132]	; 400678 <ili93xx_set_window+0xa0>
  4005f6:	47c0      	blx	r8
  4005f8:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4005fa:	4429      	add	r1, r5
  4005fc:	2051      	movs	r0, #81	; 0x51
  4005fe:	b289      	uxth	r1, r1
  400600:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400602:	b2a4      	uxth	r4, r4
  400604:	2052      	movs	r0, #82	; 0x52
  400606:	4621      	mov	r1, r4
  400608:	47c0      	blx	r8
  40060a:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  40060c:	4421      	add	r1, r4
  40060e:	2053      	movs	r0, #83	; 0x53
  400610:	b289      	uxth	r1, r1
  400612:	47c0      	blx	r8
  400614:	e028      	b.n	400668 <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400616:	2b02      	cmp	r3, #2
  400618:	d126      	bne.n	400668 <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  40061a:	0a03      	lsrs	r3, r0, #8
  40061c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400620:	b2c3      	uxtb	r3, r0
  400622:	f88d 3005 	strb.w	r3, [sp, #5]
  400626:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400628:	4410      	add	r0, r2
  40062a:	0a00      	lsrs	r0, r0, #8
  40062c:	f88d 0006 	strb.w	r0, [sp, #6]
  400630:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400632:	441f      	add	r7, r3
  400634:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400638:	202a      	movs	r0, #42	; 0x2a
  40063a:	a901      	add	r1, sp, #4
  40063c:	2204      	movs	r2, #4
  40063e:	4d0d      	ldr	r5, [pc, #52]	; (400674 <ili93xx_set_window+0x9c>)
  400640:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400642:	0a23      	lsrs	r3, r4, #8
  400644:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400648:	b2e3      	uxtb	r3, r4
  40064a:	f88d 3005 	strb.w	r3, [sp, #5]
  40064e:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400650:	4414      	add	r4, r2
  400652:	0a24      	lsrs	r4, r4, #8
  400654:	f88d 4006 	strb.w	r4, [sp, #6]
  400658:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  40065a:	441e      	add	r6, r3
  40065c:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400660:	202b      	movs	r0, #43	; 0x2b
  400662:	a901      	add	r1, sp, #4
  400664:	2204      	movs	r2, #4
  400666:	47a8      	blx	r5
				       paratable, 4);
	}
}
  400668:	b002      	add	sp, #8
  40066a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40066e:	bf00      	nop
  400670:	20000c68 	.word	0x20000c68
  400674:	0040044d 	.word	0x0040044d
  400678:	00400435 	.word	0x00400435

0040067c <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  40067c:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40067e:	4b06      	ldr	r3, [pc, #24]	; (400698 <ili93xx_set_cursor_position+0x1c>)
  400680:	781b      	ldrb	r3, [r3, #0]
  400682:	2b01      	cmp	r3, #1
  400684:	d107      	bne.n	400696 <ili93xx_set_cursor_position+0x1a>
  400686:	460c      	mov	r4, r1
  400688:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  40068a:	2020      	movs	r0, #32
  40068c:	4d03      	ldr	r5, [pc, #12]	; (40069c <ili93xx_set_cursor_position+0x20>)
  40068e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400690:	2021      	movs	r0, #33	; 0x21
  400692:	4621      	mov	r1, r4
  400694:	47a8      	blx	r5
  400696:	bd38      	pop	{r3, r4, r5, pc}
  400698:	20000c68 	.word	0x20000c68
  40069c:	00400435 	.word	0x00400435

004006a0 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4006a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4006a4:	b083      	sub	sp, #12
  4006a6:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4006a8:	4bac      	ldr	r3, [pc, #688]	; (40095c <ili93xx_init+0x2bc>)
  4006aa:	4798      	blx	r3
  4006ac:	2800      	cmp	r0, #0
  4006ae:	f040 814f 	bne.w	400950 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4006b2:	22f0      	movs	r2, #240	; 0xf0
  4006b4:	4baa      	ldr	r3, [pc, #680]	; (400960 <ili93xx_init+0x2c0>)
  4006b6:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4006b8:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4006bc:	4ba9      	ldr	r3, [pc, #676]	; (400964 <ili93xx_init+0x2c4>)
  4006be:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4006c0:	4ba9      	ldr	r3, [pc, #676]	; (400968 <ili93xx_init+0x2c8>)
  4006c2:	781b      	ldrb	r3, [r3, #0]
  4006c4:	2b01      	cmp	r3, #1
  4006c6:	f040 80b1 	bne.w	40082c <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  4006ca:	2007      	movs	r0, #7
  4006cc:	2133      	movs	r1, #51	; 0x33
  4006ce:	4ca7      	ldr	r4, [pc, #668]	; (40096c <ili93xx_init+0x2cc>)
  4006d0:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4006d2:	2010      	movs	r0, #16
  4006d4:	2100      	movs	r1, #0
  4006d6:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4006d8:	2000      	movs	r0, #0
  4006da:	2101      	movs	r1, #1
  4006dc:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4006de:	2001      	movs	r0, #1
  4006e0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006e4:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4006e6:	2002      	movs	r0, #2
  4006e8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4006ec:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4006ee:	2004      	movs	r0, #4
  4006f0:	2100      	movs	r1, #0
  4006f2:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4006f4:	2008      	movs	r0, #8
  4006f6:	f240 2107 	movw	r1, #519	; 0x207
  4006fa:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4006fc:	2009      	movs	r0, #9
  4006fe:	2100      	movs	r1, #0
  400700:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400702:	200a      	movs	r0, #10
  400704:	2100      	movs	r1, #0
  400706:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400708:	200c      	movs	r0, #12
  40070a:	2100      	movs	r1, #0
  40070c:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40070e:	200d      	movs	r0, #13
  400710:	2100      	movs	r1, #0
  400712:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400714:	200f      	movs	r0, #15
  400716:	2100      	movs	r1, #0
  400718:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40071a:	2010      	movs	r0, #16
  40071c:	2100      	movs	r1, #0
  40071e:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400720:	2011      	movs	r0, #17
  400722:	2100      	movs	r1, #0
  400724:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400726:	2012      	movs	r0, #18
  400728:	2100      	movs	r1, #0
  40072a:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  40072c:	2013      	movs	r0, #19
  40072e:	2100      	movs	r1, #0
  400730:	47a0      	blx	r4
		ili93xx_delay(200);
  400732:	20c8      	movs	r0, #200	; 0xc8
  400734:	4d8e      	ldr	r5, [pc, #568]	; (400970 <ili93xx_init+0x2d0>)
  400736:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400738:	2010      	movs	r0, #16
  40073a:	f241 2190 	movw	r1, #4752	; 0x1290
  40073e:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400740:	2011      	movs	r0, #17
  400742:	f240 2127 	movw	r1, #551	; 0x227
  400746:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400748:	2032      	movs	r0, #50	; 0x32
  40074a:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  40074c:	2012      	movs	r0, #18
  40074e:	211b      	movs	r1, #27
  400750:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400752:	2032      	movs	r0, #50	; 0x32
  400754:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400756:	2013      	movs	r0, #19
  400758:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40075c:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  40075e:	2029      	movs	r0, #41	; 0x29
  400760:	2119      	movs	r1, #25
  400762:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400764:	202b      	movs	r0, #43	; 0x2b
  400766:	210d      	movs	r1, #13
  400768:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  40076a:	2032      	movs	r0, #50	; 0x32
  40076c:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  40076e:	2030      	movs	r0, #48	; 0x30
  400770:	2100      	movs	r1, #0
  400772:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400774:	2031      	movs	r0, #49	; 0x31
  400776:	f44f 7101 	mov.w	r1, #516	; 0x204
  40077a:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  40077c:	2032      	movs	r0, #50	; 0x32
  40077e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400782:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400784:	2035      	movs	r0, #53	; 0x35
  400786:	2107      	movs	r1, #7
  400788:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40078a:	2036      	movs	r0, #54	; 0x36
  40078c:	f241 4104 	movw	r1, #5124	; 0x1404
  400790:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400792:	2037      	movs	r0, #55	; 0x37
  400794:	f240 7105 	movw	r1, #1797	; 0x705
  400798:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40079a:	2038      	movs	r0, #56	; 0x38
  40079c:	f240 3105 	movw	r1, #773	; 0x305
  4007a0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4007a2:	2039      	movs	r0, #57	; 0x39
  4007a4:	f240 7107 	movw	r1, #1799	; 0x707
  4007a8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4007aa:	203c      	movs	r0, #60	; 0x3c
  4007ac:	f240 7101 	movw	r1, #1793	; 0x701
  4007b0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4007b2:	203d      	movs	r0, #61	; 0x3d
  4007b4:	210e      	movs	r1, #14
  4007b6:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4007b8:	2003      	movs	r0, #3
  4007ba:	f24d 0110 	movw	r1, #53264	; 0xd010
  4007be:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4007c0:	2060      	movs	r0, #96	; 0x60
  4007c2:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4007c6:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  4007c8:	2061      	movs	r0, #97	; 0x61
  4007ca:	2101      	movs	r1, #1
  4007cc:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4007ce:	206a      	movs	r0, #106	; 0x6a
  4007d0:	2100      	movs	r1, #0
  4007d2:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4007d4:	2080      	movs	r0, #128	; 0x80
  4007d6:	2100      	movs	r1, #0
  4007d8:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007da:	2081      	movs	r0, #129	; 0x81
  4007dc:	2100      	movs	r1, #0
  4007de:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4007e0:	2082      	movs	r0, #130	; 0x82
  4007e2:	2100      	movs	r1, #0
  4007e4:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4007e6:	2083      	movs	r0, #131	; 0x83
  4007e8:	2100      	movs	r1, #0
  4007ea:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007ec:	2084      	movs	r0, #132	; 0x84
  4007ee:	2100      	movs	r1, #0
  4007f0:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4007f2:	2085      	movs	r0, #133	; 0x85
  4007f4:	2100      	movs	r1, #0
  4007f6:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4007f8:	2090      	movs	r0, #144	; 0x90
  4007fa:	2110      	movs	r1, #16
  4007fc:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4007fe:	2092      	movs	r0, #146	; 0x92
  400800:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400804:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400806:	2095      	movs	r0, #149	; 0x95
  400808:	f44f 7188 	mov.w	r1, #272	; 0x110
  40080c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40080e:	2000      	movs	r0, #0
  400810:	4601      	mov	r1, r0
  400812:	6832      	ldr	r2, [r6, #0]
  400814:	6873      	ldr	r3, [r6, #4]
  400816:	4c57      	ldr	r4, [pc, #348]	; (400974 <ili93xx_init+0x2d4>)
  400818:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40081a:	68b0      	ldr	r0, [r6, #8]
  40081c:	4b56      	ldr	r3, [pc, #344]	; (400978 <ili93xx_init+0x2d8>)
  40081e:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400820:	2000      	movs	r0, #0
  400822:	4601      	mov	r1, r0
  400824:	4b55      	ldr	r3, [pc, #340]	; (40097c <ili93xx_init+0x2dc>)
  400826:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400828:	2000      	movs	r0, #0
  40082a:	e094      	b.n	400956 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40082c:	2b02      	cmp	r3, #2
  40082e:	f040 8091 	bne.w	400954 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400832:	2339      	movs	r3, #57	; 0x39
  400834:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400838:	232c      	movs	r3, #44	; 0x2c
  40083a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40083e:	2400      	movs	r4, #0
  400840:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400844:	2334      	movs	r3, #52	; 0x34
  400846:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40084a:	2702      	movs	r7, #2
  40084c:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400850:	20cb      	movs	r0, #203	; 0xcb
  400852:	4669      	mov	r1, sp
  400854:	2205      	movs	r2, #5
  400856:	4d4a      	ldr	r5, [pc, #296]	; (400980 <ili93xx_init+0x2e0>)
  400858:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  40085a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40085e:	23aa      	movs	r3, #170	; 0xaa
  400860:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400864:	23b0      	movs	r3, #176	; 0xb0
  400866:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  40086a:	20cf      	movs	r0, #207	; 0xcf
  40086c:	4669      	mov	r1, sp
  40086e:	2203      	movs	r2, #3
  400870:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400872:	2330      	movs	r3, #48	; 0x30
  400874:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400878:	20f7      	movs	r0, #247	; 0xf7
  40087a:	4669      	mov	r1, sp
  40087c:	2201      	movs	r2, #1
  40087e:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400880:	2325      	movs	r3, #37	; 0x25
  400882:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400886:	20c0      	movs	r0, #192	; 0xc0
  400888:	4669      	mov	r1, sp
  40088a:	2201      	movs	r2, #1
  40088c:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  40088e:	f04f 0911 	mov.w	r9, #17
  400892:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400896:	20c1      	movs	r0, #193	; 0xc1
  400898:	4669      	mov	r1, sp
  40089a:	2201      	movs	r2, #1
  40089c:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  40089e:	235c      	movs	r3, #92	; 0x5c
  4008a0:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4008a4:	234c      	movs	r3, #76	; 0x4c
  4008a6:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4008aa:	20c5      	movs	r0, #197	; 0xc5
  4008ac:	4669      	mov	r1, sp
  4008ae:	463a      	mov	r2, r7
  4008b0:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4008b2:	2394      	movs	r3, #148	; 0x94
  4008b4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4008b8:	20c7      	movs	r0, #199	; 0xc7
  4008ba:	4669      	mov	r1, sp
  4008bc:	2201      	movs	r2, #1
  4008be:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  4008c0:	2385      	movs	r3, #133	; 0x85
  4008c2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4008c6:	f04f 0801 	mov.w	r8, #1
  4008ca:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  4008ce:	2378      	movs	r3, #120	; 0x78
  4008d0:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4008d4:	20e8      	movs	r0, #232	; 0xe8
  4008d6:	4669      	mov	r1, sp
  4008d8:	2203      	movs	r2, #3
  4008da:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  4008dc:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4008e0:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4008e4:	20ea      	movs	r0, #234	; 0xea
  4008e6:	4669      	mov	r1, sp
  4008e8:	463a      	mov	r2, r7
  4008ea:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4008ec:	2348      	movs	r3, #72	; 0x48
  4008ee:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4008f2:	2036      	movs	r0, #54	; 0x36
  4008f4:	4669      	mov	r1, sp
  4008f6:	4642      	mov	r2, r8
  4008f8:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  4008fa:	2306      	movs	r3, #6
  4008fc:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400900:	203a      	movs	r0, #58	; 0x3a
  400902:	4669      	mov	r1, sp
  400904:	4642      	mov	r2, r8
  400906:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400908:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40090c:	2382      	movs	r3, #130	; 0x82
  40090e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400912:	2327      	movs	r3, #39	; 0x27
  400914:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400918:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40091c:	20b6      	movs	r0, #182	; 0xb6
  40091e:	4669      	mov	r1, sp
  400920:	2204      	movs	r2, #4
  400922:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400924:	4620      	mov	r0, r4
  400926:	4621      	mov	r1, r4
  400928:	6832      	ldr	r2, [r6, #0]
  40092a:	6873      	ldr	r3, [r6, #4]
  40092c:	4f11      	ldr	r7, [pc, #68]	; (400974 <ili93xx_init+0x2d4>)
  40092e:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400930:	68b0      	ldr	r0, [r6, #8]
  400932:	4b11      	ldr	r3, [pc, #68]	; (400978 <ili93xx_init+0x2d8>)
  400934:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400936:	4648      	mov	r0, r9
  400938:	4669      	mov	r1, sp
  40093a:	4622      	mov	r2, r4
  40093c:	47a8      	blx	r5
		ili93xx_delay(10);
  40093e:	200a      	movs	r0, #10
  400940:	4b0b      	ldr	r3, [pc, #44]	; (400970 <ili93xx_init+0x2d0>)
  400942:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400944:	2029      	movs	r0, #41	; 0x29
  400946:	4669      	mov	r1, sp
  400948:	4622      	mov	r2, r4
  40094a:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  40094c:	4620      	mov	r0, r4
  40094e:	e002      	b.n	400956 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400950:	2001      	movs	r0, #1
  400952:	e000      	b.n	400956 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400954:	2001      	movs	r0, #1
	}

	return 0;
}
  400956:	b003      	add	sp, #12
  400958:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40095c:	00400511 	.word	0x00400511
  400960:	2000000c 	.word	0x2000000c
  400964:	20000010 	.word	0x20000010
  400968:	20000c68 	.word	0x20000c68
  40096c:	00400435 	.word	0x00400435
  400970:	00400479 	.word	0x00400479
  400974:	004005d9 	.word	0x004005d9
  400978:	004005c1 	.word	0x004005c1
  40097c:	0040067d 	.word	0x0040067d
  400980:	0040044d 	.word	0x0040044d

00400984 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400984:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400986:	4b16      	ldr	r3, [pc, #88]	; (4009e0 <ili93xx_draw_pixel+0x5c>)
  400988:	681b      	ldr	r3, [r3, #0]
  40098a:	4283      	cmp	r3, r0
  40098c:	d921      	bls.n	4009d2 <ili93xx_draw_pixel+0x4e>
  40098e:	4b15      	ldr	r3, [pc, #84]	; (4009e4 <ili93xx_draw_pixel+0x60>)
  400990:	681b      	ldr	r3, [r3, #0]
  400992:	428b      	cmp	r3, r1
  400994:	d91f      	bls.n	4009d6 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400996:	4b14      	ldr	r3, [pc, #80]	; (4009e8 <ili93xx_draw_pixel+0x64>)
  400998:	781b      	ldrb	r3, [r3, #0]
  40099a:	2b01      	cmp	r3, #1
  40099c:	d10b      	bne.n	4009b6 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40099e:	b280      	uxth	r0, r0
  4009a0:	b289      	uxth	r1, r1
  4009a2:	4b12      	ldr	r3, [pc, #72]	; (4009ec <ili93xx_draw_pixel+0x68>)
  4009a4:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4009a6:	4b12      	ldr	r3, [pc, #72]	; (4009f0 <ili93xx_draw_pixel+0x6c>)
  4009a8:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009aa:	4b12      	ldr	r3, [pc, #72]	; (4009f4 <ili93xx_draw_pixel+0x70>)
  4009ac:	6818      	ldr	r0, [r3, #0]
  4009ae:	4b12      	ldr	r3, [pc, #72]	; (4009f8 <ili93xx_draw_pixel+0x74>)
  4009b0:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009b2:	2000      	movs	r0, #0
  4009b4:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4009b6:	2b02      	cmp	r3, #2
  4009b8:	d10f      	bne.n	4009da <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4009ba:	2200      	movs	r2, #0
  4009bc:	4613      	mov	r3, r2
  4009be:	4c0f      	ldr	r4, [pc, #60]	; (4009fc <ili93xx_draw_pixel+0x78>)
  4009c0:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4009c2:	4b0b      	ldr	r3, [pc, #44]	; (4009f0 <ili93xx_draw_pixel+0x6c>)
  4009c4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009c6:	4b0b      	ldr	r3, [pc, #44]	; (4009f4 <ili93xx_draw_pixel+0x70>)
  4009c8:	6818      	ldr	r0, [r3, #0]
  4009ca:	4b0b      	ldr	r3, [pc, #44]	; (4009f8 <ili93xx_draw_pixel+0x74>)
  4009cc:	4798      	blx	r3
	}

	return 0;
  4009ce:	2000      	movs	r0, #0
  4009d0:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  4009d2:	2001      	movs	r0, #1
  4009d4:	bd10      	pop	{r4, pc}
  4009d6:	2001      	movs	r0, #1
  4009d8:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009da:	2000      	movs	r0, #0
}
  4009dc:	bd10      	pop	{r4, pc}
  4009de:	bf00      	nop
  4009e0:	2000000c 	.word	0x2000000c
  4009e4:	20000010 	.word	0x20000010
  4009e8:	20000c68 	.word	0x20000c68
  4009ec:	0040067d 	.word	0x0040067d
  4009f0:	0040038d 	.word	0x0040038d
  4009f4:	200008a8 	.word	0x200008a8
  4009f8:	004003bd 	.word	0x004003bd
  4009fc:	004005d9 	.word	0x004005d9

00400a00 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a04:	b084      	sub	sp, #16
  400a06:	9003      	str	r0, [sp, #12]
  400a08:	9102      	str	r1, [sp, #8]
  400a0a:	9201      	str	r2, [sp, #4]
  400a0c:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400a0e:	a803      	add	r0, sp, #12
  400a10:	a902      	add	r1, sp, #8
  400a12:	aa01      	add	r2, sp, #4
  400a14:	466b      	mov	r3, sp
  400a16:	4c22      	ldr	r4, [pc, #136]	; (400aa0 <ili93xx_draw_filled_rectangle+0xa0>)
  400a18:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a1a:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400a1c:	9c02      	ldr	r4, [sp, #8]
  400a1e:	9901      	ldr	r1, [sp, #4]
  400a20:	1c4a      	adds	r2, r1, #1
  400a22:	9900      	ldr	r1, [sp, #0]
  400a24:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a26:	4628      	mov	r0, r5
  400a28:	4621      	mov	r1, r4
  400a2a:	1b52      	subs	r2, r2, r5
  400a2c:	1b1b      	subs	r3, r3, r4
  400a2e:	4c1d      	ldr	r4, [pc, #116]	; (400aa4 <ili93xx_draw_filled_rectangle+0xa4>)
  400a30:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  400a32:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400a36:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400a3a:	4b1b      	ldr	r3, [pc, #108]	; (400aa8 <ili93xx_draw_filled_rectangle+0xa8>)
  400a3c:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400a3e:	4b1b      	ldr	r3, [pc, #108]	; (400aac <ili93xx_draw_filled_rectangle+0xac>)
  400a40:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400a42:	9a02      	ldr	r2, [sp, #8]
  400a44:	9b00      	ldr	r3, [sp, #0]
  400a46:	1a9a      	subs	r2, r3, r2
  400a48:	9b01      	ldr	r3, [sp, #4]
  400a4a:	f103 0801 	add.w	r8, r3, #1
  400a4e:	9b03      	ldr	r3, [sp, #12]
  400a50:	ebc3 0808 	rsb	r8, r3, r8
  400a54:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400a58:	4c15      	ldr	r4, [pc, #84]	; (400ab0 <ili93xx_draw_filled_rectangle+0xb0>)
  400a5a:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400a5e:	09e4      	lsrs	r4, r4, #7
  400a60:	d007      	beq.n	400a72 <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a62:	4f14      	ldr	r7, [pc, #80]	; (400ab4 <ili93xx_draw_filled_rectangle+0xb4>)
  400a64:	26f0      	movs	r6, #240	; 0xf0
  400a66:	4d14      	ldr	r5, [pc, #80]	; (400ab8 <ili93xx_draw_filled_rectangle+0xb8>)
  400a68:	4638      	mov	r0, r7
  400a6a:	4631      	mov	r1, r6
  400a6c:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400a6e:	3c01      	subs	r4, #1
  400a70:	d1fa      	bne.n	400a68 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a72:	490f      	ldr	r1, [pc, #60]	; (400ab0 <ili93xx_draw_filled_rectangle+0xb0>)
  400a74:	fba1 3108 	umull	r3, r1, r1, r8
  400a78:	09c9      	lsrs	r1, r1, #7
  400a7a:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400a7e:	480d      	ldr	r0, [pc, #52]	; (400ab4 <ili93xx_draw_filled_rectangle+0xb4>)
  400a80:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400a84:	4b0c      	ldr	r3, [pc, #48]	; (400ab8 <ili93xx_draw_filled_rectangle+0xb8>)
  400a86:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400a88:	2000      	movs	r0, #0
  400a8a:	4601      	mov	r1, r0
  400a8c:	4b0b      	ldr	r3, [pc, #44]	; (400abc <ili93xx_draw_filled_rectangle+0xbc>)
  400a8e:	681a      	ldr	r2, [r3, #0]
  400a90:	4b0b      	ldr	r3, [pc, #44]	; (400ac0 <ili93xx_draw_filled_rectangle+0xc0>)
  400a92:	681b      	ldr	r3, [r3, #0]
  400a94:	4c03      	ldr	r4, [pc, #12]	; (400aa4 <ili93xx_draw_filled_rectangle+0xa4>)
  400a96:	47a0      	blx	r4
}
  400a98:	b004      	add	sp, #16
  400a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a9e:	bf00      	nop
  400aa0:	004004b1 	.word	0x004004b1
  400aa4:	004005d9 	.word	0x004005d9
  400aa8:	0040067d 	.word	0x0040067d
  400aac:	0040038d 	.word	0x0040038d
  400ab0:	88888889 	.word	0x88888889
  400ab4:	200008a8 	.word	0x200008a8
  400ab8:	004003d5 	.word	0x004003d5
  400abc:	2000000c 	.word	0x2000000c
  400ac0:	20000010 	.word	0x20000010

00400ac4 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ac8:	b085      	sub	sp, #20
  400aca:	9003      	str	r0, [sp, #12]
  400acc:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400ace:	7813      	ldrb	r3, [r2, #0]
  400ad0:	2b00      	cmp	r3, #0
  400ad2:	d046      	beq.n	400b62 <ili93xx_draw_string+0x9e>
  400ad4:	468b      	mov	fp, r1
  400ad6:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400ad8:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400b6c <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400adc:	2b0a      	cmp	r3, #10
  400ade:	d104      	bne.n	400aea <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400ae0:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400ae4:	9b03      	ldr	r3, [sp, #12]
  400ae6:	9301      	str	r3, [sp, #4]
  400ae8:	e035      	b.n	400b56 <ili93xx_draw_string+0x92>

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400aea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400aee:	4e1e      	ldr	r6, [pc, #120]	; (400b68 <ili93xx_draw_string+0xa4>)
  400af0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400af4:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400af8:	9a01      	ldr	r2, [sp, #4]
  400afa:	4613      	mov	r3, r2
  400afc:	330a      	adds	r3, #10
  400afe:	9300      	str	r3, [sp, #0]
  400b00:	4690      	mov	r8, r2
  400b02:	2407      	movs	r4, #7
  400b04:	4637      	mov	r7, r6
  400b06:	eb0b 0a04 	add.w	sl, fp, r4
  400b0a:	463d      	mov	r5, r7
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400b0c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400b10:	4123      	asrs	r3, r4
  400b12:	f013 0f01 	tst.w	r3, #1
  400b16:	d003      	beq.n	400b20 <ili93xx_draw_string+0x5c>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400b18:	4640      	mov	r0, r8
  400b1a:	ebc4 010a 	rsb	r1, r4, sl
  400b1e:	47c8      	blx	r9
  400b20:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400b22:	f1b4 3fff 	cmp.w	r4, #4294967295
  400b26:	d1f0      	bne.n	400b0a <ili93xx_draw_string+0x46>
  400b28:	2407      	movs	r4, #7
  400b2a:	f10b 070f 	add.w	r7, fp, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400b2e:	782b      	ldrb	r3, [r5, #0]
  400b30:	4123      	asrs	r3, r4
  400b32:	f013 0f01 	tst.w	r3, #1
  400b36:	d002      	beq.n	400b3e <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400b38:	4640      	mov	r0, r8
  400b3a:	1b39      	subs	r1, r7, r4
  400b3c:	47c8      	blx	r9
  400b3e:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400b40:	2c01      	cmp	r4, #1
  400b42:	d1f4      	bne.n	400b2e <ili93xx_draw_string+0x6a>
  400b44:	3602      	adds	r6, #2
  400b46:	f108 0801 	add.w	r8, r8, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400b4a:	9b00      	ldr	r3, [sp, #0]
  400b4c:	4598      	cmp	r8, r3
  400b4e:	d1d8      	bne.n	400b02 <ili93xx_draw_string+0x3e>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400b50:	9b01      	ldr	r3, [sp, #4]
  400b52:	330c      	adds	r3, #12
  400b54:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b56:	9a02      	ldr	r2, [sp, #8]
  400b58:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400b5c:	9202      	str	r2, [sp, #8]
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d1bc      	bne.n	400adc <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400b62:	b005      	add	sp, #20
  400b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b68:	00406aac 	.word	0x00406aac
  400b6c:	00400985 	.word	0x00400985

00400b70 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400b70:	0109      	lsls	r1, r1, #4
  400b72:	5042      	str	r2, [r0, r1]
  400b74:	4770      	bx	lr
  400b76:	bf00      	nop

00400b78 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400b78:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b7c:	604a      	str	r2, [r1, #4]
  400b7e:	4770      	bx	lr

00400b80 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400b80:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b84:	608a      	str	r2, [r1, #8]
  400b86:	4770      	bx	lr

00400b88 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400b88:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b8c:	60ca      	str	r2, [r1, #12]
  400b8e:	4770      	bx	lr

00400b90 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b90:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b94:	0052      	lsls	r2, r2, #1
  400b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b9a:	fbb3 f2f2 	udiv	r2, r3, r2
  400b9e:	3a01      	subs	r2, #1
  400ba0:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400ba4:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop

00400bac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bac:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bae:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bb2:	d02f      	beq.n	400c14 <pio_set_peripheral+0x68>
  400bb4:	d807      	bhi.n	400bc6 <pio_set_peripheral+0x1a>
  400bb6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bba:	d014      	beq.n	400be6 <pio_set_peripheral+0x3a>
  400bbc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bc0:	d01e      	beq.n	400c00 <pio_set_peripheral+0x54>
  400bc2:	b939      	cbnz	r1, 400bd4 <pio_set_peripheral+0x28>
  400bc4:	4770      	bx	lr
  400bc6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bca:	d037      	beq.n	400c3c <pio_set_peripheral+0x90>
  400bcc:	d804      	bhi.n	400bd8 <pio_set_peripheral+0x2c>
  400bce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bd2:	d029      	beq.n	400c28 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bd4:	6042      	str	r2, [r0, #4]
  400bd6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bd8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bdc:	d02e      	beq.n	400c3c <pio_set_peripheral+0x90>
  400bde:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400be2:	d02b      	beq.n	400c3c <pio_set_peripheral+0x90>
  400be4:	e7f6      	b.n	400bd4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400be6:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400be8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bea:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400bec:	43d3      	mvns	r3, r2
  400bee:	4021      	ands	r1, r4
  400bf0:	4019      	ands	r1, r3
  400bf2:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bf4:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bf6:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400bf8:	4021      	ands	r1, r4
  400bfa:	400b      	ands	r3, r1
  400bfc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bfe:	e01a      	b.n	400c36 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c00:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c02:	4313      	orrs	r3, r2
  400c04:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c06:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c08:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c0a:	400b      	ands	r3, r1
  400c0c:	ea23 0302 	bic.w	r3, r3, r2
  400c10:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c12:	e7df      	b.n	400bd4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c14:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c16:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c18:	400b      	ands	r3, r1
  400c1a:	ea23 0302 	bic.w	r3, r3, r2
  400c1e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c22:	4313      	orrs	r3, r2
  400c24:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c26:	e7d5      	b.n	400bd4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c2a:	4313      	orrs	r3, r2
  400c2c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c2e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c30:	4313      	orrs	r3, r2
  400c32:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c34:	e7ce      	b.n	400bd4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c36:	6042      	str	r2, [r0, #4]
}
  400c38:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c3c:	4770      	bx	lr
  400c3e:	bf00      	nop

00400c40 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c40:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c42:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400c46:	bf14      	ite	ne
  400c48:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c4a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c4c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400c50:	bf14      	ite	ne
  400c52:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400c54:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400c56:	f012 0f02 	tst.w	r2, #2
  400c5a:	d002      	beq.n	400c62 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400c5c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400c60:	e004      	b.n	400c6c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400c62:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400c66:	bf18      	it	ne
  400c68:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400c6c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c6e:	6001      	str	r1, [r0, #0]
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop

00400c74 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400c74:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c76:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c78:	9c01      	ldr	r4, [sp, #4]
  400c7a:	b10c      	cbz	r4, 400c80 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400c7c:	6641      	str	r1, [r0, #100]	; 0x64
  400c7e:	e000      	b.n	400c82 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c80:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400c82:	b10b      	cbz	r3, 400c88 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400c84:	6501      	str	r1, [r0, #80]	; 0x50
  400c86:	e000      	b.n	400c8a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400c88:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400c8a:	b10a      	cbz	r2, 400c90 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400c8c:	6301      	str	r1, [r0, #48]	; 0x30
  400c8e:	e000      	b.n	400c92 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400c90:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400c92:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c94:	6001      	str	r1, [r0, #0]
}
  400c96:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c9a:	4770      	bx	lr

00400c9c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400c9c:	f012 0f10 	tst.w	r2, #16
  400ca0:	d010      	beq.n	400cc4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400ca2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400ca6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400caa:	bf14      	ite	ne
  400cac:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400cb0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400cb4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400cb8:	bf14      	ite	ne
  400cba:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400cbe:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400cc2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400cc4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400cc8:	4770      	bx	lr
  400cca:	bf00      	nop

00400ccc <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400ccc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400cce:	6401      	str	r1, [r0, #64]	; 0x40
  400cd0:	4770      	bx	lr
  400cd2:	bf00      	nop

00400cd4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cd4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cd6:	4770      	bx	lr

00400cd8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cd8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cda:	4770      	bx	lr

00400cdc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400cdc:	b570      	push	{r4, r5, r6, lr}
  400cde:	b082      	sub	sp, #8
  400ce0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ce2:	0943      	lsrs	r3, r0, #5
  400ce4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ce8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400cec:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400cee:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400cf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400cf6:	d047      	beq.n	400d88 <pio_configure_pin+0xac>
  400cf8:	d809      	bhi.n	400d0e <pio_configure_pin+0x32>
  400cfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400cfe:	d021      	beq.n	400d44 <pio_configure_pin+0x68>
  400d00:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d04:	d02f      	beq.n	400d66 <pio_configure_pin+0x8a>
  400d06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d0a:	d16f      	bne.n	400dec <pio_configure_pin+0x110>
  400d0c:	e009      	b.n	400d22 <pio_configure_pin+0x46>
  400d0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d12:	d055      	beq.n	400dc0 <pio_configure_pin+0xe4>
  400d14:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d18:	d052      	beq.n	400dc0 <pio_configure_pin+0xe4>
  400d1a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d1e:	d044      	beq.n	400daa <pio_configure_pin+0xce>
  400d20:	e064      	b.n	400dec <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400d22:	f000 001f 	and.w	r0, r0, #31
  400d26:	2601      	movs	r6, #1
  400d28:	4086      	lsls	r6, r0
  400d2a:	4620      	mov	r0, r4
  400d2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d30:	4632      	mov	r2, r6
  400d32:	4b30      	ldr	r3, [pc, #192]	; (400df4 <pio_configure_pin+0x118>)
  400d34:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d36:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d3a:	bf14      	ite	ne
  400d3c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d3e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d40:	2001      	movs	r0, #1
  400d42:	e054      	b.n	400dee <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400d44:	f000 001f 	and.w	r0, r0, #31
  400d48:	2601      	movs	r6, #1
  400d4a:	4086      	lsls	r6, r0
  400d4c:	4620      	mov	r0, r4
  400d4e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d52:	4632      	mov	r2, r6
  400d54:	4b27      	ldr	r3, [pc, #156]	; (400df4 <pio_configure_pin+0x118>)
  400d56:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d58:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d5c:	bf14      	ite	ne
  400d5e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d60:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d62:	2001      	movs	r0, #1
  400d64:	e043      	b.n	400dee <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400d66:	f000 001f 	and.w	r0, r0, #31
  400d6a:	2601      	movs	r6, #1
  400d6c:	4086      	lsls	r6, r0
  400d6e:	4620      	mov	r0, r4
  400d70:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d74:	4632      	mov	r2, r6
  400d76:	4b1f      	ldr	r3, [pc, #124]	; (400df4 <pio_configure_pin+0x118>)
  400d78:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d7a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d7e:	bf14      	ite	ne
  400d80:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d82:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d84:	2001      	movs	r0, #1
  400d86:	e032      	b.n	400dee <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400d88:	f000 001f 	and.w	r0, r0, #31
  400d8c:	2601      	movs	r6, #1
  400d8e:	4086      	lsls	r6, r0
  400d90:	4620      	mov	r0, r4
  400d92:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400d96:	4632      	mov	r2, r6
  400d98:	4b16      	ldr	r3, [pc, #88]	; (400df4 <pio_configure_pin+0x118>)
  400d9a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d9c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400da0:	bf14      	ite	ne
  400da2:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400da4:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400da6:	2001      	movs	r0, #1
  400da8:	e021      	b.n	400dee <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400daa:	f000 031f 	and.w	r3, r0, #31
  400dae:	2601      	movs	r6, #1
  400db0:	4620      	mov	r0, r4
  400db2:	fa06 f103 	lsl.w	r1, r6, r3
  400db6:	462a      	mov	r2, r5
  400db8:	4b0f      	ldr	r3, [pc, #60]	; (400df8 <pio_configure_pin+0x11c>)
  400dba:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400dbc:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400dbe:	e016      	b.n	400dee <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400dc0:	f000 031f 	and.w	r3, r0, #31
  400dc4:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400dc6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400dca:	ea05 0106 	and.w	r1, r5, r6
  400dce:	9100      	str	r1, [sp, #0]
  400dd0:	4620      	mov	r0, r4
  400dd2:	fa06 f103 	lsl.w	r1, r6, r3
  400dd6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400dda:	bf14      	ite	ne
  400ddc:	2200      	movne	r2, #0
  400dde:	2201      	moveq	r2, #1
  400de0:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400de4:	4c05      	ldr	r4, [pc, #20]	; (400dfc <pio_configure_pin+0x120>)
  400de6:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400de8:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400dea:	e000      	b.n	400dee <pio_configure_pin+0x112>

	default:
		return 0;
  400dec:	2000      	movs	r0, #0
	}

	return 1;
}
  400dee:	b002      	add	sp, #8
  400df0:	bd70      	pop	{r4, r5, r6, pc}
  400df2:	bf00      	nop
  400df4:	00400bad 	.word	0x00400bad
  400df8:	00400c41 	.word	0x00400c41
  400dfc:	00400c75 	.word	0x00400c75

00400e00 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400e00:	b570      	push	{r4, r5, r6, lr}
  400e02:	b082      	sub	sp, #8
  400e04:	4606      	mov	r6, r0
  400e06:	460d      	mov	r5, r1
  400e08:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400e0a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400e0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e12:	d038      	beq.n	400e86 <pio_configure_pin_group+0x86>
  400e14:	d809      	bhi.n	400e2a <pio_configure_pin_group+0x2a>
  400e16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e1a:	d01c      	beq.n	400e56 <pio_configure_pin_group+0x56>
  400e1c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e20:	d025      	beq.n	400e6e <pio_configure_pin_group+0x6e>
  400e22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e26:	d150      	bne.n	400eca <pio_configure_pin_group+0xca>
  400e28:	e009      	b.n	400e3e <pio_configure_pin_group+0x3e>
  400e2a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400e2e:	d03a      	beq.n	400ea6 <pio_configure_pin_group+0xa6>
  400e30:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400e34:	d037      	beq.n	400ea6 <pio_configure_pin_group+0xa6>
  400e36:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400e3a:	d030      	beq.n	400e9e <pio_configure_pin_group+0x9e>
  400e3c:	e045      	b.n	400eca <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400e3e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e42:	462a      	mov	r2, r5
  400e44:	4b22      	ldr	r3, [pc, #136]	; (400ed0 <pio_configure_pin_group+0xd0>)
  400e46:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e48:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e4c:	bf14      	ite	ne
  400e4e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e50:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e52:	2001      	movs	r0, #1
  400e54:	e03a      	b.n	400ecc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400e56:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e5a:	462a      	mov	r2, r5
  400e5c:	4b1c      	ldr	r3, [pc, #112]	; (400ed0 <pio_configure_pin_group+0xd0>)
  400e5e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e60:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e64:	bf14      	ite	ne
  400e66:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e68:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e6a:	2001      	movs	r0, #1
  400e6c:	e02e      	b.n	400ecc <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400e6e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e72:	462a      	mov	r2, r5
  400e74:	4b16      	ldr	r3, [pc, #88]	; (400ed0 <pio_configure_pin_group+0xd0>)
  400e76:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e78:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e7c:	bf14      	ite	ne
  400e7e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e80:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e82:	2001      	movs	r0, #1
  400e84:	e022      	b.n	400ecc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400e86:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e8a:	462a      	mov	r2, r5
  400e8c:	4b10      	ldr	r3, [pc, #64]	; (400ed0 <pio_configure_pin_group+0xd0>)
  400e8e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e90:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e94:	bf14      	ite	ne
  400e96:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e98:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e9a:	2001      	movs	r0, #1
  400e9c:	e016      	b.n	400ecc <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400e9e:	4b0d      	ldr	r3, [pc, #52]	; (400ed4 <pio_configure_pin_group+0xd4>)
  400ea0:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400ea2:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400ea4:	e012      	b.n	400ecc <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400ea6:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400eaa:	f004 0301 	and.w	r3, r4, #1
  400eae:	9300      	str	r3, [sp, #0]
  400eb0:	4630      	mov	r0, r6
  400eb2:	4629      	mov	r1, r5
  400eb4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400eb8:	bf14      	ite	ne
  400eba:	2200      	movne	r2, #0
  400ebc:	2201      	moveq	r2, #1
  400ebe:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400ec2:	4c05      	ldr	r4, [pc, #20]	; (400ed8 <pio_configure_pin_group+0xd8>)
  400ec4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400ec6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400ec8:	e000      	b.n	400ecc <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400eca:	2000      	movs	r0, #0
	}

	return 1;
}
  400ecc:	b002      	add	sp, #8
  400ece:	bd70      	pop	{r4, r5, r6, pc}
  400ed0:	00400bad 	.word	0x00400bad
  400ed4:	00400c41 	.word	0x00400c41
  400ed8:	00400c75 	.word	0x00400c75

00400edc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ee0:	4681      	mov	r9, r0
  400ee2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ee4:	4b12      	ldr	r3, [pc, #72]	; (400f30 <pio_handler_process+0x54>)
  400ee6:	4798      	blx	r3
  400ee8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400eea:	4648      	mov	r0, r9
  400eec:	4b11      	ldr	r3, [pc, #68]	; (400f34 <pio_handler_process+0x58>)
  400eee:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ef0:	4005      	ands	r5, r0
  400ef2:	d013      	beq.n	400f1c <pio_handler_process+0x40>
  400ef4:	4c10      	ldr	r4, [pc, #64]	; (400f38 <pio_handler_process+0x5c>)
  400ef6:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400efa:	6823      	ldr	r3, [r4, #0]
  400efc:	4543      	cmp	r3, r8
  400efe:	d108      	bne.n	400f12 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f00:	6861      	ldr	r1, [r4, #4]
  400f02:	4229      	tst	r1, r5
  400f04:	d005      	beq.n	400f12 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f06:	68e3      	ldr	r3, [r4, #12]
  400f08:	4640      	mov	r0, r8
  400f0a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400f0c:	6863      	ldr	r3, [r4, #4]
  400f0e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f12:	42b4      	cmp	r4, r6
  400f14:	d002      	beq.n	400f1c <pio_handler_process+0x40>
  400f16:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400f18:	2d00      	cmp	r5, #0
  400f1a:	d1ee      	bne.n	400efa <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400f1c:	4b07      	ldr	r3, [pc, #28]	; (400f3c <pio_handler_process+0x60>)
  400f1e:	681b      	ldr	r3, [r3, #0]
  400f20:	b123      	cbz	r3, 400f2c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400f22:	4b07      	ldr	r3, [pc, #28]	; (400f40 <pio_handler_process+0x64>)
  400f24:	681b      	ldr	r3, [r3, #0]
  400f26:	b10b      	cbz	r3, 400f2c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400f28:	4648      	mov	r0, r9
  400f2a:	4798      	blx	r3
  400f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f30:	00400cd5 	.word	0x00400cd5
  400f34:	00400cd9 	.word	0x00400cd9
  400f38:	20000c74 	.word	0x20000c74
  400f3c:	20000d30 	.word	0x20000d30
  400f40:	20000c70 	.word	0x20000c70

00400f44 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f46:	4c0c      	ldr	r4, [pc, #48]	; (400f78 <pio_handler_set+0x34>)
  400f48:	6824      	ldr	r4, [r4, #0]
  400f4a:	2c06      	cmp	r4, #6
  400f4c:	d811      	bhi.n	400f72 <pio_handler_set+0x2e>
  400f4e:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  400f50:	4f0a      	ldr	r7, [pc, #40]	; (400f7c <pio_handler_set+0x38>)
  400f52:	0122      	lsls	r2, r4, #4
  400f54:	18be      	adds	r6, r7, r2
  400f56:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400f58:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  400f5a:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  400f5c:	9a06      	ldr	r2, [sp, #24]
  400f5e:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  400f60:	3401      	adds	r4, #1
  400f62:	4a05      	ldr	r2, [pc, #20]	; (400f78 <pio_handler_set+0x34>)
  400f64:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f66:	4629      	mov	r1, r5
  400f68:	461a      	mov	r2, r3
  400f6a:	4b05      	ldr	r3, [pc, #20]	; (400f80 <pio_handler_set+0x3c>)
  400f6c:	4798      	blx	r3

	return 0;
  400f6e:	2000      	movs	r0, #0
  400f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400f72:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f76:	bf00      	nop
  400f78:	20000c6c 	.word	0x20000c6c
  400f7c:	20000c74 	.word	0x20000c74
  400f80:	00400c9d 	.word	0x00400c9d

00400f84 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f84:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f86:	4802      	ldr	r0, [pc, #8]	; (400f90 <PIOA_Handler+0xc>)
  400f88:	210b      	movs	r1, #11
  400f8a:	4b02      	ldr	r3, [pc, #8]	; (400f94 <PIOA_Handler+0x10>)
  400f8c:	4798      	blx	r3
  400f8e:	bd08      	pop	{r3, pc}
  400f90:	400e0e00 	.word	0x400e0e00
  400f94:	00400edd 	.word	0x00400edd

00400f98 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f98:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f9a:	4802      	ldr	r0, [pc, #8]	; (400fa4 <PIOB_Handler+0xc>)
  400f9c:	210c      	movs	r1, #12
  400f9e:	4b02      	ldr	r3, [pc, #8]	; (400fa8 <PIOB_Handler+0x10>)
  400fa0:	4798      	blx	r3
  400fa2:	bd08      	pop	{r3, pc}
  400fa4:	400e1000 	.word	0x400e1000
  400fa8:	00400edd 	.word	0x00400edd

00400fac <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400fac:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400fae:	4802      	ldr	r0, [pc, #8]	; (400fb8 <PIOC_Handler+0xc>)
  400fb0:	210d      	movs	r1, #13
  400fb2:	4b02      	ldr	r3, [pc, #8]	; (400fbc <PIOC_Handler+0x10>)
  400fb4:	4798      	blx	r3
  400fb6:	bd08      	pop	{r3, pc}
  400fb8:	400e1200 	.word	0x400e1200
  400fbc:	00400edd 	.word	0x00400edd

00400fc0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fc0:	4a18      	ldr	r2, [pc, #96]	; (401024 <pmc_switch_mck_to_pllack+0x64>)
  400fc2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fc8:	4318      	orrs	r0, r3
  400fca:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fcc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fce:	f013 0f08 	tst.w	r3, #8
  400fd2:	d003      	beq.n	400fdc <pmc_switch_mck_to_pllack+0x1c>
  400fd4:	e009      	b.n	400fea <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fd6:	3b01      	subs	r3, #1
  400fd8:	d103      	bne.n	400fe2 <pmc_switch_mck_to_pllack+0x22>
  400fda:	e01e      	b.n	40101a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400fe0:	4910      	ldr	r1, [pc, #64]	; (401024 <pmc_switch_mck_to_pllack+0x64>)
  400fe2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fe4:	f012 0f08 	tst.w	r2, #8
  400fe8:	d0f5      	beq.n	400fd6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fea:	4a0e      	ldr	r2, [pc, #56]	; (401024 <pmc_switch_mck_to_pllack+0x64>)
  400fec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fee:	f023 0303 	bic.w	r3, r3, #3
  400ff2:	f043 0302 	orr.w	r3, r3, #2
  400ff6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ff8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400ffa:	f010 0008 	ands.w	r0, r0, #8
  400ffe:	d004      	beq.n	40100a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401000:	2000      	movs	r0, #0
  401002:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401004:	3b01      	subs	r3, #1
  401006:	d103      	bne.n	401010 <pmc_switch_mck_to_pllack+0x50>
  401008:	e009      	b.n	40101e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40100a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40100e:	4905      	ldr	r1, [pc, #20]	; (401024 <pmc_switch_mck_to_pllack+0x64>)
  401010:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401012:	f012 0f08 	tst.w	r2, #8
  401016:	d0f5      	beq.n	401004 <pmc_switch_mck_to_pllack+0x44>
  401018:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40101a:	2001      	movs	r0, #1
  40101c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40101e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401020:	4770      	bx	lr
  401022:	bf00      	nop
  401024:	400e0400 	.word	0x400e0400

00401028 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401028:	b138      	cbz	r0, 40103a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40102a:	4911      	ldr	r1, [pc, #68]	; (401070 <pmc_switch_mainck_to_xtal+0x48>)
  40102c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40102e:	4a11      	ldr	r2, [pc, #68]	; (401074 <pmc_switch_mainck_to_xtal+0x4c>)
  401030:	401a      	ands	r2, r3
  401032:	4b11      	ldr	r3, [pc, #68]	; (401078 <pmc_switch_mainck_to_xtal+0x50>)
  401034:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401036:	620b      	str	r3, [r1, #32]
  401038:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40103a:	4a0d      	ldr	r2, [pc, #52]	; (401070 <pmc_switch_mainck_to_xtal+0x48>)
  40103c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40103e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401042:	f023 0303 	bic.w	r3, r3, #3
  401046:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40104a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40104e:	0209      	lsls	r1, r1, #8
  401050:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401052:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401054:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401056:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401058:	f013 0f01 	tst.w	r3, #1
  40105c:	d0fb      	beq.n	401056 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40105e:	4a04      	ldr	r2, [pc, #16]	; (401070 <pmc_switch_mainck_to_xtal+0x48>)
  401060:	6a13      	ldr	r3, [r2, #32]
  401062:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401066:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40106a:	6213      	str	r3, [r2, #32]
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop
  401070:	400e0400 	.word	0x400e0400
  401074:	fec8fffc 	.word	0xfec8fffc
  401078:	01370002 	.word	0x01370002

0040107c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40107c:	4b02      	ldr	r3, [pc, #8]	; (401088 <pmc_osc_is_ready_mainck+0xc>)
  40107e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401080:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401084:	4770      	bx	lr
  401086:	bf00      	nop
  401088:	400e0400 	.word	0x400e0400

0040108c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40108c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401090:	4b01      	ldr	r3, [pc, #4]	; (401098 <pmc_disable_pllack+0xc>)
  401092:	629a      	str	r2, [r3, #40]	; 0x28
  401094:	4770      	bx	lr
  401096:	bf00      	nop
  401098:	400e0400 	.word	0x400e0400

0040109c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40109c:	4b02      	ldr	r3, [pc, #8]	; (4010a8 <pmc_is_locked_pllack+0xc>)
  40109e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010a0:	f000 0002 	and.w	r0, r0, #2
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop
  4010a8:	400e0400 	.word	0x400e0400

004010ac <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010ac:	2822      	cmp	r0, #34	; 0x22
  4010ae:	d81e      	bhi.n	4010ee <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010b0:	281f      	cmp	r0, #31
  4010b2:	d80c      	bhi.n	4010ce <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010b4:	4b11      	ldr	r3, [pc, #68]	; (4010fc <pmc_enable_periph_clk+0x50>)
  4010b6:	699a      	ldr	r2, [r3, #24]
  4010b8:	2301      	movs	r3, #1
  4010ba:	4083      	lsls	r3, r0
  4010bc:	401a      	ands	r2, r3
  4010be:	4293      	cmp	r3, r2
  4010c0:	d017      	beq.n	4010f2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010c2:	2301      	movs	r3, #1
  4010c4:	4083      	lsls	r3, r0
  4010c6:	4a0d      	ldr	r2, [pc, #52]	; (4010fc <pmc_enable_periph_clk+0x50>)
  4010c8:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010ca:	2000      	movs	r0, #0
  4010cc:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010ce:	4b0b      	ldr	r3, [pc, #44]	; (4010fc <pmc_enable_periph_clk+0x50>)
  4010d0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4010d4:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010d6:	2301      	movs	r3, #1
  4010d8:	4083      	lsls	r3, r0
  4010da:	401a      	ands	r2, r3
  4010dc:	4293      	cmp	r3, r2
  4010de:	d00a      	beq.n	4010f6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010e0:	2301      	movs	r3, #1
  4010e2:	4083      	lsls	r3, r0
  4010e4:	4a05      	ldr	r2, [pc, #20]	; (4010fc <pmc_enable_periph_clk+0x50>)
  4010e6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4010ea:	2000      	movs	r0, #0
  4010ec:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4010ee:	2001      	movs	r0, #1
  4010f0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010f2:	2000      	movs	r0, #0
  4010f4:	4770      	bx	lr
  4010f6:	2000      	movs	r0, #0
}
  4010f8:	4770      	bx	lr
  4010fa:	bf00      	nop
  4010fc:	400e0400 	.word	0x400e0400

00401100 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401100:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401102:	23ac      	movs	r3, #172	; 0xac
  401104:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401106:	680b      	ldr	r3, [r1, #0]
  401108:	684a      	ldr	r2, [r1, #4]
  40110a:	fbb3 f3f2 	udiv	r3, r3, r2
  40110e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401110:	1e5c      	subs	r4, r3, #1
  401112:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401116:	4294      	cmp	r4, r2
  401118:	d80a      	bhi.n	401130 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40111a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40111c:	688b      	ldr	r3, [r1, #8]
  40111e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401120:	f240 2302 	movw	r3, #514	; 0x202
  401124:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401128:	2350      	movs	r3, #80	; 0x50
  40112a:	6003      	str	r3, [r0, #0]

	return 0;
  40112c:	2000      	movs	r0, #0
  40112e:	e000      	b.n	401132 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401130:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401132:	f85d 4b04 	ldr.w	r4, [sp], #4
  401136:	4770      	bx	lr

00401138 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401138:	6943      	ldr	r3, [r0, #20]
  40113a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40113e:	bf1a      	itte	ne
  401140:	61c1      	strne	r1, [r0, #28]
	return 0;
  401142:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401144:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401146:	4770      	bx	lr

00401148 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401148:	6943      	ldr	r3, [r0, #20]
  40114a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40114e:	bf1d      	ittte	ne
  401150:	6983      	ldrne	r3, [r0, #24]
  401152:	700b      	strbne	r3, [r1, #0]
	return 0;
  401154:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401156:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401158:	4770      	bx	lr
  40115a:	bf00      	nop

0040115c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40115c:	6943      	ldr	r3, [r0, #20]
  40115e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401162:	bf1d      	ittte	ne
  401164:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401168:	61c1      	strne	r1, [r0, #28]
	return 0;
  40116a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40116c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40116e:	4770      	bx	lr

00401170 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401170:	6943      	ldr	r3, [r0, #20]
  401172:	f013 0f01 	tst.w	r3, #1
  401176:	d005      	beq.n	401184 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401178:	6983      	ldr	r3, [r0, #24]
  40117a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40117e:	600b      	str	r3, [r1, #0]

	return 0;
  401180:	2000      	movs	r0, #0
  401182:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401184:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401186:	4770      	bx	lr

00401188 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  401188:	e7fe      	b.n	401188 <Dummy_Handler>
  40118a:	bf00      	nop

0040118c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40118c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  40118e:	4b20      	ldr	r3, [pc, #128]	; (401210 <Reset_Handler+0x84>)
  401190:	4a20      	ldr	r2, [pc, #128]	; (401214 <Reset_Handler+0x88>)
  401192:	429a      	cmp	r2, r3
  401194:	d913      	bls.n	4011be <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  401196:	4b20      	ldr	r3, [pc, #128]	; (401218 <Reset_Handler+0x8c>)
  401198:	4a1d      	ldr	r2, [pc, #116]	; (401210 <Reset_Handler+0x84>)
  40119a:	429a      	cmp	r2, r3
  40119c:	d21f      	bcs.n	4011de <Reset_Handler+0x52>
  40119e:	4611      	mov	r1, r2
  4011a0:	3204      	adds	r2, #4
  4011a2:	3303      	adds	r3, #3
  4011a4:	1a9b      	subs	r3, r3, r2
  4011a6:	f023 0303 	bic.w	r3, r3, #3
  4011aa:	3304      	adds	r3, #4
  4011ac:	4a19      	ldr	r2, [pc, #100]	; (401214 <Reset_Handler+0x88>)
  4011ae:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4011b0:	f852 0b04 	ldr.w	r0, [r2], #4
  4011b4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4011b8:	429a      	cmp	r2, r3
  4011ba:	d1f9      	bne.n	4011b0 <Reset_Handler+0x24>
  4011bc:	e00f      	b.n	4011de <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4011be:	4b14      	ldr	r3, [pc, #80]	; (401210 <Reset_Handler+0x84>)
  4011c0:	4a14      	ldr	r2, [pc, #80]	; (401214 <Reset_Handler+0x88>)
  4011c2:	429a      	cmp	r2, r3
  4011c4:	d20b      	bcs.n	4011de <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4011c6:	4b14      	ldr	r3, [pc, #80]	; (401218 <Reset_Handler+0x8c>)
  4011c8:	4a11      	ldr	r2, [pc, #68]	; (401210 <Reset_Handler+0x84>)
  4011ca:	1a9a      	subs	r2, r3, r2
  4011cc:	4813      	ldr	r0, [pc, #76]	; (40121c <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4011ce:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4011d0:	b12a      	cbz	r2, 4011de <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  4011d2:	f851 2904 	ldr.w	r2, [r1], #-4
  4011d6:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4011da:	4281      	cmp	r1, r0
  4011dc:	d1f9      	bne.n	4011d2 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4011de:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4011e0:	4b0f      	ldr	r3, [pc, #60]	; (401220 <Reset_Handler+0x94>)
  4011e2:	4a10      	ldr	r2, [pc, #64]	; (401224 <Reset_Handler+0x98>)
  4011e4:	429a      	cmp	r2, r3
  4011e6:	d20b      	bcs.n	401200 <Reset_Handler+0x74>
  4011e8:	1d13      	adds	r3, r2, #4
  4011ea:	4a0f      	ldr	r2, [pc, #60]	; (401228 <Reset_Handler+0x9c>)
  4011ec:	1ad2      	subs	r2, r2, r3
  4011ee:	f022 0203 	bic.w	r2, r2, #3
  4011f2:	441a      	add	r2, r3
  4011f4:	3b04      	subs	r3, #4
		*pDest++ = 0;
  4011f6:	2100      	movs	r1, #0
  4011f8:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4011fc:	4293      	cmp	r3, r2
  4011fe:	d1fb      	bne.n	4011f8 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401200:	4b0a      	ldr	r3, [pc, #40]	; (40122c <Reset_Handler+0xa0>)
  401202:	4a0b      	ldr	r2, [pc, #44]	; (401230 <Reset_Handler+0xa4>)
  401204:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  401206:	4b0b      	ldr	r3, [pc, #44]	; (401234 <Reset_Handler+0xa8>)
  401208:	4798      	blx	r3

	/* Branch to main function */
	main();
  40120a:	4b0b      	ldr	r3, [pc, #44]	; (401238 <Reset_Handler+0xac>)
  40120c:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40120e:	e7fe      	b.n	40120e <Reset_Handler+0x82>
  401210:	20000000 	.word	0x20000000
  401214:	0040742c 	.word	0x0040742c
  401218:	2000088c 	.word	0x2000088c
  40121c:	00407428 	.word	0x00407428
  401220:	20000db8 	.word	0x20000db8
  401224:	2000088c 	.word	0x2000088c
  401228:	20000dbb 	.word	0x20000dbb
  40122c:	e000ed00 	.word	0xe000ed00
  401230:	00400000 	.word	0x00400000
  401234:	0040199d 	.word	0x0040199d
  401238:	00401671 	.word	0x00401671

0040123c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40123c:	4b3d      	ldr	r3, [pc, #244]	; (401334 <SystemCoreClockUpdate+0xf8>)
  40123e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401240:	f003 0303 	and.w	r3, r3, #3
  401244:	2b03      	cmp	r3, #3
  401246:	d85d      	bhi.n	401304 <SystemCoreClockUpdate+0xc8>
  401248:	e8df f003 	tbb	[pc, r3]
  40124c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401250:	4b39      	ldr	r3, [pc, #228]	; (401338 <SystemCoreClockUpdate+0xfc>)
  401252:	695b      	ldr	r3, [r3, #20]
  401254:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401258:	bf14      	ite	ne
  40125a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40125e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401262:	4b36      	ldr	r3, [pc, #216]	; (40133c <SystemCoreClockUpdate+0x100>)
  401264:	601a      	str	r2, [r3, #0]
  401266:	e04d      	b.n	401304 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401268:	4b32      	ldr	r3, [pc, #200]	; (401334 <SystemCoreClockUpdate+0xf8>)
  40126a:	6a1b      	ldr	r3, [r3, #32]
  40126c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401270:	d003      	beq.n	40127a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401272:	4a33      	ldr	r2, [pc, #204]	; (401340 <SystemCoreClockUpdate+0x104>)
  401274:	4b31      	ldr	r3, [pc, #196]	; (40133c <SystemCoreClockUpdate+0x100>)
  401276:	601a      	str	r2, [r3, #0]
  401278:	e044      	b.n	401304 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40127a:	4a32      	ldr	r2, [pc, #200]	; (401344 <SystemCoreClockUpdate+0x108>)
  40127c:	4b2f      	ldr	r3, [pc, #188]	; (40133c <SystemCoreClockUpdate+0x100>)
  40127e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401280:	4b2c      	ldr	r3, [pc, #176]	; (401334 <SystemCoreClockUpdate+0xf8>)
  401282:	6a1b      	ldr	r3, [r3, #32]
  401284:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401288:	2b10      	cmp	r3, #16
  40128a:	d002      	beq.n	401292 <SystemCoreClockUpdate+0x56>
  40128c:	2b20      	cmp	r3, #32
  40128e:	d004      	beq.n	40129a <SystemCoreClockUpdate+0x5e>
  401290:	e038      	b.n	401304 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401292:	4a2d      	ldr	r2, [pc, #180]	; (401348 <SystemCoreClockUpdate+0x10c>)
  401294:	4b29      	ldr	r3, [pc, #164]	; (40133c <SystemCoreClockUpdate+0x100>)
  401296:	601a      	str	r2, [r3, #0]
			break;
  401298:	e034      	b.n	401304 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40129a:	4a29      	ldr	r2, [pc, #164]	; (401340 <SystemCoreClockUpdate+0x104>)
  40129c:	4b27      	ldr	r3, [pc, #156]	; (40133c <SystemCoreClockUpdate+0x100>)
  40129e:	601a      	str	r2, [r3, #0]
			break;
  4012a0:	e030      	b.n	401304 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4012a2:	4b24      	ldr	r3, [pc, #144]	; (401334 <SystemCoreClockUpdate+0xf8>)
  4012a4:	6a1b      	ldr	r3, [r3, #32]
  4012a6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012aa:	d003      	beq.n	4012b4 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4012ac:	4a24      	ldr	r2, [pc, #144]	; (401340 <SystemCoreClockUpdate+0x104>)
  4012ae:	4b23      	ldr	r3, [pc, #140]	; (40133c <SystemCoreClockUpdate+0x100>)
  4012b0:	601a      	str	r2, [r3, #0]
  4012b2:	e012      	b.n	4012da <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012b4:	4a23      	ldr	r2, [pc, #140]	; (401344 <SystemCoreClockUpdate+0x108>)
  4012b6:	4b21      	ldr	r3, [pc, #132]	; (40133c <SystemCoreClockUpdate+0x100>)
  4012b8:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4012ba:	4b1e      	ldr	r3, [pc, #120]	; (401334 <SystemCoreClockUpdate+0xf8>)
  4012bc:	6a1b      	ldr	r3, [r3, #32]
  4012be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012c2:	2b10      	cmp	r3, #16
  4012c4:	d002      	beq.n	4012cc <SystemCoreClockUpdate+0x90>
  4012c6:	2b20      	cmp	r3, #32
  4012c8:	d004      	beq.n	4012d4 <SystemCoreClockUpdate+0x98>
  4012ca:	e006      	b.n	4012da <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4012cc:	4a1e      	ldr	r2, [pc, #120]	; (401348 <SystemCoreClockUpdate+0x10c>)
  4012ce:	4b1b      	ldr	r3, [pc, #108]	; (40133c <SystemCoreClockUpdate+0x100>)
  4012d0:	601a      	str	r2, [r3, #0]
					break;
  4012d2:	e002      	b.n	4012da <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4012d4:	4a1a      	ldr	r2, [pc, #104]	; (401340 <SystemCoreClockUpdate+0x104>)
  4012d6:	4b19      	ldr	r3, [pc, #100]	; (40133c <SystemCoreClockUpdate+0x100>)
  4012d8:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4012da:	4b16      	ldr	r3, [pc, #88]	; (401334 <SystemCoreClockUpdate+0xf8>)
  4012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012de:	f003 0303 	and.w	r3, r3, #3
  4012e2:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4012e4:	4a13      	ldr	r2, [pc, #76]	; (401334 <SystemCoreClockUpdate+0xf8>)
  4012e6:	bf07      	ittee	eq
  4012e8:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4012ea:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4012ec:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4012ee:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4012f0:	4812      	ldr	r0, [pc, #72]	; (40133c <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4012f2:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4012f6:	6803      	ldr	r3, [r0, #0]
  4012f8:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4012fc:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4012fe:	fbb3 f3f2 	udiv	r3, r3, r2
  401302:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401304:	4b0b      	ldr	r3, [pc, #44]	; (401334 <SystemCoreClockUpdate+0xf8>)
  401306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401308:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40130c:	2b70      	cmp	r3, #112	; 0x70
  40130e:	d107      	bne.n	401320 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  401310:	4a0a      	ldr	r2, [pc, #40]	; (40133c <SystemCoreClockUpdate+0x100>)
  401312:	6813      	ldr	r3, [r2, #0]
  401314:	490d      	ldr	r1, [pc, #52]	; (40134c <SystemCoreClockUpdate+0x110>)
  401316:	fba1 1303 	umull	r1, r3, r1, r3
  40131a:	085b      	lsrs	r3, r3, #1
  40131c:	6013      	str	r3, [r2, #0]
  40131e:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401320:	4b04      	ldr	r3, [pc, #16]	; (401334 <SystemCoreClockUpdate+0xf8>)
  401322:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401324:	4905      	ldr	r1, [pc, #20]	; (40133c <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401326:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40132a:	680b      	ldr	r3, [r1, #0]
  40132c:	40d3      	lsrs	r3, r2
  40132e:	600b      	str	r3, [r1, #0]
  401330:	4770      	bx	lr
  401332:	bf00      	nop
  401334:	400e0400 	.word	0x400e0400
  401338:	400e1410 	.word	0x400e1410
  40133c:	20000014 	.word	0x20000014
  401340:	00b71b00 	.word	0x00b71b00
  401344:	003d0900 	.word	0x003d0900
  401348:	007a1200 	.word	0x007a1200
  40134c:	aaaaaaab 	.word	0xaaaaaaab

00401350 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401350:	4b1a      	ldr	r3, [pc, #104]	; (4013bc <system_init_flash+0x6c>)
  401352:	4298      	cmp	r0, r3
  401354:	d807      	bhi.n	401366 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401356:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40135a:	4a19      	ldr	r2, [pc, #100]	; (4013c0 <system_init_flash+0x70>)
  40135c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40135e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401362:	6013      	str	r3, [r2, #0]
  401364:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401366:	4b17      	ldr	r3, [pc, #92]	; (4013c4 <system_init_flash+0x74>)
  401368:	4298      	cmp	r0, r3
  40136a:	d806      	bhi.n	40137a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40136c:	4b16      	ldr	r3, [pc, #88]	; (4013c8 <system_init_flash+0x78>)
  40136e:	4a14      	ldr	r2, [pc, #80]	; (4013c0 <system_init_flash+0x70>)
  401370:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401372:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401376:	6013      	str	r3, [r2, #0]
  401378:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40137a:	4b14      	ldr	r3, [pc, #80]	; (4013cc <system_init_flash+0x7c>)
  40137c:	4298      	cmp	r0, r3
  40137e:	d806      	bhi.n	40138e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401380:	4b13      	ldr	r3, [pc, #76]	; (4013d0 <system_init_flash+0x80>)
  401382:	4a0f      	ldr	r2, [pc, #60]	; (4013c0 <system_init_flash+0x70>)
  401384:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401386:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40138a:	6013      	str	r3, [r2, #0]
  40138c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40138e:	4b11      	ldr	r3, [pc, #68]	; (4013d4 <system_init_flash+0x84>)
  401390:	4298      	cmp	r0, r3
  401392:	d806      	bhi.n	4013a2 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401394:	4b10      	ldr	r3, [pc, #64]	; (4013d8 <system_init_flash+0x88>)
  401396:	4a0a      	ldr	r2, [pc, #40]	; (4013c0 <system_init_flash+0x70>)
  401398:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40139a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40139e:	6013      	str	r3, [r2, #0]
  4013a0:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4013a2:	4b0e      	ldr	r3, [pc, #56]	; (4013dc <system_init_flash+0x8c>)
  4013a4:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013a6:	bf94      	ite	ls
  4013a8:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013ac:	4b0c      	ldrhi	r3, [pc, #48]	; (4013e0 <system_init_flash+0x90>)
  4013ae:	4a04      	ldr	r2, [pc, #16]	; (4013c0 <system_init_flash+0x70>)
  4013b0:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013b2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013b6:	6013      	str	r3, [r2, #0]
  4013b8:	4770      	bx	lr
  4013ba:	bf00      	nop
  4013bc:	01312cff 	.word	0x01312cff
  4013c0:	400e0a00 	.word	0x400e0a00
  4013c4:	026259ff 	.word	0x026259ff
  4013c8:	04000100 	.word	0x04000100
  4013cc:	039386ff 	.word	0x039386ff
  4013d0:	04000200 	.word	0x04000200
  4013d4:	04c4b3ff 	.word	0x04c4b3ff
  4013d8:	04000300 	.word	0x04000300
  4013dc:	05f5e0ff 	.word	0x05f5e0ff
  4013e0:	04000500 	.word	0x04000500

004013e4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013e4:	4b09      	ldr	r3, [pc, #36]	; (40140c <_sbrk+0x28>)
  4013e6:	681b      	ldr	r3, [r3, #0]
  4013e8:	b913      	cbnz	r3, 4013f0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4013ea:	4a09      	ldr	r2, [pc, #36]	; (401410 <_sbrk+0x2c>)
  4013ec:	4b07      	ldr	r3, [pc, #28]	; (40140c <_sbrk+0x28>)
  4013ee:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4013f0:	4b06      	ldr	r3, [pc, #24]	; (40140c <_sbrk+0x28>)
  4013f2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013f4:	181a      	adds	r2, r3, r0
  4013f6:	4907      	ldr	r1, [pc, #28]	; (401414 <_sbrk+0x30>)
  4013f8:	4291      	cmp	r1, r2
  4013fa:	db04      	blt.n	401406 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013fc:	4610      	mov	r0, r2
  4013fe:	4a03      	ldr	r2, [pc, #12]	; (40140c <_sbrk+0x28>)
  401400:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401402:	4618      	mov	r0, r3
  401404:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401406:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40140a:	4770      	bx	lr
  40140c:	20000ce4 	.word	0x20000ce4
  401410:	20003db8 	.word	0x20003db8
  401414:	20027ffc 	.word	0x20027ffc

00401418 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401418:	f04f 30ff 	mov.w	r0, #4294967295
  40141c:	4770      	bx	lr
  40141e:	bf00      	nop

00401420 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401420:	2000      	movs	r0, #0
  401422:	4770      	bx	lr

00401424 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401424:	b570      	push	{r4, r5, r6, lr}
	contador = contador + 1;
  401426:	4b0f      	ldr	r3, [pc, #60]	; (401464 <Button1_Handler+0x40>)
  401428:	681a      	ldr	r2, [r3, #0]
  40142a:	3201      	adds	r2, #1
  40142c:	601a      	str	r2, [r3, #0]
	n = sprintf(buffer,"%d",contador);
  40142e:	4c0e      	ldr	r4, [pc, #56]	; (401468 <Button1_Handler+0x44>)
  401430:	4620      	mov	r0, r4
  401432:	490e      	ldr	r1, [pc, #56]	; (40146c <Button1_Handler+0x48>)
  401434:	4b0e      	ldr	r3, [pc, #56]	; (401470 <Button1_Handler+0x4c>)
  401436:	4798      	blx	r3
  401438:	4b0e      	ldr	r3, [pc, #56]	; (401474 <Button1_Handler+0x50>)
  40143a:	6018      	str	r0, [r3, #0]
	ili93xx_set_foreground_color(COLOR_WHITE);
  40143c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401440:	4d0d      	ldr	r5, [pc, #52]	; (401478 <Button1_Handler+0x54>)
  401442:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(contadorX-1, contadorY-1,contadorX+80, contadorY+20);
  401444:	2095      	movs	r0, #149	; 0x95
  401446:	2163      	movs	r1, #99	; 0x63
  401448:	22e6      	movs	r2, #230	; 0xe6
  40144a:	2378      	movs	r3, #120	; 0x78
  40144c:	4e0b      	ldr	r6, [pc, #44]	; (40147c <Button1_Handler+0x58>)
  40144e:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  401450:	4b0b      	ldr	r3, [pc, #44]	; (401480 <Button1_Handler+0x5c>)
  401452:	4798      	blx	r3
  401454:	47a8      	blx	r5
	ili93xx_draw_string(contadorX, contadorY, (uint8_t *)buffer);
  401456:	2096      	movs	r0, #150	; 0x96
  401458:	2164      	movs	r1, #100	; 0x64
  40145a:	4622      	mov	r2, r4
  40145c:	4b09      	ldr	r3, [pc, #36]	; (401484 <Button1_Handler+0x60>)
  40145e:	4798      	blx	r3
  401460:	bd70      	pop	{r4, r5, r6, pc}
  401462:	bf00      	nop
  401464:	20000cec 	.word	0x20000cec
  401468:	20000d70 	.word	0x20000d70
  40146c:	0040722c 	.word	0x0040722c
  401470:	00401bd1 	.word	0x00401bd1
  401474:	20000d34 	.word	0x20000d34
  401478:	004005c1 	.word	0x004005c1
  40147c:	00400a01 	.word	0x00400a01
  401480:	00401a89 	.word	0x00401a89
  401484:	00400ac5 	.word	0x00400ac5

00401488 <Button2_Handler>:

/**
 *  Handle Interrupcao botao 2.
 */
static void Button2_Handler(uint32_t id, uint32_t mask)
{
  401488:	b570      	push	{r4, r5, r6, lr}
	contador = contador - 1;	
  40148a:	4b0f      	ldr	r3, [pc, #60]	; (4014c8 <Button2_Handler+0x40>)
  40148c:	681a      	ldr	r2, [r3, #0]
  40148e:	3a01      	subs	r2, #1
  401490:	601a      	str	r2, [r3, #0]
	n = sprintf(buffer,"%d",contador);
  401492:	4c0e      	ldr	r4, [pc, #56]	; (4014cc <Button2_Handler+0x44>)
  401494:	4620      	mov	r0, r4
  401496:	490e      	ldr	r1, [pc, #56]	; (4014d0 <Button2_Handler+0x48>)
  401498:	4b0e      	ldr	r3, [pc, #56]	; (4014d4 <Button2_Handler+0x4c>)
  40149a:	4798      	blx	r3
  40149c:	4b0e      	ldr	r3, [pc, #56]	; (4014d8 <Button2_Handler+0x50>)
  40149e:	6018      	str	r0, [r3, #0]
	ili93xx_set_foreground_color(COLOR_WHITE);
  4014a0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4014a4:	4d0d      	ldr	r5, [pc, #52]	; (4014dc <Button2_Handler+0x54>)
  4014a6:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(contadorX-1, contadorY-1,contadorX+80, contadorY+20);
  4014a8:	2095      	movs	r0, #149	; 0x95
  4014aa:	2163      	movs	r1, #99	; 0x63
  4014ac:	22e6      	movs	r2, #230	; 0xe6
  4014ae:	2378      	movs	r3, #120	; 0x78
  4014b0:	4e0b      	ldr	r6, [pc, #44]	; (4014e0 <Button2_Handler+0x58>)
  4014b2:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  4014b4:	4b0b      	ldr	r3, [pc, #44]	; (4014e4 <Button2_Handler+0x5c>)
  4014b6:	4798      	blx	r3
  4014b8:	47a8      	blx	r5
	ili93xx_draw_string(contadorX, contadorY, (uint8_t *)buffer);
  4014ba:	2096      	movs	r0, #150	; 0x96
  4014bc:	2164      	movs	r1, #100	; 0x64
  4014be:	4622      	mov	r2, r4
  4014c0:	4b09      	ldr	r3, [pc, #36]	; (4014e8 <Button2_Handler+0x60>)
  4014c2:	4798      	blx	r3
  4014c4:	bd70      	pop	{r4, r5, r6, pc}
  4014c6:	bf00      	nop
  4014c8:	20000cec 	.word	0x20000cec
  4014cc:	20000d70 	.word	0x20000d70
  4014d0:	0040722c 	.word	0x0040722c
  4014d4:	00401bd1 	.word	0x00401bd1
  4014d8:	20000d34 	.word	0x20000d34
  4014dc:	004005c1 	.word	0x004005c1
  4014e0:	00400a01 	.word	0x00400a01
  4014e4:	00401a89 	.word	0x00401a89
  4014e8:	00400ac5 	.word	0x00400ac5

004014ec <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4014ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014ee:	b083      	sub	sp, #12
  4014f0:	4605      	mov	r5, r0
  4014f2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4014f4:	2300      	movs	r3, #0
  4014f6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4014f8:	4b18      	ldr	r3, [pc, #96]	; (40155c <usart_serial_getchar+0x70>)
  4014fa:	4298      	cmp	r0, r3
  4014fc:	d107      	bne.n	40150e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4014fe:	461f      	mov	r7, r3
  401500:	4e17      	ldr	r6, [pc, #92]	; (401560 <usart_serial_getchar+0x74>)
  401502:	4638      	mov	r0, r7
  401504:	4621      	mov	r1, r4
  401506:	47b0      	blx	r6
  401508:	2800      	cmp	r0, #0
  40150a:	d1fa      	bne.n	401502 <usart_serial_getchar+0x16>
  40150c:	e017      	b.n	40153e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40150e:	4b15      	ldr	r3, [pc, #84]	; (401564 <usart_serial_getchar+0x78>)
  401510:	4298      	cmp	r0, r3
  401512:	d107      	bne.n	401524 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401514:	461e      	mov	r6, r3
  401516:	4d12      	ldr	r5, [pc, #72]	; (401560 <usart_serial_getchar+0x74>)
  401518:	4630      	mov	r0, r6
  40151a:	4621      	mov	r1, r4
  40151c:	47a8      	blx	r5
  40151e:	2800      	cmp	r0, #0
  401520:	d1fa      	bne.n	401518 <usart_serial_getchar+0x2c>
  401522:	e018      	b.n	401556 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401524:	4b10      	ldr	r3, [pc, #64]	; (401568 <usart_serial_getchar+0x7c>)
  401526:	4298      	cmp	r0, r3
  401528:	d109      	bne.n	40153e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40152a:	461e      	mov	r6, r3
  40152c:	4d0f      	ldr	r5, [pc, #60]	; (40156c <usart_serial_getchar+0x80>)
  40152e:	4630      	mov	r0, r6
  401530:	a901      	add	r1, sp, #4
  401532:	47a8      	blx	r5
  401534:	2800      	cmp	r0, #0
  401536:	d1fa      	bne.n	40152e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401538:	9b01      	ldr	r3, [sp, #4]
  40153a:	7023      	strb	r3, [r4, #0]
  40153c:	e00b      	b.n	401556 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40153e:	4b0c      	ldr	r3, [pc, #48]	; (401570 <usart_serial_getchar+0x84>)
  401540:	429d      	cmp	r5, r3
  401542:	d108      	bne.n	401556 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401544:	461e      	mov	r6, r3
  401546:	4d09      	ldr	r5, [pc, #36]	; (40156c <usart_serial_getchar+0x80>)
  401548:	4630      	mov	r0, r6
  40154a:	a901      	add	r1, sp, #4
  40154c:	47a8      	blx	r5
  40154e:	2800      	cmp	r0, #0
  401550:	d1fa      	bne.n	401548 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  401552:	9b01      	ldr	r3, [sp, #4]
  401554:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401556:	b003      	add	sp, #12
  401558:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40155a:	bf00      	nop
  40155c:	400e0600 	.word	0x400e0600
  401560:	00401149 	.word	0x00401149
  401564:	400e0800 	.word	0x400e0800
  401568:	40024000 	.word	0x40024000
  40156c:	00401171 	.word	0x00401171
  401570:	40028000 	.word	0x40028000

00401574 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401574:	b570      	push	{r4, r5, r6, lr}
  401576:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401578:	4b18      	ldr	r3, [pc, #96]	; (4015dc <usart_serial_putchar+0x68>)
  40157a:	4298      	cmp	r0, r3
  40157c:	d108      	bne.n	401590 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40157e:	461e      	mov	r6, r3
  401580:	4d17      	ldr	r5, [pc, #92]	; (4015e0 <usart_serial_putchar+0x6c>)
  401582:	4630      	mov	r0, r6
  401584:	4621      	mov	r1, r4
  401586:	47a8      	blx	r5
  401588:	2800      	cmp	r0, #0
  40158a:	d1fa      	bne.n	401582 <usart_serial_putchar+0xe>
		return 1;
  40158c:	2001      	movs	r0, #1
  40158e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401590:	4b14      	ldr	r3, [pc, #80]	; (4015e4 <usart_serial_putchar+0x70>)
  401592:	4298      	cmp	r0, r3
  401594:	d108      	bne.n	4015a8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401596:	461e      	mov	r6, r3
  401598:	4d11      	ldr	r5, [pc, #68]	; (4015e0 <usart_serial_putchar+0x6c>)
  40159a:	4630      	mov	r0, r6
  40159c:	4621      	mov	r1, r4
  40159e:	47a8      	blx	r5
  4015a0:	2800      	cmp	r0, #0
  4015a2:	d1fa      	bne.n	40159a <usart_serial_putchar+0x26>
		return 1;
  4015a4:	2001      	movs	r0, #1
  4015a6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4015a8:	4b0f      	ldr	r3, [pc, #60]	; (4015e8 <usart_serial_putchar+0x74>)
  4015aa:	4298      	cmp	r0, r3
  4015ac:	d108      	bne.n	4015c0 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4015ae:	461e      	mov	r6, r3
  4015b0:	4d0e      	ldr	r5, [pc, #56]	; (4015ec <usart_serial_putchar+0x78>)
  4015b2:	4630      	mov	r0, r6
  4015b4:	4621      	mov	r1, r4
  4015b6:	47a8      	blx	r5
  4015b8:	2800      	cmp	r0, #0
  4015ba:	d1fa      	bne.n	4015b2 <usart_serial_putchar+0x3e>
		return 1;
  4015bc:	2001      	movs	r0, #1
  4015be:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4015c0:	4b0b      	ldr	r3, [pc, #44]	; (4015f0 <usart_serial_putchar+0x7c>)
  4015c2:	4298      	cmp	r0, r3
  4015c4:	d108      	bne.n	4015d8 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4015c6:	461e      	mov	r6, r3
  4015c8:	4d08      	ldr	r5, [pc, #32]	; (4015ec <usart_serial_putchar+0x78>)
  4015ca:	4630      	mov	r0, r6
  4015cc:	4621      	mov	r1, r4
  4015ce:	47a8      	blx	r5
  4015d0:	2800      	cmp	r0, #0
  4015d2:	d1fa      	bne.n	4015ca <usart_serial_putchar+0x56>
		return 1;
  4015d4:	2001      	movs	r0, #1
  4015d6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4015d8:	2000      	movs	r0, #0
}
  4015da:	bd70      	pop	{r4, r5, r6, pc}
  4015dc:	400e0600 	.word	0x400e0600
  4015e0:	00401139 	.word	0x00401139
  4015e4:	400e0800 	.word	0x400e0800
  4015e8:	40024000 	.word	0x40024000
  4015ec:	0040115d 	.word	0x0040115d
  4015f0:	40028000 	.word	0x40028000

004015f4 <TC0_Handler>:
	tc_start(TC0, 0);
}


void TC0_Handler(void)
{
  4015f4:	b570      	push	{r4, r5, r6, lr}
  4015f6:	b082      	sub	sp, #8
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  4015f8:	4812      	ldr	r0, [pc, #72]	; (401644 <TC0_Handler+0x50>)
  4015fa:	2100      	movs	r1, #0
  4015fc:	4b12      	ldr	r3, [pc, #72]	; (401648 <TC0_Handler+0x54>)
  4015fe:	4798      	blx	r3
  401600:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401602:	9b01      	ldr	r3, [sp, #4]

	
	tempo += 1;
  401604:	4b11      	ldr	r3, [pc, #68]	; (40164c <TC0_Handler+0x58>)
  401606:	681a      	ldr	r2, [r3, #0]
  401608:	3201      	adds	r2, #1
  40160a:	601a      	str	r2, [r3, #0]
	n2 = sprintf(buffer2,"%d",tempo);
  40160c:	4c10      	ldr	r4, [pc, #64]	; (401650 <TC0_Handler+0x5c>)
  40160e:	4620      	mov	r0, r4
  401610:	4910      	ldr	r1, [pc, #64]	; (401654 <TC0_Handler+0x60>)
  401612:	4b11      	ldr	r3, [pc, #68]	; (401658 <TC0_Handler+0x64>)
  401614:	4798      	blx	r3
  401616:	4b11      	ldr	r3, [pc, #68]	; (40165c <TC0_Handler+0x68>)
  401618:	6018      	str	r0, [r3, #0]
	ili93xx_set_foreground_color(COLOR_WHITE);
  40161a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40161e:	4d10      	ldr	r5, [pc, #64]	; (401660 <TC0_Handler+0x6c>)
  401620:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(contadorX-1, tempoY-1,contadorX+80, tempoY+20);
  401622:	2095      	movs	r0, #149	; 0x95
  401624:	21c7      	movs	r1, #199	; 0xc7
  401626:	22e6      	movs	r2, #230	; 0xe6
  401628:	23dc      	movs	r3, #220	; 0xdc
  40162a:	4e0e      	ldr	r6, [pc, #56]	; (401664 <TC0_Handler+0x70>)
  40162c:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  40162e:	4b0e      	ldr	r3, [pc, #56]	; (401668 <TC0_Handler+0x74>)
  401630:	4798      	blx	r3
  401632:	47a8      	blx	r5
	ili93xx_draw_string(contadorX, tempoY, (uint8_t *)buffer2);
  401634:	2096      	movs	r0, #150	; 0x96
  401636:	21c8      	movs	r1, #200	; 0xc8
  401638:	4622      	mov	r2, r4
  40163a:	4b0c      	ldr	r3, [pc, #48]	; (40166c <TC0_Handler+0x78>)
  40163c:	4798      	blx	r3

}
  40163e:	b002      	add	sp, #8
  401640:	bd70      	pop	{r4, r5, r6, pc}
  401642:	bf00      	nop
  401644:	40010000 	.word	0x40010000
  401648:	0040015d 	.word	0x0040015d
  40164c:	20000ce8 	.word	0x20000ce8
  401650:	20000d3c 	.word	0x20000d3c
  401654:	0040722c 	.word	0x0040722c
  401658:	00401bd1 	.word	0x00401bd1
  40165c:	20000d38 	.word	0x20000d38
  401660:	004005c1 	.word	0x004005c1
  401664:	00400a01 	.word	0x00400a01
  401668:	00401a89 	.word	0x00401a89
  40166c:	00400ac5 	.word	0x00400ac5

00401670 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  401670:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  401674:	b087      	sub	sp, #28
	sysclk_init();
  401676:	4b94      	ldr	r3, [pc, #592]	; (4018c8 <main+0x258>)
  401678:	4798      	blx	r3
	board_init();
  40167a:	4b94      	ldr	r3, [pc, #592]	; (4018cc <main+0x25c>)
  40167c:	4798      	blx	r3
  40167e:	2008      	movs	r0, #8
  401680:	4f93      	ldr	r7, [pc, #588]	; (4018d0 <main+0x260>)
  401682:	47b8      	blx	r7
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401684:	4c93      	ldr	r4, [pc, #588]	; (4018d4 <main+0x264>)
  401686:	4b94      	ldr	r3, [pc, #592]	; (4018d8 <main+0x268>)
  401688:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40168a:	4a94      	ldr	r2, [pc, #592]	; (4018dc <main+0x26c>)
  40168c:	4b94      	ldr	r3, [pc, #592]	; (4018e0 <main+0x270>)
  40168e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401690:	4a94      	ldr	r2, [pc, #592]	; (4018e4 <main+0x274>)
  401692:	4b95      	ldr	r3, [pc, #596]	; (4018e8 <main+0x278>)
  401694:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401696:	4b95      	ldr	r3, [pc, #596]	; (4018ec <main+0x27c>)
  401698:	9303      	str	r3, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  40169a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40169e:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  4016a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4016a4:	9305      	str	r3, [sp, #20]
  4016a6:	2008      	movs	r0, #8
  4016a8:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4016aa:	4620      	mov	r0, r4
  4016ac:	a903      	add	r1, sp, #12
  4016ae:	4b90      	ldr	r3, [pc, #576]	; (4018f0 <main+0x280>)
  4016b0:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4016b2:	4d90      	ldr	r5, [pc, #576]	; (4018f4 <main+0x284>)
  4016b4:	682b      	ldr	r3, [r5, #0]
  4016b6:	6898      	ldr	r0, [r3, #8]
  4016b8:	2100      	movs	r1, #0
  4016ba:	4c8f      	ldr	r4, [pc, #572]	; (4018f8 <main+0x288>)
  4016bc:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4016be:	682b      	ldr	r3, [r5, #0]
  4016c0:	6858      	ldr	r0, [r3, #4]
  4016c2:	2100      	movs	r1, #0
  4016c4:	47a0      	blx	r4

	/** Initialize debug console */
	configure_console();

	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4016c6:	200a      	movs	r0, #10
  4016c8:	47b8      	blx	r7

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4016ca:	4c8c      	ldr	r4, [pc, #560]	; (4018fc <main+0x28c>)
  4016cc:	4620      	mov	r0, r4
  4016ce:	2101      	movs	r1, #1
  4016d0:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4016d4:	4b8a      	ldr	r3, [pc, #552]	; (401900 <main+0x290>)
  4016d6:	4798      	blx	r3
			| SMC_SETUP_NCS_WR_SETUP(2)
			| SMC_SETUP_NRD_SETUP(2)
			| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4016d8:	4620      	mov	r0, r4
  4016da:	2101      	movs	r1, #1
  4016dc:	4a89      	ldr	r2, [pc, #548]	; (401904 <main+0x294>)
  4016de:	4b8a      	ldr	r3, [pc, #552]	; (401908 <main+0x298>)
  4016e0:	4798      	blx	r3
			| SMC_PULSE_NCS_WR_PULSE(4)
			| SMC_PULSE_NRD_PULSE(10)
			| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4016e2:	4620      	mov	r0, r4
  4016e4:	2101      	movs	r1, #1
  4016e6:	4a89      	ldr	r2, [pc, #548]	; (40190c <main+0x29c>)
  4016e8:	4b89      	ldr	r3, [pc, #548]	; (401910 <main+0x2a0>)
  4016ea:	4798      	blx	r3
#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
			| SMC_MODE_WRITE_MODE
			| SMC_MODE_DBW_8_BIT);
#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4016ec:	4620      	mov	r0, r4
  4016ee:	2101      	movs	r1, #1
  4016f0:	2203      	movs	r2, #3
  4016f2:	4b88      	ldr	r3, [pc, #544]	; (401914 <main+0x2a4>)
  4016f4:	4798      	blx	r3
			| SMC_MODE_WRITE_MODE);
#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4016f6:	4d88      	ldr	r5, [pc, #544]	; (401918 <main+0x2a8>)
  4016f8:	f04f 0af0 	mov.w	sl, #240	; 0xf0
  4016fc:	f8c5 a000 	str.w	sl, [r5]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401700:	f44f 79a0 	mov.w	r9, #320	; 0x140
  401704:	f8c5 9004 	str.w	r9, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401708:	2400      	movs	r4, #0
  40170a:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  40170c:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401710:	f8c5 800c 	str.w	r8, [r5, #12]
	

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401714:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  401718:	4b80      	ldr	r3, [pc, #512]	; (40191c <main+0x2ac>)
  40171a:	605e      	str	r6, [r3, #4]
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  40171c:	2017      	movs	r0, #23
  40171e:	47b8      	blx	r7
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  401720:	f8df b264 	ldr.w	fp, [pc, #612]	; 401988 <main+0x318>
  401724:	4658      	mov	r0, fp
  401726:	4621      	mov	r1, r4
  401728:	f244 0204 	movw	r2, #16388	; 0x4004
  40172c:	4b7c      	ldr	r3, [pc, #496]	; (401920 <main+0x2b0>)
  40172e:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0, 32768/Freq);
  401730:	4658      	mov	r0, fp
  401732:	4621      	mov	r1, r4
  401734:	4632      	mov	r2, r6
  401736:	4b7b      	ldr	r3, [pc, #492]	; (401924 <main+0x2b4>)
  401738:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40173a:	4e7b      	ldr	r6, [pc, #492]	; (401928 <main+0x2b8>)
  40173c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401740:	6033      	str	r3, [r6, #0]
	*	1
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401742:	4658      	mov	r0, fp
  401744:	4621      	mov	r1, r4
  401746:	2210      	movs	r2, #16
  401748:	4b78      	ldr	r3, [pc, #480]	; (40192c <main+0x2bc>)
  40174a:	4798      	blx	r3
	
	tc_start(TC0, 0);
  40174c:	4658      	mov	r0, fp
  40174e:	4621      	mov	r1, r4
  401750:	4b77      	ldr	r3, [pc, #476]	; (401930 <main+0x2c0>)
  401752:	4798      	blx	r3
 */
	
	static void configure_buttons(void)
{
	
	pmc_enable_periph_clk(ID_BUT_2);
  401754:	200c      	movs	r0, #12
  401756:	47b8      	blx	r7
	pmc_enable_periph_clk(ID_BUT_3);
  401758:	200d      	movs	r0, #13
  40175a:	47b8      	blx	r7
	
	/**
	* Configura entrada
	*/ 
	pio_set_input(PORT_BUT_2, MASK_BUT_2, PIO_PULLUP | PIO_DEBOUNCE);
  40175c:	4f75      	ldr	r7, [pc, #468]	; (401934 <main+0x2c4>)
  40175e:	4638      	mov	r0, r7
  401760:	2108      	movs	r1, #8
  401762:	2209      	movs	r2, #9
  401764:	f8df b224 	ldr.w	fp, [pc, #548]	; 40198c <main+0x31c>
  401768:	47d8      	blx	fp
	pio_set_input(PORT_BUT_3, MASK_BUT_3, PIO_PULLUP | PIO_DEBOUNCE);
  40176a:	4873      	ldr	r0, [pc, #460]	; (401938 <main+0x2c8>)
  40176c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401770:	2209      	movs	r2, #9
  401772:	47d8      	blx	fp
	
	/*
	 * Configura divisor do clock para debounce
	 */
	pio_set_debounce_filter(PORT_BUT_2, MASK_BUT_2, time);
  401774:	4638      	mov	r0, r7
  401776:	2108      	movs	r1, #8
  401778:	2264      	movs	r2, #100	; 0x64
  40177a:	f8df b214 	ldr.w	fp, [pc, #532]	; 401990 <main+0x320>
  40177e:	47d8      	blx	fp
	pio_set_debounce_filter(PORT_BUT_3, MASK_BUT_3, time);
  401780:	486d      	ldr	r0, [pc, #436]	; (401938 <main+0x2c8>)
  401782:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401786:	2264      	movs	r2, #100	; 0x64
  401788:	47d8      	blx	fp
	
	/* 
	*	Configura interrupo para acontecer em borda de descida.
	*/
	pio_handler_set(PORT_BUT_2, 
  40178a:	4b6c      	ldr	r3, [pc, #432]	; (40193c <main+0x2cc>)
  40178c:	9300      	str	r3, [sp, #0]
  40178e:	4638      	mov	r0, r7
  401790:	210c      	movs	r1, #12
  401792:	2208      	movs	r2, #8
  401794:	2350      	movs	r3, #80	; 0x50
  401796:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 401994 <main+0x324>
  40179a:	47d8      	blx	fp
					ID_BUT_2,
					MASK_BUT_2,  
					PIO_IT_FALL_EDGE,
					Button2_Handler);
					
	pio_handler_set(PORT_BUT_3,
  40179c:	4b68      	ldr	r3, [pc, #416]	; (401940 <main+0x2d0>)
  40179e:	9300      	str	r3, [sp, #0]
  4017a0:	4865      	ldr	r0, [pc, #404]	; (401938 <main+0x2c8>)
  4017a2:	210d      	movs	r1, #13
  4017a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4017a8:	2350      	movs	r3, #80	; 0x50
  4017aa:	47d8      	blx	fp
					Button1_Handler);
				
	/*
	*	Ativa interrupo no perifrico B porta do boto
	*/	
	pio_enable_interrupt(PORT_BUT_2, MASK_BUT_2);
  4017ac:	4638      	mov	r0, r7
  4017ae:	2108      	movs	r1, #8
  4017b0:	4f64      	ldr	r7, [pc, #400]	; (401944 <main+0x2d4>)
  4017b2:	47b8      	blx	r7
	pio_enable_interrupt(PORT_BUT_3, MASK_BUT_3);
  4017b4:	4860      	ldr	r0, [pc, #384]	; (401938 <main+0x2c8>)
  4017b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4017ba:	47b8      	blx	r7
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4017bc:	2330      	movs	r3, #48	; 0x30
  4017be:	f886 330c 	strb.w	r3, [r6, #780]	; 0x30c
  4017c2:	f886 330d 	strb.w	r3, [r6, #781]	; 0x30d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4017ca:	6033      	str	r3, [r6, #0]
  4017cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4017d0:	6033      	str	r3, [r6, #0]
	
	/* Configura os botes */
	configure_buttons();

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4017d2:	4b5d      	ldr	r3, [pc, #372]	; (401948 <main+0x2d8>)
  4017d4:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4017d6:	4628      	mov	r0, r5
  4017d8:	4b5c      	ldr	r3, [pc, #368]	; (40194c <main+0x2dc>)
  4017da:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4017dc:	2008      	movs	r0, #8
  4017de:	4b5c      	ldr	r3, [pc, #368]	; (401950 <main+0x2e0>)
  4017e0:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4017e2:	4640      	mov	r0, r8
  4017e4:	4d5b      	ldr	r5, [pc, #364]	; (401954 <main+0x2e4>)
  4017e6:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4017e8:	4620      	mov	r0, r4
  4017ea:	4621      	mov	r1, r4
  4017ec:	4652      	mov	r2, sl
  4017ee:	464b      	mov	r3, r9
  4017f0:	f8df b190 	ldr.w	fp, [pc, #400]	; 401984 <main+0x314>
  4017f4:	47d8      	blx	fp
			ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4017f6:	4b58      	ldr	r3, [pc, #352]	; (401958 <main+0x2e8>)
  4017f8:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4017fa:	4620      	mov	r0, r4
  4017fc:	4621      	mov	r1, r4
  4017fe:	4b57      	ldr	r3, [pc, #348]	; (40195c <main+0x2ec>)
  401800:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(rand());
  401802:	4f57      	ldr	r7, [pc, #348]	; (401960 <main+0x2f0>)
  401804:	47b8      	blx	r7
  401806:	47a8      	blx	r5
	ili93xx_draw_string(10, 10, (uint8_t *)NOME1);
  401808:	200a      	movs	r0, #10
  40180a:	4601      	mov	r1, r0
  40180c:	4a55      	ldr	r2, [pc, #340]	; (401964 <main+0x2f4>)
  40180e:	4e56      	ldr	r6, [pc, #344]	; (401968 <main+0x2f8>)
  401810:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  401812:	47b8      	blx	r7
  401814:	47a8      	blx	r5
	ili93xx_draw_string(10, 30, (uint8_t *)NOME2);
  401816:	200a      	movs	r0, #10
  401818:	211e      	movs	r1, #30
  40181a:	4a54      	ldr	r2, [pc, #336]	; (40196c <main+0x2fc>)
  40181c:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  40181e:	47b8      	blx	r7
  401820:	47a8      	blx	r5
	ili93xx_draw_string(10, 50, (uint8_t *)NOME3);
  401822:	200a      	movs	r0, #10
  401824:	2132      	movs	r1, #50	; 0x32
  401826:	4a52      	ldr	r2, [pc, #328]	; (401970 <main+0x300>)
  401828:	47b0      	blx	r6
	
	ili93xx_set_foreground_color(rand());
  40182a:	47b8      	blx	r7
  40182c:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0,70, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT );
  40182e:	4620      	mov	r0, r4
  401830:	2146      	movs	r1, #70	; 0x46
  401832:	4652      	mov	r2, sl
  401834:	464b      	mov	r3, r9
  401836:	47d8      	blx	fp
	
	ili93xx_set_foreground_color(COLOR_WHITE);
  401838:	4640      	mov	r0, r8
  40183a:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(10,80, ILI93XX_LCD_WIDTH-10, ILI93XX_LCD_HEIGHT-10 );
  40183c:	200a      	movs	r0, #10
  40183e:	2150      	movs	r1, #80	; 0x50
  401840:	22e6      	movs	r2, #230	; 0xe6
  401842:	f44f 739b 	mov.w	r3, #310	; 0x136
  401846:	47d8      	blx	fp
	
	ili93xx_set_foreground_color(COLOR_BLACK);
  401848:	4620      	mov	r0, r4
  40184a:	47a8      	blx	r5
	ili93xx_draw_string(30, contadorY, (uint8_t *)"Contador:");
  40184c:	201e      	movs	r0, #30
  40184e:	2164      	movs	r1, #100	; 0x64
  401850:	4a48      	ldr	r2, [pc, #288]	; (401974 <main+0x304>)
  401852:	47b0      	blx	r6
	
	ili93xx_set_foreground_color(COLOR_BLACK);
  401854:	4620      	mov	r0, r4
  401856:	47a8      	blx	r5
	ili93xx_draw_string(contadorX, contadorY, (uint8_t *)"0");
  401858:	2096      	movs	r0, #150	; 0x96
  40185a:	2164      	movs	r1, #100	; 0x64
  40185c:	4a46      	ldr	r2, [pc, #280]	; (401978 <main+0x308>)
  40185e:	47b0      	blx	r6
	
	ili93xx_draw_string(30, tempoY, (uint8_t *)"Tempo:");
  401860:	201e      	movs	r0, #30
  401862:	21c8      	movs	r1, #200	; 0xc8
  401864:	4a45      	ldr	r2, [pc, #276]	; (40197c <main+0x30c>)
  401866:	47b0      	blx	r6
	ili93xx_set_foreground_color(COLOR_VIOLET);
	ili93xx_draw_line(0, 0, 240, 320);
*/
	while (1) {
	//	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
	delay_ms(100);
  401868:	f8df 812c 	ldr.w	r8, [pc, #300]	; 401998 <main+0x328>
  40186c:	4f44      	ldr	r7, [pc, #272]	; (401980 <main+0x310>)
	ili93xx_set_foreground_color(rand());
  40186e:	4d3c      	ldr	r5, [pc, #240]	; (401960 <main+0x2f0>)
	ili93xx_set_foreground_color(COLOR_VIOLET);
	ili93xx_draw_line(0, 0, 240, 320);
*/
	while (1) {
	//	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
	delay_ms(100);
  401870:	4640      	mov	r0, r8
  401872:	47b8      	blx	r7
	ili93xx_set_foreground_color(rand());
  401874:	47a8      	blx	r5
  401876:	4c37      	ldr	r4, [pc, #220]	; (401954 <main+0x2e4>)
  401878:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(10,tempoY + 20, ILI93XX_LCD_WIDTH-10,  ILI93XX_LCD_HEIGHT-10 );
  40187a:	200a      	movs	r0, #10
  40187c:	21dc      	movs	r1, #220	; 0xdc
  40187e:	22e6      	movs	r2, #230	; 0xe6
  401880:	f44f 739b 	mov.w	r3, #310	; 0x136
  401884:	4e3f      	ldr	r6, [pc, #252]	; (401984 <main+0x314>)
  401886:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  401888:	47a8      	blx	r5
  40188a:	47a0      	blx	r4
	ili93xx_draw_string(10, 10, (uint8_t *)NOME1);
  40188c:	200a      	movs	r0, #10
  40188e:	4601      	mov	r1, r0
  401890:	4a34      	ldr	r2, [pc, #208]	; (401964 <main+0x2f4>)
  401892:	4e35      	ldr	r6, [pc, #212]	; (401968 <main+0x2f8>)
  401894:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  401896:	47a8      	blx	r5
  401898:	47a0      	blx	r4
	ili93xx_draw_string(10, 30, (uint8_t *)NOME2);
  40189a:	200a      	movs	r0, #10
  40189c:	211e      	movs	r1, #30
  40189e:	4a33      	ldr	r2, [pc, #204]	; (40196c <main+0x2fc>)
  4018a0:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  4018a2:	47a8      	blx	r5
  4018a4:	47a0      	blx	r4
	ili93xx_draw_string(10, 50, (uint8_t *)NOME3);
  4018a6:	200a      	movs	r0, #10
  4018a8:	2132      	movs	r1, #50	; 0x32
  4018aa:	4a31      	ldr	r2, [pc, #196]	; (401970 <main+0x300>)
  4018ac:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());
  4018ae:	47a8      	blx	r5
  4018b0:	47a0      	blx	r4
	ili93xx_draw_string(30, contadorY, (uint8_t *)"Contador:");	
  4018b2:	201e      	movs	r0, #30
  4018b4:	2164      	movs	r1, #100	; 0x64
  4018b6:	4a2f      	ldr	r2, [pc, #188]	; (401974 <main+0x304>)
  4018b8:	47b0      	blx	r6
	ili93xx_set_foreground_color(rand());	
  4018ba:	47a8      	blx	r5
  4018bc:	47a0      	blx	r4
	ili93xx_draw_string(30, tempoY, (uint8_t *)"Tempo:");
  4018be:	201e      	movs	r0, #30
  4018c0:	21c8      	movs	r1, #200	; 0xc8
  4018c2:	4a2e      	ldr	r2, [pc, #184]	; (40197c <main+0x30c>)
  4018c4:	47b0      	blx	r6
	
	}
  4018c6:	e7d3      	b.n	401870 <main+0x200>
  4018c8:	00400165 	.word	0x00400165
  4018cc:	00400255 	.word	0x00400255
  4018d0:	004010ad 	.word	0x004010ad
  4018d4:	400e0600 	.word	0x400e0600
  4018d8:	20000d2c 	.word	0x20000d2c
  4018dc:	00401575 	.word	0x00401575
  4018e0:	20000d28 	.word	0x20000d28
  4018e4:	004014ed 	.word	0x004014ed
  4018e8:	20000d24 	.word	0x20000d24
  4018ec:	07270e00 	.word	0x07270e00
  4018f0:	00401101 	.word	0x00401101
  4018f4:	20000440 	.word	0x20000440
  4018f8:	00401ac9 	.word	0x00401ac9
  4018fc:	400e0000 	.word	0x400e0000
  401900:	00400b71 	.word	0x00400b71
  401904:	0a0a0404 	.word	0x0a0a0404
  401908:	00400b79 	.word	0x00400b79
  40190c:	0016000a 	.word	0x0016000a
  401910:	00400b81 	.word	0x00400b81
  401914:	00400b89 	.word	0x00400b89
  401918:	20000da4 	.word	0x20000da4
  40191c:	400e1450 	.word	0x400e1450
  401920:	00400129 	.word	0x00400129
  401924:	0040014d 	.word	0x0040014d
  401928:	e000e100 	.word	0xe000e100
  40192c:	00400155 	.word	0x00400155
  401930:	00400145 	.word	0x00400145
  401934:	400e1000 	.word	0x400e1000
  401938:	400e1200 	.word	0x400e1200
  40193c:	00401489 	.word	0x00401489
  401940:	00401425 	.word	0x00401425
  401944:	00400ccd 	.word	0x00400ccd
  401948:	00400369 	.word	0x00400369
  40194c:	004006a1 	.word	0x004006a1
  401950:	0040030d 	.word	0x0040030d
  401954:	004005c1 	.word	0x004005c1
  401958:	0040058d 	.word	0x0040058d
  40195c:	0040067d 	.word	0x0040067d
  401960:	00401a89 	.word	0x00401a89
  401964:	00407230 	.word	0x00407230
  401968:	00400ac5 	.word	0x00400ac5
  40196c:	00407244 	.word	0x00407244
  401970:	00407254 	.word	0x00407254
  401974:	00407260 	.word	0x00407260
  401978:	0040726c 	.word	0x0040726c
  40197c:	00407270 	.word	0x00407270
  401980:	20000001 	.word	0x20000001
  401984:	00400a01 	.word	0x00400a01
  401988:	40010000 	.word	0x40010000
  40198c:	00400c41 	.word	0x00400c41
  401990:	00400b91 	.word	0x00400b91
  401994:	00400f45 	.word	0x00400f45
  401998:	000d1437 	.word	0x000d1437

0040199c <__libc_init_array>:
  40199c:	b570      	push	{r4, r5, r6, lr}
  40199e:	4e0f      	ldr	r6, [pc, #60]	; (4019dc <__libc_init_array+0x40>)
  4019a0:	4d0f      	ldr	r5, [pc, #60]	; (4019e0 <__libc_init_array+0x44>)
  4019a2:	1b76      	subs	r6, r6, r5
  4019a4:	10b6      	asrs	r6, r6, #2
  4019a6:	bf18      	it	ne
  4019a8:	2400      	movne	r4, #0
  4019aa:	d005      	beq.n	4019b8 <__libc_init_array+0x1c>
  4019ac:	3401      	adds	r4, #1
  4019ae:	f855 3b04 	ldr.w	r3, [r5], #4
  4019b2:	4798      	blx	r3
  4019b4:	42a6      	cmp	r6, r4
  4019b6:	d1f9      	bne.n	4019ac <__libc_init_array+0x10>
  4019b8:	4e0a      	ldr	r6, [pc, #40]	; (4019e4 <__libc_init_array+0x48>)
  4019ba:	4d0b      	ldr	r5, [pc, #44]	; (4019e8 <__libc_init_array+0x4c>)
  4019bc:	1b76      	subs	r6, r6, r5
  4019be:	f005 fd1f 	bl	407400 <_init>
  4019c2:	10b6      	asrs	r6, r6, #2
  4019c4:	bf18      	it	ne
  4019c6:	2400      	movne	r4, #0
  4019c8:	d006      	beq.n	4019d8 <__libc_init_array+0x3c>
  4019ca:	3401      	adds	r4, #1
  4019cc:	f855 3b04 	ldr.w	r3, [r5], #4
  4019d0:	4798      	blx	r3
  4019d2:	42a6      	cmp	r6, r4
  4019d4:	d1f9      	bne.n	4019ca <__libc_init_array+0x2e>
  4019d6:	bd70      	pop	{r4, r5, r6, pc}
  4019d8:	bd70      	pop	{r4, r5, r6, pc}
  4019da:	bf00      	nop
  4019dc:	0040740c 	.word	0x0040740c
  4019e0:	0040740c 	.word	0x0040740c
  4019e4:	00407414 	.word	0x00407414
  4019e8:	0040740c 	.word	0x0040740c

004019ec <memset>:
  4019ec:	b470      	push	{r4, r5, r6}
  4019ee:	0784      	lsls	r4, r0, #30
  4019f0:	d046      	beq.n	401a80 <memset+0x94>
  4019f2:	1e54      	subs	r4, r2, #1
  4019f4:	2a00      	cmp	r2, #0
  4019f6:	d041      	beq.n	401a7c <memset+0x90>
  4019f8:	b2cd      	uxtb	r5, r1
  4019fa:	4603      	mov	r3, r0
  4019fc:	e002      	b.n	401a04 <memset+0x18>
  4019fe:	1e62      	subs	r2, r4, #1
  401a00:	b3e4      	cbz	r4, 401a7c <memset+0x90>
  401a02:	4614      	mov	r4, r2
  401a04:	f803 5b01 	strb.w	r5, [r3], #1
  401a08:	079a      	lsls	r2, r3, #30
  401a0a:	d1f8      	bne.n	4019fe <memset+0x12>
  401a0c:	2c03      	cmp	r4, #3
  401a0e:	d92e      	bls.n	401a6e <memset+0x82>
  401a10:	b2cd      	uxtb	r5, r1
  401a12:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401a16:	2c0f      	cmp	r4, #15
  401a18:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401a1c:	d919      	bls.n	401a52 <memset+0x66>
  401a1e:	f103 0210 	add.w	r2, r3, #16
  401a22:	4626      	mov	r6, r4
  401a24:	3e10      	subs	r6, #16
  401a26:	2e0f      	cmp	r6, #15
  401a28:	f842 5c10 	str.w	r5, [r2, #-16]
  401a2c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401a30:	f842 5c08 	str.w	r5, [r2, #-8]
  401a34:	f842 5c04 	str.w	r5, [r2, #-4]
  401a38:	f102 0210 	add.w	r2, r2, #16
  401a3c:	d8f2      	bhi.n	401a24 <memset+0x38>
  401a3e:	f1a4 0210 	sub.w	r2, r4, #16
  401a42:	f022 020f 	bic.w	r2, r2, #15
  401a46:	f004 040f 	and.w	r4, r4, #15
  401a4a:	3210      	adds	r2, #16
  401a4c:	2c03      	cmp	r4, #3
  401a4e:	4413      	add	r3, r2
  401a50:	d90d      	bls.n	401a6e <memset+0x82>
  401a52:	461e      	mov	r6, r3
  401a54:	4622      	mov	r2, r4
  401a56:	3a04      	subs	r2, #4
  401a58:	2a03      	cmp	r2, #3
  401a5a:	f846 5b04 	str.w	r5, [r6], #4
  401a5e:	d8fa      	bhi.n	401a56 <memset+0x6a>
  401a60:	1f22      	subs	r2, r4, #4
  401a62:	f022 0203 	bic.w	r2, r2, #3
  401a66:	3204      	adds	r2, #4
  401a68:	4413      	add	r3, r2
  401a6a:	f004 0403 	and.w	r4, r4, #3
  401a6e:	b12c      	cbz	r4, 401a7c <memset+0x90>
  401a70:	b2c9      	uxtb	r1, r1
  401a72:	441c      	add	r4, r3
  401a74:	f803 1b01 	strb.w	r1, [r3], #1
  401a78:	42a3      	cmp	r3, r4
  401a7a:	d1fb      	bne.n	401a74 <memset+0x88>
  401a7c:	bc70      	pop	{r4, r5, r6}
  401a7e:	4770      	bx	lr
  401a80:	4614      	mov	r4, r2
  401a82:	4603      	mov	r3, r0
  401a84:	e7c2      	b.n	401a0c <memset+0x20>
  401a86:	bf00      	nop

00401a88 <rand>:
  401a88:	b410      	push	{r4}
  401a8a:	4b0c      	ldr	r3, [pc, #48]	; (401abc <rand+0x34>)
  401a8c:	4c0c      	ldr	r4, [pc, #48]	; (401ac0 <rand+0x38>)
  401a8e:	6819      	ldr	r1, [r3, #0]
  401a90:	4a0c      	ldr	r2, [pc, #48]	; (401ac4 <rand+0x3c>)
  401a92:	f8d1 30a8 	ldr.w	r3, [r1, #168]	; 0xa8
  401a96:	f8d1 00ac 	ldr.w	r0, [r1, #172]	; 0xac
  401a9a:	fb04 f403 	mul.w	r4, r4, r3
  401a9e:	fb02 4000 	mla	r0, r2, r0, r4
  401aa2:	fba3 2302 	umull	r2, r3, r3, r2
  401aa6:	4403      	add	r3, r0
  401aa8:	3201      	adds	r2, #1
  401aaa:	f143 0300 	adc.w	r3, r3, #0
  401aae:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
  401ab2:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
  401ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
  401aba:	4770      	bx	lr
  401abc:	20000440 	.word	0x20000440
  401ac0:	5851f42d 	.word	0x5851f42d
  401ac4:	4c957f2d 	.word	0x4c957f2d

00401ac8 <setbuf>:
  401ac8:	2900      	cmp	r1, #0
  401aca:	bf0c      	ite	eq
  401acc:	2202      	moveq	r2, #2
  401ace:	2200      	movne	r2, #0
  401ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401ad4:	f000 b800 	b.w	401ad8 <setvbuf>

00401ad8 <setvbuf>:
  401ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401adc:	4c3a      	ldr	r4, [pc, #232]	; (401bc8 <setvbuf+0xf0>)
  401ade:	6826      	ldr	r6, [r4, #0]
  401ae0:	460d      	mov	r5, r1
  401ae2:	4604      	mov	r4, r0
  401ae4:	4690      	mov	r8, r2
  401ae6:	461f      	mov	r7, r3
  401ae8:	b116      	cbz	r6, 401af0 <setvbuf+0x18>
  401aea:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401aec:	2b00      	cmp	r3, #0
  401aee:	d03c      	beq.n	401b6a <setvbuf+0x92>
  401af0:	f1b8 0f02 	cmp.w	r8, #2
  401af4:	d82f      	bhi.n	401b56 <setvbuf+0x7e>
  401af6:	2f00      	cmp	r7, #0
  401af8:	db2d      	blt.n	401b56 <setvbuf+0x7e>
  401afa:	4621      	mov	r1, r4
  401afc:	4630      	mov	r0, r6
  401afe:	f002 fb73 	bl	4041e8 <_fflush_r>
  401b02:	89a1      	ldrh	r1, [r4, #12]
  401b04:	2300      	movs	r3, #0
  401b06:	6063      	str	r3, [r4, #4]
  401b08:	61a3      	str	r3, [r4, #24]
  401b0a:	060b      	lsls	r3, r1, #24
  401b0c:	d427      	bmi.n	401b5e <setvbuf+0x86>
  401b0e:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401b12:	b289      	uxth	r1, r1
  401b14:	f1b8 0f02 	cmp.w	r8, #2
  401b18:	81a1      	strh	r1, [r4, #12]
  401b1a:	d02a      	beq.n	401b72 <setvbuf+0x9a>
  401b1c:	2d00      	cmp	r5, #0
  401b1e:	d036      	beq.n	401b8e <setvbuf+0xb6>
  401b20:	f1b8 0f01 	cmp.w	r8, #1
  401b24:	d011      	beq.n	401b4a <setvbuf+0x72>
  401b26:	b289      	uxth	r1, r1
  401b28:	f001 0008 	and.w	r0, r1, #8
  401b2c:	4b27      	ldr	r3, [pc, #156]	; (401bcc <setvbuf+0xf4>)
  401b2e:	63f3      	str	r3, [r6, #60]	; 0x3c
  401b30:	b280      	uxth	r0, r0
  401b32:	6025      	str	r5, [r4, #0]
  401b34:	6125      	str	r5, [r4, #16]
  401b36:	6167      	str	r7, [r4, #20]
  401b38:	b178      	cbz	r0, 401b5a <setvbuf+0x82>
  401b3a:	f011 0f03 	tst.w	r1, #3
  401b3e:	bf18      	it	ne
  401b40:	2700      	movne	r7, #0
  401b42:	60a7      	str	r7, [r4, #8]
  401b44:	2000      	movs	r0, #0
  401b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b4a:	f041 0101 	orr.w	r1, r1, #1
  401b4e:	427b      	negs	r3, r7
  401b50:	81a1      	strh	r1, [r4, #12]
  401b52:	61a3      	str	r3, [r4, #24]
  401b54:	e7e7      	b.n	401b26 <setvbuf+0x4e>
  401b56:	f04f 30ff 	mov.w	r0, #4294967295
  401b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b5e:	6921      	ldr	r1, [r4, #16]
  401b60:	4630      	mov	r0, r6
  401b62:	f002 fc43 	bl	4043ec <_free_r>
  401b66:	89a1      	ldrh	r1, [r4, #12]
  401b68:	e7d1      	b.n	401b0e <setvbuf+0x36>
  401b6a:	4630      	mov	r0, r6
  401b6c:	f002 fbd0 	bl	404310 <__sinit>
  401b70:	e7be      	b.n	401af0 <setvbuf+0x18>
  401b72:	2000      	movs	r0, #0
  401b74:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401b78:	f041 0102 	orr.w	r1, r1, #2
  401b7c:	2500      	movs	r5, #0
  401b7e:	2201      	movs	r2, #1
  401b80:	81a1      	strh	r1, [r4, #12]
  401b82:	60a5      	str	r5, [r4, #8]
  401b84:	6023      	str	r3, [r4, #0]
  401b86:	6123      	str	r3, [r4, #16]
  401b88:	6162      	str	r2, [r4, #20]
  401b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b8e:	2f00      	cmp	r7, #0
  401b90:	bf08      	it	eq
  401b92:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401b96:	4638      	mov	r0, r7
  401b98:	f002 fd2e 	bl	4045f8 <malloc>
  401b9c:	4605      	mov	r5, r0
  401b9e:	b128      	cbz	r0, 401bac <setvbuf+0xd4>
  401ba0:	89a1      	ldrh	r1, [r4, #12]
  401ba2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401ba6:	b289      	uxth	r1, r1
  401ba8:	81a1      	strh	r1, [r4, #12]
  401baa:	e7b9      	b.n	401b20 <setvbuf+0x48>
  401bac:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401bb0:	f002 fd22 	bl	4045f8 <malloc>
  401bb4:	4605      	mov	r5, r0
  401bb6:	b918      	cbnz	r0, 401bc0 <setvbuf+0xe8>
  401bb8:	89a1      	ldrh	r1, [r4, #12]
  401bba:	f04f 30ff 	mov.w	r0, #4294967295
  401bbe:	e7d9      	b.n	401b74 <setvbuf+0x9c>
  401bc0:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401bc4:	e7ec      	b.n	401ba0 <setvbuf+0xc8>
  401bc6:	bf00      	nop
  401bc8:	20000440 	.word	0x20000440
  401bcc:	00404215 	.word	0x00404215

00401bd0 <sprintf>:
  401bd0:	b40e      	push	{r1, r2, r3}
  401bd2:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bd4:	b09c      	sub	sp, #112	; 0x70
  401bd6:	ab21      	add	r3, sp, #132	; 0x84
  401bd8:	490f      	ldr	r1, [pc, #60]	; (401c18 <sprintf+0x48>)
  401bda:	f853 2b04 	ldr.w	r2, [r3], #4
  401bde:	9301      	str	r3, [sp, #4]
  401be0:	4605      	mov	r5, r0
  401be2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401be6:	6808      	ldr	r0, [r1, #0]
  401be8:	9502      	str	r5, [sp, #8]
  401bea:	f44f 7702 	mov.w	r7, #520	; 0x208
  401bee:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401bf2:	a902      	add	r1, sp, #8
  401bf4:	9506      	str	r5, [sp, #24]
  401bf6:	f8ad 7014 	strh.w	r7, [sp, #20]
  401bfa:	9404      	str	r4, [sp, #16]
  401bfc:	9407      	str	r4, [sp, #28]
  401bfe:	f8ad 6016 	strh.w	r6, [sp, #22]
  401c02:	f000 f80b 	bl	401c1c <_svfprintf_r>
  401c06:	9b02      	ldr	r3, [sp, #8]
  401c08:	2200      	movs	r2, #0
  401c0a:	701a      	strb	r2, [r3, #0]
  401c0c:	b01c      	add	sp, #112	; 0x70
  401c0e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401c12:	b003      	add	sp, #12
  401c14:	4770      	bx	lr
  401c16:	bf00      	nop
  401c18:	20000440 	.word	0x20000440

00401c1c <_svfprintf_r>:
  401c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c20:	b0c1      	sub	sp, #260	; 0x104
  401c22:	4689      	mov	r9, r1
  401c24:	920a      	str	r2, [sp, #40]	; 0x28
  401c26:	930e      	str	r3, [sp, #56]	; 0x38
  401c28:	9008      	str	r0, [sp, #32]
  401c2a:	f002 fce1 	bl	4045f0 <_localeconv_r>
  401c2e:	6803      	ldr	r3, [r0, #0]
  401c30:	9317      	str	r3, [sp, #92]	; 0x5c
  401c32:	4618      	mov	r0, r3
  401c34:	f003 fe30 	bl	405898 <strlen>
  401c38:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401c3c:	9018      	str	r0, [sp, #96]	; 0x60
  401c3e:	061a      	lsls	r2, r3, #24
  401c40:	d504      	bpl.n	401c4c <_svfprintf_r+0x30>
  401c42:	f8d9 3010 	ldr.w	r3, [r9, #16]
  401c46:	2b00      	cmp	r3, #0
  401c48:	f001 808c 	beq.w	402d64 <_svfprintf_r+0x1148>
  401c4c:	2300      	movs	r3, #0
  401c4e:	af30      	add	r7, sp, #192	; 0xc0
  401c50:	9313      	str	r3, [sp, #76]	; 0x4c
  401c52:	9325      	str	r3, [sp, #148]	; 0x94
  401c54:	9324      	str	r3, [sp, #144]	; 0x90
  401c56:	9316      	str	r3, [sp, #88]	; 0x58
  401c58:	9319      	str	r3, [sp, #100]	; 0x64
  401c5a:	930b      	str	r3, [sp, #44]	; 0x2c
  401c5c:	9723      	str	r7, [sp, #140]	; 0x8c
  401c5e:	9314      	str	r3, [sp, #80]	; 0x50
  401c60:	9315      	str	r3, [sp, #84]	; 0x54
  401c62:	463c      	mov	r4, r7
  401c64:	464e      	mov	r6, r9
  401c66:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401c68:	782b      	ldrb	r3, [r5, #0]
  401c6a:	2b00      	cmp	r3, #0
  401c6c:	f000 80a9 	beq.w	401dc2 <_svfprintf_r+0x1a6>
  401c70:	2b25      	cmp	r3, #37	; 0x25
  401c72:	d102      	bne.n	401c7a <_svfprintf_r+0x5e>
  401c74:	e0a5      	b.n	401dc2 <_svfprintf_r+0x1a6>
  401c76:	2b25      	cmp	r3, #37	; 0x25
  401c78:	d003      	beq.n	401c82 <_svfprintf_r+0x66>
  401c7a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  401c7e:	2b00      	cmp	r3, #0
  401c80:	d1f9      	bne.n	401c76 <_svfprintf_r+0x5a>
  401c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c84:	1aeb      	subs	r3, r5, r3
  401c86:	b173      	cbz	r3, 401ca6 <_svfprintf_r+0x8a>
  401c88:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401c8a:	9925      	ldr	r1, [sp, #148]	; 0x94
  401c8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  401c8e:	6020      	str	r0, [r4, #0]
  401c90:	3201      	adds	r2, #1
  401c92:	4419      	add	r1, r3
  401c94:	2a07      	cmp	r2, #7
  401c96:	6063      	str	r3, [r4, #4]
  401c98:	9125      	str	r1, [sp, #148]	; 0x94
  401c9a:	9224      	str	r2, [sp, #144]	; 0x90
  401c9c:	dc72      	bgt.n	401d84 <_svfprintf_r+0x168>
  401c9e:	3408      	adds	r4, #8
  401ca0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401ca2:	441a      	add	r2, r3
  401ca4:	920b      	str	r2, [sp, #44]	; 0x2c
  401ca6:	782b      	ldrb	r3, [r5, #0]
  401ca8:	2b00      	cmp	r3, #0
  401caa:	f000 87b5 	beq.w	402c18 <_svfprintf_r+0xffc>
  401cae:	2300      	movs	r3, #0
  401cb0:	1c69      	adds	r1, r5, #1
  401cb2:	786d      	ldrb	r5, [r5, #1]
  401cb4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401cb8:	461a      	mov	r2, r3
  401cba:	930c      	str	r3, [sp, #48]	; 0x30
  401cbc:	9307      	str	r3, [sp, #28]
  401cbe:	f04f 3aff 	mov.w	sl, #4294967295
  401cc2:	1c4b      	adds	r3, r1, #1
  401cc4:	f1a5 0120 	sub.w	r1, r5, #32
  401cc8:	2958      	cmp	r1, #88	; 0x58
  401cca:	f200 83d9 	bhi.w	402480 <_svfprintf_r+0x864>
  401cce:	e8df f011 	tbh	[pc, r1, lsl #1]
  401cd2:	0270      	.short	0x0270
  401cd4:	03d703d7 	.word	0x03d703d7
  401cd8:	03d70374 	.word	0x03d70374
  401cdc:	03d703d7 	.word	0x03d703d7
  401ce0:	03d703d7 	.word	0x03d703d7
  401ce4:	02f003d7 	.word	0x02f003d7
  401ce8:	03d7020d 	.word	0x03d7020d
  401cec:	021101f4 	.word	0x021101f4
  401cf0:	037b03d7 	.word	0x037b03d7
  401cf4:	02ba02ba 	.word	0x02ba02ba
  401cf8:	02ba02ba 	.word	0x02ba02ba
  401cfc:	02ba02ba 	.word	0x02ba02ba
  401d00:	02ba02ba 	.word	0x02ba02ba
  401d04:	03d702ba 	.word	0x03d702ba
  401d08:	03d703d7 	.word	0x03d703d7
  401d0c:	03d703d7 	.word	0x03d703d7
  401d10:	03d703d7 	.word	0x03d703d7
  401d14:	03d703d7 	.word	0x03d703d7
  401d18:	02c903d7 	.word	0x02c903d7
  401d1c:	03d7038b 	.word	0x03d7038b
  401d20:	03d7038b 	.word	0x03d7038b
  401d24:	03d703d7 	.word	0x03d703d7
  401d28:	036d03d7 	.word	0x036d03d7
  401d2c:	03d703d7 	.word	0x03d703d7
  401d30:	03d70305 	.word	0x03d70305
  401d34:	03d703d7 	.word	0x03d703d7
  401d38:	03d703d7 	.word	0x03d703d7
  401d3c:	03d70323 	.word	0x03d70323
  401d40:	033d03d7 	.word	0x033d03d7
  401d44:	03d703d7 	.word	0x03d703d7
  401d48:	03d703d7 	.word	0x03d703d7
  401d4c:	03d703d7 	.word	0x03d703d7
  401d50:	03d703d7 	.word	0x03d703d7
  401d54:	03d703d7 	.word	0x03d703d7
  401d58:	022c0358 	.word	0x022c0358
  401d5c:	038b038b 	.word	0x038b038b
  401d60:	02fe038b 	.word	0x02fe038b
  401d64:	03d7022c 	.word	0x03d7022c
  401d68:	02e603d7 	.word	0x02e603d7
  401d6c:	027e03d7 	.word	0x027e03d7
  401d70:	03c001fb 	.word	0x03c001fb
  401d74:	03d70277 	.word	0x03d70277
  401d78:	03d70292 	.word	0x03d70292
  401d7c:	03d7007a 	.word	0x03d7007a
  401d80:	024a03d7 	.word	0x024a03d7
  401d84:	9808      	ldr	r0, [sp, #32]
  401d86:	9307      	str	r3, [sp, #28]
  401d88:	4631      	mov	r1, r6
  401d8a:	aa23      	add	r2, sp, #140	; 0x8c
  401d8c:	f003 fdb2 	bl	4058f4 <__ssprint_r>
  401d90:	b950      	cbnz	r0, 401da8 <_svfprintf_r+0x18c>
  401d92:	463c      	mov	r4, r7
  401d94:	9b07      	ldr	r3, [sp, #28]
  401d96:	e783      	b.n	401ca0 <_svfprintf_r+0x84>
  401d98:	9808      	ldr	r0, [sp, #32]
  401d9a:	4631      	mov	r1, r6
  401d9c:	aa23      	add	r2, sp, #140	; 0x8c
  401d9e:	f003 fda9 	bl	4058f4 <__ssprint_r>
  401da2:	2800      	cmp	r0, #0
  401da4:	f000 8185 	beq.w	4020b2 <_svfprintf_r+0x496>
  401da8:	46b1      	mov	r9, r6
  401daa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401dae:	f013 0f40 	tst.w	r3, #64	; 0x40
  401db2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401db4:	bf18      	it	ne
  401db6:	f04f 33ff 	movne.w	r3, #4294967295
  401dba:	4618      	mov	r0, r3
  401dbc:	b041      	add	sp, #260	; 0x104
  401dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401dc2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401dc4:	e76f      	b.n	401ca6 <_svfprintf_r+0x8a>
  401dc6:	930a      	str	r3, [sp, #40]	; 0x28
  401dc8:	9b07      	ldr	r3, [sp, #28]
  401dca:	0698      	lsls	r0, r3, #26
  401dcc:	f140 82ad 	bpl.w	40232a <_svfprintf_r+0x70e>
  401dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401dd2:	f103 0907 	add.w	r9, r3, #7
  401dd6:	f029 0307 	bic.w	r3, r9, #7
  401dda:	f103 0208 	add.w	r2, r3, #8
  401dde:	e9d3 8900 	ldrd	r8, r9, [r3]
  401de2:	920e      	str	r2, [sp, #56]	; 0x38
  401de4:	2301      	movs	r3, #1
  401de6:	f04f 0c00 	mov.w	ip, #0
  401dea:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  401dee:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  401df2:	f1ba 0f00 	cmp.w	sl, #0
  401df6:	db03      	blt.n	401e00 <_svfprintf_r+0x1e4>
  401df8:	9a07      	ldr	r2, [sp, #28]
  401dfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  401dfe:	9207      	str	r2, [sp, #28]
  401e00:	ea58 0209 	orrs.w	r2, r8, r9
  401e04:	f040 834c 	bne.w	4024a0 <_svfprintf_r+0x884>
  401e08:	f1ba 0f00 	cmp.w	sl, #0
  401e0c:	f000 8451 	beq.w	4026b2 <_svfprintf_r+0xa96>
  401e10:	2b01      	cmp	r3, #1
  401e12:	f000 834f 	beq.w	4024b4 <_svfprintf_r+0x898>
  401e16:	2b02      	cmp	r3, #2
  401e18:	f000 8490 	beq.w	40273c <_svfprintf_r+0xb20>
  401e1c:	4639      	mov	r1, r7
  401e1e:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  401e22:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  401e26:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  401e2a:	f008 0307 	and.w	r3, r8, #7
  401e2e:	4681      	mov	r9, r0
  401e30:	4690      	mov	r8, r2
  401e32:	3330      	adds	r3, #48	; 0x30
  401e34:	ea58 0209 	orrs.w	r2, r8, r9
  401e38:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401e3c:	d1ef      	bne.n	401e1e <_svfprintf_r+0x202>
  401e3e:	9a07      	ldr	r2, [sp, #28]
  401e40:	9110      	str	r1, [sp, #64]	; 0x40
  401e42:	07d2      	lsls	r2, r2, #31
  401e44:	f100 8544 	bmi.w	4028d0 <_svfprintf_r+0xcb4>
  401e48:	1a7b      	subs	r3, r7, r1
  401e4a:	930d      	str	r3, [sp, #52]	; 0x34
  401e4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401e4e:	4592      	cmp	sl, r2
  401e50:	4653      	mov	r3, sl
  401e52:	bfb8      	it	lt
  401e54:	4613      	movlt	r3, r2
  401e56:	9309      	str	r3, [sp, #36]	; 0x24
  401e58:	2300      	movs	r3, #0
  401e5a:	9312      	str	r3, [sp, #72]	; 0x48
  401e5c:	f1bc 0f00 	cmp.w	ip, #0
  401e60:	d002      	beq.n	401e68 <_svfprintf_r+0x24c>
  401e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e64:	3301      	adds	r3, #1
  401e66:	9309      	str	r3, [sp, #36]	; 0x24
  401e68:	9b07      	ldr	r3, [sp, #28]
  401e6a:	f013 0302 	ands.w	r3, r3, #2
  401e6e:	930f      	str	r3, [sp, #60]	; 0x3c
  401e70:	d002      	beq.n	401e78 <_svfprintf_r+0x25c>
  401e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e74:	3302      	adds	r3, #2
  401e76:	9309      	str	r3, [sp, #36]	; 0x24
  401e78:	9b07      	ldr	r3, [sp, #28]
  401e7a:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  401e7e:	f040 830c 	bne.w	40249a <_svfprintf_r+0x87e>
  401e82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401e84:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401e86:	ebc2 0803 	rsb	r8, r2, r3
  401e8a:	f1b8 0f00 	cmp.w	r8, #0
  401e8e:	f340 8304 	ble.w	40249a <_svfprintf_r+0x87e>
  401e92:	f1b8 0f10 	cmp.w	r8, #16
  401e96:	9925      	ldr	r1, [sp, #148]	; 0x94
  401e98:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401e9a:	f8df a544 	ldr.w	sl, [pc, #1348]	; 4023e0 <_svfprintf_r+0x7c4>
  401e9e:	dd29      	ble.n	401ef4 <_svfprintf_r+0x2d8>
  401ea0:	4653      	mov	r3, sl
  401ea2:	f04f 0b10 	mov.w	fp, #16
  401ea6:	46c2      	mov	sl, r8
  401ea8:	46a8      	mov	r8, r5
  401eaa:	461d      	mov	r5, r3
  401eac:	e006      	b.n	401ebc <_svfprintf_r+0x2a0>
  401eae:	f1aa 0a10 	sub.w	sl, sl, #16
  401eb2:	f1ba 0f10 	cmp.w	sl, #16
  401eb6:	f104 0408 	add.w	r4, r4, #8
  401eba:	dd17      	ble.n	401eec <_svfprintf_r+0x2d0>
  401ebc:	3201      	adds	r2, #1
  401ebe:	3110      	adds	r1, #16
  401ec0:	2a07      	cmp	r2, #7
  401ec2:	9125      	str	r1, [sp, #148]	; 0x94
  401ec4:	9224      	str	r2, [sp, #144]	; 0x90
  401ec6:	e884 0820 	stmia.w	r4, {r5, fp}
  401eca:	ddf0      	ble.n	401eae <_svfprintf_r+0x292>
  401ecc:	9808      	ldr	r0, [sp, #32]
  401ece:	4631      	mov	r1, r6
  401ed0:	aa23      	add	r2, sp, #140	; 0x8c
  401ed2:	f003 fd0f 	bl	4058f4 <__ssprint_r>
  401ed6:	2800      	cmp	r0, #0
  401ed8:	f47f af66 	bne.w	401da8 <_svfprintf_r+0x18c>
  401edc:	f1aa 0a10 	sub.w	sl, sl, #16
  401ee0:	f1ba 0f10 	cmp.w	sl, #16
  401ee4:	9925      	ldr	r1, [sp, #148]	; 0x94
  401ee6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401ee8:	463c      	mov	r4, r7
  401eea:	dce7      	bgt.n	401ebc <_svfprintf_r+0x2a0>
  401eec:	462b      	mov	r3, r5
  401eee:	4645      	mov	r5, r8
  401ef0:	46d0      	mov	r8, sl
  401ef2:	469a      	mov	sl, r3
  401ef4:	3201      	adds	r2, #1
  401ef6:	eb08 0b01 	add.w	fp, r8, r1
  401efa:	2a07      	cmp	r2, #7
  401efc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401f00:	9224      	str	r2, [sp, #144]	; 0x90
  401f02:	f8c4 a000 	str.w	sl, [r4]
  401f06:	f8c4 8004 	str.w	r8, [r4, #4]
  401f0a:	f300 847b 	bgt.w	402804 <_svfprintf_r+0xbe8>
  401f0e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401f12:	3408      	adds	r4, #8
  401f14:	f1bc 0f00 	cmp.w	ip, #0
  401f18:	d00f      	beq.n	401f3a <_svfprintf_r+0x31e>
  401f1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f1c:	3301      	adds	r3, #1
  401f1e:	f10b 0b01 	add.w	fp, fp, #1
  401f22:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401f26:	2201      	movs	r2, #1
  401f28:	2b07      	cmp	r3, #7
  401f2a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401f2e:	9324      	str	r3, [sp, #144]	; 0x90
  401f30:	e884 0006 	stmia.w	r4, {r1, r2}
  401f34:	f300 83da 	bgt.w	4026ec <_svfprintf_r+0xad0>
  401f38:	3408      	adds	r4, #8
  401f3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401f3c:	b173      	cbz	r3, 401f5c <_svfprintf_r+0x340>
  401f3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f40:	3301      	adds	r3, #1
  401f42:	f10b 0b02 	add.w	fp, fp, #2
  401f46:	a91c      	add	r1, sp, #112	; 0x70
  401f48:	2202      	movs	r2, #2
  401f4a:	2b07      	cmp	r3, #7
  401f4c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401f50:	9324      	str	r3, [sp, #144]	; 0x90
  401f52:	e884 0006 	stmia.w	r4, {r1, r2}
  401f56:	f300 83d5 	bgt.w	402704 <_svfprintf_r+0xae8>
  401f5a:	3408      	adds	r4, #8
  401f5c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  401f60:	f000 8311 	beq.w	402586 <_svfprintf_r+0x96a>
  401f64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401f68:	ebc2 0a03 	rsb	sl, r2, r3
  401f6c:	f1ba 0f00 	cmp.w	sl, #0
  401f70:	dd3c      	ble.n	401fec <_svfprintf_r+0x3d0>
  401f72:	f1ba 0f10 	cmp.w	sl, #16
  401f76:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401f78:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 4023e4 <_svfprintf_r+0x7c8>
  401f7c:	dd2b      	ble.n	401fd6 <_svfprintf_r+0x3ba>
  401f7e:	4649      	mov	r1, r9
  401f80:	465b      	mov	r3, fp
  401f82:	46a9      	mov	r9, r5
  401f84:	f04f 0810 	mov.w	r8, #16
  401f88:	f8dd b020 	ldr.w	fp, [sp, #32]
  401f8c:	460d      	mov	r5, r1
  401f8e:	e006      	b.n	401f9e <_svfprintf_r+0x382>
  401f90:	f1aa 0a10 	sub.w	sl, sl, #16
  401f94:	f1ba 0f10 	cmp.w	sl, #16
  401f98:	f104 0408 	add.w	r4, r4, #8
  401f9c:	dd17      	ble.n	401fce <_svfprintf_r+0x3b2>
  401f9e:	3201      	adds	r2, #1
  401fa0:	3310      	adds	r3, #16
  401fa2:	2a07      	cmp	r2, #7
  401fa4:	9325      	str	r3, [sp, #148]	; 0x94
  401fa6:	9224      	str	r2, [sp, #144]	; 0x90
  401fa8:	e884 0120 	stmia.w	r4, {r5, r8}
  401fac:	ddf0      	ble.n	401f90 <_svfprintf_r+0x374>
  401fae:	4658      	mov	r0, fp
  401fb0:	4631      	mov	r1, r6
  401fb2:	aa23      	add	r2, sp, #140	; 0x8c
  401fb4:	f003 fc9e 	bl	4058f4 <__ssprint_r>
  401fb8:	2800      	cmp	r0, #0
  401fba:	f47f aef5 	bne.w	401da8 <_svfprintf_r+0x18c>
  401fbe:	f1aa 0a10 	sub.w	sl, sl, #16
  401fc2:	f1ba 0f10 	cmp.w	sl, #16
  401fc6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401fc8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401fca:	463c      	mov	r4, r7
  401fcc:	dce7      	bgt.n	401f9e <_svfprintf_r+0x382>
  401fce:	469b      	mov	fp, r3
  401fd0:	462b      	mov	r3, r5
  401fd2:	464d      	mov	r5, r9
  401fd4:	4699      	mov	r9, r3
  401fd6:	3201      	adds	r2, #1
  401fd8:	44d3      	add	fp, sl
  401fda:	2a07      	cmp	r2, #7
  401fdc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401fe0:	9224      	str	r2, [sp, #144]	; 0x90
  401fe2:	e884 0600 	stmia.w	r4, {r9, sl}
  401fe6:	f300 8375 	bgt.w	4026d4 <_svfprintf_r+0xab8>
  401fea:	3408      	adds	r4, #8
  401fec:	9b07      	ldr	r3, [sp, #28]
  401fee:	05d9      	lsls	r1, r3, #23
  401ff0:	f100 826c 	bmi.w	4024cc <_svfprintf_r+0x8b0>
  401ff4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401ff6:	990d      	ldr	r1, [sp, #52]	; 0x34
  401ff8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  401ffa:	6022      	str	r2, [r4, #0]
  401ffc:	3301      	adds	r3, #1
  401ffe:	448b      	add	fp, r1
  402000:	2b07      	cmp	r3, #7
  402002:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402006:	6061      	str	r1, [r4, #4]
  402008:	9324      	str	r3, [sp, #144]	; 0x90
  40200a:	f300 8346 	bgt.w	40269a <_svfprintf_r+0xa7e>
  40200e:	3408      	adds	r4, #8
  402010:	9b07      	ldr	r3, [sp, #28]
  402012:	075a      	lsls	r2, r3, #29
  402014:	d541      	bpl.n	40209a <_svfprintf_r+0x47e>
  402016:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402018:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40201a:	1a9d      	subs	r5, r3, r2
  40201c:	2d00      	cmp	r5, #0
  40201e:	dd3c      	ble.n	40209a <_svfprintf_r+0x47e>
  402020:	2d10      	cmp	r5, #16
  402022:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402024:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 4023e0 <_svfprintf_r+0x7c4>
  402028:	dd23      	ble.n	402072 <_svfprintf_r+0x456>
  40202a:	f04f 0810 	mov.w	r8, #16
  40202e:	465a      	mov	r2, fp
  402030:	f8dd 9020 	ldr.w	r9, [sp, #32]
  402034:	e004      	b.n	402040 <_svfprintf_r+0x424>
  402036:	3d10      	subs	r5, #16
  402038:	2d10      	cmp	r5, #16
  40203a:	f104 0408 	add.w	r4, r4, #8
  40203e:	dd17      	ble.n	402070 <_svfprintf_r+0x454>
  402040:	3301      	adds	r3, #1
  402042:	3210      	adds	r2, #16
  402044:	2b07      	cmp	r3, #7
  402046:	9225      	str	r2, [sp, #148]	; 0x94
  402048:	9324      	str	r3, [sp, #144]	; 0x90
  40204a:	f8c4 a000 	str.w	sl, [r4]
  40204e:	f8c4 8004 	str.w	r8, [r4, #4]
  402052:	ddf0      	ble.n	402036 <_svfprintf_r+0x41a>
  402054:	4648      	mov	r0, r9
  402056:	4631      	mov	r1, r6
  402058:	aa23      	add	r2, sp, #140	; 0x8c
  40205a:	f003 fc4b 	bl	4058f4 <__ssprint_r>
  40205e:	2800      	cmp	r0, #0
  402060:	f47f aea2 	bne.w	401da8 <_svfprintf_r+0x18c>
  402064:	3d10      	subs	r5, #16
  402066:	2d10      	cmp	r5, #16
  402068:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40206a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40206c:	463c      	mov	r4, r7
  40206e:	dce7      	bgt.n	402040 <_svfprintf_r+0x424>
  402070:	4693      	mov	fp, r2
  402072:	3301      	adds	r3, #1
  402074:	44ab      	add	fp, r5
  402076:	2b07      	cmp	r3, #7
  402078:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40207c:	9324      	str	r3, [sp, #144]	; 0x90
  40207e:	f8c4 a000 	str.w	sl, [r4]
  402082:	6065      	str	r5, [r4, #4]
  402084:	dd09      	ble.n	40209a <_svfprintf_r+0x47e>
  402086:	9808      	ldr	r0, [sp, #32]
  402088:	4631      	mov	r1, r6
  40208a:	aa23      	add	r2, sp, #140	; 0x8c
  40208c:	f003 fc32 	bl	4058f4 <__ssprint_r>
  402090:	2800      	cmp	r0, #0
  402092:	f47f ae89 	bne.w	401da8 <_svfprintf_r+0x18c>
  402096:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40209a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40209c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40209e:	990c      	ldr	r1, [sp, #48]	; 0x30
  4020a0:	428a      	cmp	r2, r1
  4020a2:	bfac      	ite	ge
  4020a4:	189b      	addge	r3, r3, r2
  4020a6:	185b      	addlt	r3, r3, r1
  4020a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4020aa:	f1bb 0f00 	cmp.w	fp, #0
  4020ae:	f47f ae73 	bne.w	401d98 <_svfprintf_r+0x17c>
  4020b2:	2300      	movs	r3, #0
  4020b4:	9324      	str	r3, [sp, #144]	; 0x90
  4020b6:	463c      	mov	r4, r7
  4020b8:	e5d5      	b.n	401c66 <_svfprintf_r+0x4a>
  4020ba:	4619      	mov	r1, r3
  4020bc:	9807      	ldr	r0, [sp, #28]
  4020be:	781d      	ldrb	r5, [r3, #0]
  4020c0:	f040 0004 	orr.w	r0, r0, #4
  4020c4:	9007      	str	r0, [sp, #28]
  4020c6:	e5fc      	b.n	401cc2 <_svfprintf_r+0xa6>
  4020c8:	930a      	str	r3, [sp, #40]	; 0x28
  4020ca:	9b07      	ldr	r3, [sp, #28]
  4020cc:	f013 0320 	ands.w	r3, r3, #32
  4020d0:	f000 810e 	beq.w	4022f0 <_svfprintf_r+0x6d4>
  4020d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4020d6:	f103 0907 	add.w	r9, r3, #7
  4020da:	f029 0307 	bic.w	r3, r9, #7
  4020de:	f103 0208 	add.w	r2, r3, #8
  4020e2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4020e6:	920e      	str	r2, [sp, #56]	; 0x38
  4020e8:	2300      	movs	r3, #0
  4020ea:	e67c      	b.n	401de6 <_svfprintf_r+0x1ca>
  4020ec:	781d      	ldrb	r5, [r3, #0]
  4020ee:	4619      	mov	r1, r3
  4020f0:	222b      	movs	r2, #43	; 0x2b
  4020f2:	e5e6      	b.n	401cc2 <_svfprintf_r+0xa6>
  4020f4:	781d      	ldrb	r5, [r3, #0]
  4020f6:	2d2a      	cmp	r5, #42	; 0x2a
  4020f8:	f103 0101 	add.w	r1, r3, #1
  4020fc:	f000 87ad 	beq.w	40305a <_svfprintf_r+0x143e>
  402100:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402104:	2809      	cmp	r0, #9
  402106:	460b      	mov	r3, r1
  402108:	f04f 0a00 	mov.w	sl, #0
  40210c:	f63f adda 	bhi.w	401cc4 <_svfprintf_r+0xa8>
  402110:	f813 5b01 	ldrb.w	r5, [r3], #1
  402114:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  402118:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  40211c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402120:	2809      	cmp	r0, #9
  402122:	d9f5      	bls.n	402110 <_svfprintf_r+0x4f4>
  402124:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  402128:	e5cc      	b.n	401cc4 <_svfprintf_r+0xa8>
  40212a:	930a      	str	r3, [sp, #40]	; 0x28
  40212c:	9b07      	ldr	r3, [sp, #28]
  40212e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402132:	069b      	lsls	r3, r3, #26
  402134:	f140 80a1 	bpl.w	40227a <_svfprintf_r+0x65e>
  402138:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40213a:	f103 0907 	add.w	r9, r3, #7
  40213e:	f029 0907 	bic.w	r9, r9, #7
  402142:	e9d9 2300 	ldrd	r2, r3, [r9]
  402146:	f109 0108 	add.w	r1, r9, #8
  40214a:	910e      	str	r1, [sp, #56]	; 0x38
  40214c:	4690      	mov	r8, r2
  40214e:	4699      	mov	r9, r3
  402150:	2a00      	cmp	r2, #0
  402152:	f173 0300 	sbcs.w	r3, r3, #0
  402156:	f2c0 840b 	blt.w	402970 <_svfprintf_r+0xd54>
  40215a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40215e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402162:	2301      	movs	r3, #1
  402164:	e645      	b.n	401df2 <_svfprintf_r+0x1d6>
  402166:	930a      	str	r3, [sp, #40]	; 0x28
  402168:	4b9b      	ldr	r3, [pc, #620]	; (4023d8 <_svfprintf_r+0x7bc>)
  40216a:	9316      	str	r3, [sp, #88]	; 0x58
  40216c:	9b07      	ldr	r3, [sp, #28]
  40216e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402172:	069b      	lsls	r3, r3, #26
  402174:	f140 80f3 	bpl.w	40235e <_svfprintf_r+0x742>
  402178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40217a:	f103 0907 	add.w	r9, r3, #7
  40217e:	f029 0307 	bic.w	r3, r9, #7
  402182:	e9d3 8900 	ldrd	r8, r9, [r3]
  402186:	f103 0208 	add.w	r2, r3, #8
  40218a:	920e      	str	r2, [sp, #56]	; 0x38
  40218c:	9b07      	ldr	r3, [sp, #28]
  40218e:	07d9      	lsls	r1, r3, #31
  402190:	f140 80f5 	bpl.w	40237e <_svfprintf_r+0x762>
  402194:	ea58 0309 	orrs.w	r3, r8, r9
  402198:	f000 80f1 	beq.w	40237e <_svfprintf_r+0x762>
  40219c:	9a07      	ldr	r2, [sp, #28]
  40219e:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4021a2:	2330      	movs	r3, #48	; 0x30
  4021a4:	f042 0202 	orr.w	r2, r2, #2
  4021a8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4021ac:	9207      	str	r2, [sp, #28]
  4021ae:	2302      	movs	r3, #2
  4021b0:	e619      	b.n	401de6 <_svfprintf_r+0x1ca>
  4021b2:	781d      	ldrb	r5, [r3, #0]
  4021b4:	4619      	mov	r1, r3
  4021b6:	2a00      	cmp	r2, #0
  4021b8:	f47f ad83 	bne.w	401cc2 <_svfprintf_r+0xa6>
  4021bc:	2220      	movs	r2, #32
  4021be:	e580      	b.n	401cc2 <_svfprintf_r+0xa6>
  4021c0:	9907      	ldr	r1, [sp, #28]
  4021c2:	f041 0120 	orr.w	r1, r1, #32
  4021c6:	9107      	str	r1, [sp, #28]
  4021c8:	781d      	ldrb	r5, [r3, #0]
  4021ca:	4619      	mov	r1, r3
  4021cc:	e579      	b.n	401cc2 <_svfprintf_r+0xa6>
  4021ce:	930a      	str	r3, [sp, #40]	; 0x28
  4021d0:	9b07      	ldr	r3, [sp, #28]
  4021d2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4021d6:	069a      	lsls	r2, r3, #26
  4021d8:	f140 84a1 	bpl.w	402b1e <_svfprintf_r+0xf02>
  4021dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4021e0:	ea4f 79e1 	mov.w	r9, r1, asr #31
  4021e4:	6813      	ldr	r3, [r2, #0]
  4021e6:	4608      	mov	r0, r1
  4021e8:	4688      	mov	r8, r1
  4021ea:	3204      	adds	r2, #4
  4021ec:	4649      	mov	r1, r9
  4021ee:	920e      	str	r2, [sp, #56]	; 0x38
  4021f0:	e9c3 0100 	strd	r0, r1, [r3]
  4021f4:	e537      	b.n	401c66 <_svfprintf_r+0x4a>
  4021f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4021f8:	930a      	str	r3, [sp, #40]	; 0x28
  4021fa:	6813      	ldr	r3, [r2, #0]
  4021fc:	9310      	str	r3, [sp, #64]	; 0x40
  4021fe:	f04f 0b00 	mov.w	fp, #0
  402202:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  402206:	f102 0904 	add.w	r9, r2, #4
  40220a:	2b00      	cmp	r3, #0
  40220c:	f000 863b 	beq.w	402e86 <_svfprintf_r+0x126a>
  402210:	f1ba 0f00 	cmp.w	sl, #0
  402214:	9810      	ldr	r0, [sp, #64]	; 0x40
  402216:	f2c0 85e9 	blt.w	402dec <_svfprintf_r+0x11d0>
  40221a:	4659      	mov	r1, fp
  40221c:	4652      	mov	r2, sl
  40221e:	f002 fc85 	bl	404b2c <memchr>
  402222:	2800      	cmp	r0, #0
  402224:	f000 866c 	beq.w	402f00 <_svfprintf_r+0x12e4>
  402228:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40222a:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40222e:	1ac3      	subs	r3, r0, r3
  402230:	930d      	str	r3, [sp, #52]	; 0x34
  402232:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402236:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40223a:	9309      	str	r3, [sp, #36]	; 0x24
  40223c:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  402240:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402244:	e60a      	b.n	401e5c <_svfprintf_r+0x240>
  402246:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40224a:	2100      	movs	r1, #0
  40224c:	f813 5b01 	ldrb.w	r5, [r3], #1
  402250:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  402254:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402258:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40225c:	2809      	cmp	r0, #9
  40225e:	d9f5      	bls.n	40224c <_svfprintf_r+0x630>
  402260:	910c      	str	r1, [sp, #48]	; 0x30
  402262:	e52f      	b.n	401cc4 <_svfprintf_r+0xa8>
  402264:	930a      	str	r3, [sp, #40]	; 0x28
  402266:	9b07      	ldr	r3, [sp, #28]
  402268:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40226c:	f043 0310 	orr.w	r3, r3, #16
  402270:	9307      	str	r3, [sp, #28]
  402272:	9b07      	ldr	r3, [sp, #28]
  402274:	069b      	lsls	r3, r3, #26
  402276:	f53f af5f 	bmi.w	402138 <_svfprintf_r+0x51c>
  40227a:	9b07      	ldr	r3, [sp, #28]
  40227c:	06d8      	lsls	r0, r3, #27
  40227e:	f100 8368 	bmi.w	402952 <_svfprintf_r+0xd36>
  402282:	9b07      	ldr	r3, [sp, #28]
  402284:	0659      	lsls	r1, r3, #25
  402286:	f140 8364 	bpl.w	402952 <_svfprintf_r+0xd36>
  40228a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40228c:	f9b1 8000 	ldrsh.w	r8, [r1]
  402290:	3104      	adds	r1, #4
  402292:	ea4f 79e8 	mov.w	r9, r8, asr #31
  402296:	4642      	mov	r2, r8
  402298:	464b      	mov	r3, r9
  40229a:	910e      	str	r1, [sp, #56]	; 0x38
  40229c:	e758      	b.n	402150 <_svfprintf_r+0x534>
  40229e:	781d      	ldrb	r5, [r3, #0]
  4022a0:	9907      	ldr	r1, [sp, #28]
  4022a2:	2d6c      	cmp	r5, #108	; 0x6c
  4022a4:	f000 84cb 	beq.w	402c3e <_svfprintf_r+0x1022>
  4022a8:	f041 0110 	orr.w	r1, r1, #16
  4022ac:	9107      	str	r1, [sp, #28]
  4022ae:	4619      	mov	r1, r3
  4022b0:	e507      	b.n	401cc2 <_svfprintf_r+0xa6>
  4022b2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4022b4:	6829      	ldr	r1, [r5, #0]
  4022b6:	910c      	str	r1, [sp, #48]	; 0x30
  4022b8:	4608      	mov	r0, r1
  4022ba:	2800      	cmp	r0, #0
  4022bc:	4629      	mov	r1, r5
  4022be:	f101 0104 	add.w	r1, r1, #4
  4022c2:	f2c0 84b5 	blt.w	402c30 <_svfprintf_r+0x1014>
  4022c6:	910e      	str	r1, [sp, #56]	; 0x38
  4022c8:	781d      	ldrb	r5, [r3, #0]
  4022ca:	4619      	mov	r1, r3
  4022cc:	e4f9      	b.n	401cc2 <_svfprintf_r+0xa6>
  4022ce:	9907      	ldr	r1, [sp, #28]
  4022d0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4022d4:	9107      	str	r1, [sp, #28]
  4022d6:	781d      	ldrb	r5, [r3, #0]
  4022d8:	4619      	mov	r1, r3
  4022da:	e4f2      	b.n	401cc2 <_svfprintf_r+0xa6>
  4022dc:	930a      	str	r3, [sp, #40]	; 0x28
  4022de:	9b07      	ldr	r3, [sp, #28]
  4022e0:	f043 0310 	orr.w	r3, r3, #16
  4022e4:	9307      	str	r3, [sp, #28]
  4022e6:	9b07      	ldr	r3, [sp, #28]
  4022e8:	f013 0320 	ands.w	r3, r3, #32
  4022ec:	f47f aef2 	bne.w	4020d4 <_svfprintf_r+0x4b8>
  4022f0:	9a07      	ldr	r2, [sp, #28]
  4022f2:	f012 0210 	ands.w	r2, r2, #16
  4022f6:	f040 8319 	bne.w	40292c <_svfprintf_r+0xd10>
  4022fa:	9b07      	ldr	r3, [sp, #28]
  4022fc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  402300:	f000 8314 	beq.w	40292c <_svfprintf_r+0xd10>
  402304:	990e      	ldr	r1, [sp, #56]	; 0x38
  402306:	4613      	mov	r3, r2
  402308:	460a      	mov	r2, r1
  40230a:	3204      	adds	r2, #4
  40230c:	f8b1 8000 	ldrh.w	r8, [r1]
  402310:	920e      	str	r2, [sp, #56]	; 0x38
  402312:	f04f 0900 	mov.w	r9, #0
  402316:	e566      	b.n	401de6 <_svfprintf_r+0x1ca>
  402318:	930a      	str	r3, [sp, #40]	; 0x28
  40231a:	9b07      	ldr	r3, [sp, #28]
  40231c:	f043 0310 	orr.w	r3, r3, #16
  402320:	9307      	str	r3, [sp, #28]
  402322:	9b07      	ldr	r3, [sp, #28]
  402324:	0698      	lsls	r0, r3, #26
  402326:	f53f ad53 	bmi.w	401dd0 <_svfprintf_r+0x1b4>
  40232a:	9b07      	ldr	r3, [sp, #28]
  40232c:	06d9      	lsls	r1, r3, #27
  40232e:	f100 8306 	bmi.w	40293e <_svfprintf_r+0xd22>
  402332:	9b07      	ldr	r3, [sp, #28]
  402334:	065a      	lsls	r2, r3, #25
  402336:	f140 8302 	bpl.w	40293e <_svfprintf_r+0xd22>
  40233a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40233c:	f8b2 8000 	ldrh.w	r8, [r2]
  402340:	3204      	adds	r2, #4
  402342:	f04f 0900 	mov.w	r9, #0
  402346:	2301      	movs	r3, #1
  402348:	920e      	str	r2, [sp, #56]	; 0x38
  40234a:	e54c      	b.n	401de6 <_svfprintf_r+0x1ca>
  40234c:	930a      	str	r3, [sp, #40]	; 0x28
  40234e:	4b23      	ldr	r3, [pc, #140]	; (4023dc <_svfprintf_r+0x7c0>)
  402350:	9316      	str	r3, [sp, #88]	; 0x58
  402352:	9b07      	ldr	r3, [sp, #28]
  402354:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402358:	069b      	lsls	r3, r3, #26
  40235a:	f53f af0d 	bmi.w	402178 <_svfprintf_r+0x55c>
  40235e:	9b07      	ldr	r3, [sp, #28]
  402360:	06d8      	lsls	r0, r3, #27
  402362:	f140 83cd 	bpl.w	402b00 <_svfprintf_r+0xee4>
  402366:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402368:	4613      	mov	r3, r2
  40236a:	681b      	ldr	r3, [r3, #0]
  40236c:	4698      	mov	r8, r3
  40236e:	9b07      	ldr	r3, [sp, #28]
  402370:	3204      	adds	r2, #4
  402372:	07d9      	lsls	r1, r3, #31
  402374:	920e      	str	r2, [sp, #56]	; 0x38
  402376:	f04f 0900 	mov.w	r9, #0
  40237a:	f53f af0b 	bmi.w	402194 <_svfprintf_r+0x578>
  40237e:	2302      	movs	r3, #2
  402380:	e531      	b.n	401de6 <_svfprintf_r+0x1ca>
  402382:	990e      	ldr	r1, [sp, #56]	; 0x38
  402384:	930a      	str	r3, [sp, #40]	; 0x28
  402386:	680a      	ldr	r2, [r1, #0]
  402388:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40238c:	2300      	movs	r3, #0
  40238e:	2201      	movs	r2, #1
  402390:	3104      	adds	r1, #4
  402392:	469c      	mov	ip, r3
  402394:	9209      	str	r2, [sp, #36]	; 0x24
  402396:	910e      	str	r1, [sp, #56]	; 0x38
  402398:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40239c:	ab26      	add	r3, sp, #152	; 0x98
  40239e:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4023a2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4023a6:	920d      	str	r2, [sp, #52]	; 0x34
  4023a8:	9310      	str	r3, [sp, #64]	; 0x40
  4023aa:	e55d      	b.n	401e68 <_svfprintf_r+0x24c>
  4023ac:	9907      	ldr	r1, [sp, #28]
  4023ae:	f041 0108 	orr.w	r1, r1, #8
  4023b2:	9107      	str	r1, [sp, #28]
  4023b4:	781d      	ldrb	r5, [r3, #0]
  4023b6:	4619      	mov	r1, r3
  4023b8:	e483      	b.n	401cc2 <_svfprintf_r+0xa6>
  4023ba:	9907      	ldr	r1, [sp, #28]
  4023bc:	f041 0101 	orr.w	r1, r1, #1
  4023c0:	9107      	str	r1, [sp, #28]
  4023c2:	781d      	ldrb	r5, [r3, #0]
  4023c4:	4619      	mov	r1, r3
  4023c6:	e47c      	b.n	401cc2 <_svfprintf_r+0xa6>
  4023c8:	9907      	ldr	r1, [sp, #28]
  4023ca:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4023ce:	9107      	str	r1, [sp, #28]
  4023d0:	781d      	ldrb	r5, [r3, #0]
  4023d2:	4619      	mov	r1, r3
  4023d4:	e475      	b.n	401cc2 <_svfprintf_r+0xa6>
  4023d6:	bf00      	nop
  4023d8:	004072c4 	.word	0x004072c4
  4023dc:	004072b0 	.word	0x004072b0
  4023e0:	00407290 	.word	0x00407290
  4023e4:	00407280 	.word	0x00407280
  4023e8:	930a      	str	r3, [sp, #40]	; 0x28
  4023ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4023ec:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4023f0:	f103 0907 	add.w	r9, r3, #7
  4023f4:	f029 0307 	bic.w	r3, r9, #7
  4023f8:	f103 0208 	add.w	r2, r3, #8
  4023fc:	920e      	str	r2, [sp, #56]	; 0x38
  4023fe:	681a      	ldr	r2, [r3, #0]
  402400:	9214      	str	r2, [sp, #80]	; 0x50
  402402:	685b      	ldr	r3, [r3, #4]
  402404:	9315      	str	r3, [sp, #84]	; 0x54
  402406:	9915      	ldr	r1, [sp, #84]	; 0x54
  402408:	9814      	ldr	r0, [sp, #80]	; 0x50
  40240a:	f003 f9c5 	bl	405798 <__fpclassifyd>
  40240e:	2801      	cmp	r0, #1
  402410:	46d3      	mov	fp, sl
  402412:	9814      	ldr	r0, [sp, #80]	; 0x50
  402414:	9915      	ldr	r1, [sp, #84]	; 0x54
  402416:	f040 8359 	bne.w	402acc <_svfprintf_r+0xeb0>
  40241a:	2200      	movs	r2, #0
  40241c:	2300      	movs	r3, #0
  40241e:	f004 f827 	bl	406470 <__aeabi_dcmplt>
  402422:	2800      	cmp	r0, #0
  402424:	f040 8564 	bne.w	402ef0 <_svfprintf_r+0x12d4>
  402428:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40242c:	9b07      	ldr	r3, [sp, #28]
  40242e:	4abe      	ldr	r2, [pc, #760]	; (402728 <_svfprintf_r+0xb0c>)
  402430:	f8df e300 	ldr.w	lr, [pc, #768]	; 402734 <_svfprintf_r+0xb18>
  402434:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402438:	9307      	str	r3, [sp, #28]
  40243a:	4613      	mov	r3, r2
  40243c:	2103      	movs	r1, #3
  40243e:	2000      	movs	r0, #0
  402440:	2d47      	cmp	r5, #71	; 0x47
  402442:	bfd8      	it	le
  402444:	4673      	movle	r3, lr
  402446:	9109      	str	r1, [sp, #36]	; 0x24
  402448:	9011      	str	r0, [sp, #68]	; 0x44
  40244a:	9310      	str	r3, [sp, #64]	; 0x40
  40244c:	910d      	str	r1, [sp, #52]	; 0x34
  40244e:	9012      	str	r0, [sp, #72]	; 0x48
  402450:	e504      	b.n	401e5c <_svfprintf_r+0x240>
  402452:	980e      	ldr	r0, [sp, #56]	; 0x38
  402454:	9907      	ldr	r1, [sp, #28]
  402456:	930a      	str	r3, [sp, #40]	; 0x28
  402458:	2230      	movs	r2, #48	; 0x30
  40245a:	6803      	ldr	r3, [r0, #0]
  40245c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  402460:	4602      	mov	r2, r0
  402462:	2578      	movs	r5, #120	; 0x78
  402464:	f041 0102 	orr.w	r1, r1, #2
  402468:	3204      	adds	r2, #4
  40246a:	4698      	mov	r8, r3
  40246c:	4baf      	ldr	r3, [pc, #700]	; (40272c <_svfprintf_r+0xb10>)
  40246e:	9316      	str	r3, [sp, #88]	; 0x58
  402470:	9107      	str	r1, [sp, #28]
  402472:	920e      	str	r2, [sp, #56]	; 0x38
  402474:	f04f 0900 	mov.w	r9, #0
  402478:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40247c:	2302      	movs	r3, #2
  40247e:	e4b2      	b.n	401de6 <_svfprintf_r+0x1ca>
  402480:	930a      	str	r3, [sp, #40]	; 0x28
  402482:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402486:	2d00      	cmp	r5, #0
  402488:	f000 83c6 	beq.w	402c18 <_svfprintf_r+0xffc>
  40248c:	2300      	movs	r3, #0
  40248e:	2201      	movs	r2, #1
  402490:	469c      	mov	ip, r3
  402492:	9209      	str	r2, [sp, #36]	; 0x24
  402494:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  402498:	e77e      	b.n	402398 <_svfprintf_r+0x77c>
  40249a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40249e:	e539      	b.n	401f14 <_svfprintf_r+0x2f8>
  4024a0:	2b01      	cmp	r3, #1
  4024a2:	f47f acb8 	bne.w	401e16 <_svfprintf_r+0x1fa>
  4024a6:	f1b9 0f00 	cmp.w	r9, #0
  4024aa:	bf08      	it	eq
  4024ac:	f1b8 0f0a 	cmpeq.w	r8, #10
  4024b0:	f080 821c 	bcs.w	4028ec <_svfprintf_r+0xcd0>
  4024b4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4024b8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4024bc:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4024c0:	ebcb 0307 	rsb	r3, fp, r7
  4024c4:	930d      	str	r3, [sp, #52]	; 0x34
  4024c6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4024ca:	e4bf      	b.n	401e4c <_svfprintf_r+0x230>
  4024cc:	2d65      	cmp	r5, #101	; 0x65
  4024ce:	f340 80a0 	ble.w	402612 <_svfprintf_r+0x9f6>
  4024d2:	9814      	ldr	r0, [sp, #80]	; 0x50
  4024d4:	9915      	ldr	r1, [sp, #84]	; 0x54
  4024d6:	2200      	movs	r2, #0
  4024d8:	2300      	movs	r3, #0
  4024da:	f003 ffbf 	bl	40645c <__aeabi_dcmpeq>
  4024de:	2800      	cmp	r0, #0
  4024e0:	f000 8145 	beq.w	40276e <_svfprintf_r+0xb52>
  4024e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024e6:	4a92      	ldr	r2, [pc, #584]	; (402730 <_svfprintf_r+0xb14>)
  4024e8:	6022      	str	r2, [r4, #0]
  4024ea:	3301      	adds	r3, #1
  4024ec:	f10b 0b01 	add.w	fp, fp, #1
  4024f0:	2201      	movs	r2, #1
  4024f2:	2b07      	cmp	r3, #7
  4024f4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4024f8:	9324      	str	r3, [sp, #144]	; 0x90
  4024fa:	6062      	str	r2, [r4, #4]
  4024fc:	f300 8334 	bgt.w	402b68 <_svfprintf_r+0xf4c>
  402500:	3408      	adds	r4, #8
  402502:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402504:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402506:	4293      	cmp	r3, r2
  402508:	db03      	blt.n	402512 <_svfprintf_r+0x8f6>
  40250a:	9b07      	ldr	r3, [sp, #28]
  40250c:	07da      	lsls	r2, r3, #31
  40250e:	f57f ad7f 	bpl.w	402010 <_svfprintf_r+0x3f4>
  402512:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402514:	9918      	ldr	r1, [sp, #96]	; 0x60
  402516:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402518:	6022      	str	r2, [r4, #0]
  40251a:	3301      	adds	r3, #1
  40251c:	448b      	add	fp, r1
  40251e:	2b07      	cmp	r3, #7
  402520:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402524:	6061      	str	r1, [r4, #4]
  402526:	9324      	str	r3, [sp, #144]	; 0x90
  402528:	f300 8390 	bgt.w	402c4c <_svfprintf_r+0x1030>
  40252c:	3408      	adds	r4, #8
  40252e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402530:	1e5d      	subs	r5, r3, #1
  402532:	2d00      	cmp	r5, #0
  402534:	f77f ad6c 	ble.w	402010 <_svfprintf_r+0x3f4>
  402538:	2d10      	cmp	r5, #16
  40253a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40253c:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 402738 <_svfprintf_r+0xb1c>
  402540:	f340 81ba 	ble.w	4028b8 <_svfprintf_r+0xc9c>
  402544:	f04f 0810 	mov.w	r8, #16
  402548:	465a      	mov	r2, fp
  40254a:	f8dd a020 	ldr.w	sl, [sp, #32]
  40254e:	e004      	b.n	40255a <_svfprintf_r+0x93e>
  402550:	3408      	adds	r4, #8
  402552:	3d10      	subs	r5, #16
  402554:	2d10      	cmp	r5, #16
  402556:	f340 81ae 	ble.w	4028b6 <_svfprintf_r+0xc9a>
  40255a:	3301      	adds	r3, #1
  40255c:	3210      	adds	r2, #16
  40255e:	2b07      	cmp	r3, #7
  402560:	9225      	str	r2, [sp, #148]	; 0x94
  402562:	9324      	str	r3, [sp, #144]	; 0x90
  402564:	f8c4 9000 	str.w	r9, [r4]
  402568:	f8c4 8004 	str.w	r8, [r4, #4]
  40256c:	ddf0      	ble.n	402550 <_svfprintf_r+0x934>
  40256e:	4650      	mov	r0, sl
  402570:	4631      	mov	r1, r6
  402572:	aa23      	add	r2, sp, #140	; 0x8c
  402574:	f003 f9be 	bl	4058f4 <__ssprint_r>
  402578:	2800      	cmp	r0, #0
  40257a:	f47f ac15 	bne.w	401da8 <_svfprintf_r+0x18c>
  40257e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402580:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402582:	463c      	mov	r4, r7
  402584:	e7e5      	b.n	402552 <_svfprintf_r+0x936>
  402586:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402588:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40258a:	ebc2 0a03 	rsb	sl, r2, r3
  40258e:	f1ba 0f00 	cmp.w	sl, #0
  402592:	f77f ace7 	ble.w	401f64 <_svfprintf_r+0x348>
  402596:	f1ba 0f10 	cmp.w	sl, #16
  40259a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40259c:	f8df 9198 	ldr.w	r9, [pc, #408]	; 402738 <_svfprintf_r+0xb1c>
  4025a0:	dd2b      	ble.n	4025fa <_svfprintf_r+0x9de>
  4025a2:	4649      	mov	r1, r9
  4025a4:	465b      	mov	r3, fp
  4025a6:	46a9      	mov	r9, r5
  4025a8:	f04f 0810 	mov.w	r8, #16
  4025ac:	f8dd b020 	ldr.w	fp, [sp, #32]
  4025b0:	460d      	mov	r5, r1
  4025b2:	e006      	b.n	4025c2 <_svfprintf_r+0x9a6>
  4025b4:	f1aa 0a10 	sub.w	sl, sl, #16
  4025b8:	f1ba 0f10 	cmp.w	sl, #16
  4025bc:	f104 0408 	add.w	r4, r4, #8
  4025c0:	dd17      	ble.n	4025f2 <_svfprintf_r+0x9d6>
  4025c2:	3201      	adds	r2, #1
  4025c4:	3310      	adds	r3, #16
  4025c6:	2a07      	cmp	r2, #7
  4025c8:	9325      	str	r3, [sp, #148]	; 0x94
  4025ca:	9224      	str	r2, [sp, #144]	; 0x90
  4025cc:	e884 0120 	stmia.w	r4, {r5, r8}
  4025d0:	ddf0      	ble.n	4025b4 <_svfprintf_r+0x998>
  4025d2:	4658      	mov	r0, fp
  4025d4:	4631      	mov	r1, r6
  4025d6:	aa23      	add	r2, sp, #140	; 0x8c
  4025d8:	f003 f98c 	bl	4058f4 <__ssprint_r>
  4025dc:	2800      	cmp	r0, #0
  4025de:	f47f abe3 	bne.w	401da8 <_svfprintf_r+0x18c>
  4025e2:	f1aa 0a10 	sub.w	sl, sl, #16
  4025e6:	f1ba 0f10 	cmp.w	sl, #16
  4025ea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4025ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4025ee:	463c      	mov	r4, r7
  4025f0:	dce7      	bgt.n	4025c2 <_svfprintf_r+0x9a6>
  4025f2:	469b      	mov	fp, r3
  4025f4:	462b      	mov	r3, r5
  4025f6:	464d      	mov	r5, r9
  4025f8:	4699      	mov	r9, r3
  4025fa:	3201      	adds	r2, #1
  4025fc:	44d3      	add	fp, sl
  4025fe:	2a07      	cmp	r2, #7
  402600:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402604:	9224      	str	r2, [sp, #144]	; 0x90
  402606:	e884 0600 	stmia.w	r4, {r9, sl}
  40260a:	f300 8252 	bgt.w	402ab2 <_svfprintf_r+0xe96>
  40260e:	3408      	adds	r4, #8
  402610:	e4a8      	b.n	401f64 <_svfprintf_r+0x348>
  402612:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402614:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402616:	2b01      	cmp	r3, #1
  402618:	f340 8220 	ble.w	402a5c <_svfprintf_r+0xe40>
  40261c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40261e:	6023      	str	r3, [r4, #0]
  402620:	3501      	adds	r5, #1
  402622:	f10b 0301 	add.w	r3, fp, #1
  402626:	2201      	movs	r2, #1
  402628:	2d07      	cmp	r5, #7
  40262a:	9325      	str	r3, [sp, #148]	; 0x94
  40262c:	9524      	str	r5, [sp, #144]	; 0x90
  40262e:	6062      	str	r2, [r4, #4]
  402630:	f300 8226 	bgt.w	402a80 <_svfprintf_r+0xe64>
  402634:	3408      	adds	r4, #8
  402636:	9918      	ldr	r1, [sp, #96]	; 0x60
  402638:	6061      	str	r1, [r4, #4]
  40263a:	3501      	adds	r5, #1
  40263c:	eb03 0b01 	add.w	fp, r3, r1
  402640:	2d07      	cmp	r5, #7
  402642:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402644:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402648:	9524      	str	r5, [sp, #144]	; 0x90
  40264a:	6023      	str	r3, [r4, #0]
  40264c:	f300 8224 	bgt.w	402a98 <_svfprintf_r+0xe7c>
  402650:	3408      	adds	r4, #8
  402652:	2300      	movs	r3, #0
  402654:	9814      	ldr	r0, [sp, #80]	; 0x50
  402656:	9915      	ldr	r1, [sp, #84]	; 0x54
  402658:	2200      	movs	r2, #0
  40265a:	f003 feff 	bl	40645c <__aeabi_dcmpeq>
  40265e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402660:	2800      	cmp	r0, #0
  402662:	f040 80de 	bne.w	402822 <_svfprintf_r+0xc06>
  402666:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402668:	3b01      	subs	r3, #1
  40266a:	3501      	adds	r5, #1
  40266c:	3201      	adds	r2, #1
  40266e:	449b      	add	fp, r3
  402670:	2d07      	cmp	r5, #7
  402672:	9524      	str	r5, [sp, #144]	; 0x90
  402674:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402678:	6022      	str	r2, [r4, #0]
  40267a:	6063      	str	r3, [r4, #4]
  40267c:	f300 810e 	bgt.w	40289c <_svfprintf_r+0xc80>
  402680:	3408      	adds	r4, #8
  402682:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402684:	6062      	str	r2, [r4, #4]
  402686:	3501      	adds	r5, #1
  402688:	4493      	add	fp, r2
  40268a:	ab1f      	add	r3, sp, #124	; 0x7c
  40268c:	2d07      	cmp	r5, #7
  40268e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402692:	9524      	str	r5, [sp, #144]	; 0x90
  402694:	6023      	str	r3, [r4, #0]
  402696:	f77f acba 	ble.w	40200e <_svfprintf_r+0x3f2>
  40269a:	9808      	ldr	r0, [sp, #32]
  40269c:	4631      	mov	r1, r6
  40269e:	aa23      	add	r2, sp, #140	; 0x8c
  4026a0:	f003 f928 	bl	4058f4 <__ssprint_r>
  4026a4:	2800      	cmp	r0, #0
  4026a6:	f47f ab7f 	bne.w	401da8 <_svfprintf_r+0x18c>
  4026aa:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4026ae:	463c      	mov	r4, r7
  4026b0:	e4ae      	b.n	402010 <_svfprintf_r+0x3f4>
  4026b2:	2b00      	cmp	r3, #0
  4026b4:	d132      	bne.n	40271c <_svfprintf_r+0xb00>
  4026b6:	9b07      	ldr	r3, [sp, #28]
  4026b8:	07d8      	lsls	r0, r3, #31
  4026ba:	d52f      	bpl.n	40271c <_svfprintf_r+0xb00>
  4026bc:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4026c0:	2330      	movs	r3, #48	; 0x30
  4026c2:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4026c6:	ebcb 0307 	rsb	r3, fp, r7
  4026ca:	930d      	str	r3, [sp, #52]	; 0x34
  4026cc:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4026d0:	f7ff bbbc 	b.w	401e4c <_svfprintf_r+0x230>
  4026d4:	9808      	ldr	r0, [sp, #32]
  4026d6:	4631      	mov	r1, r6
  4026d8:	aa23      	add	r2, sp, #140	; 0x8c
  4026da:	f003 f90b 	bl	4058f4 <__ssprint_r>
  4026de:	2800      	cmp	r0, #0
  4026e0:	f47f ab62 	bne.w	401da8 <_svfprintf_r+0x18c>
  4026e4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4026e8:	463c      	mov	r4, r7
  4026ea:	e47f      	b.n	401fec <_svfprintf_r+0x3d0>
  4026ec:	9808      	ldr	r0, [sp, #32]
  4026ee:	4631      	mov	r1, r6
  4026f0:	aa23      	add	r2, sp, #140	; 0x8c
  4026f2:	f003 f8ff 	bl	4058f4 <__ssprint_r>
  4026f6:	2800      	cmp	r0, #0
  4026f8:	f47f ab56 	bne.w	401da8 <_svfprintf_r+0x18c>
  4026fc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402700:	463c      	mov	r4, r7
  402702:	e41a      	b.n	401f3a <_svfprintf_r+0x31e>
  402704:	9808      	ldr	r0, [sp, #32]
  402706:	4631      	mov	r1, r6
  402708:	aa23      	add	r2, sp, #140	; 0x8c
  40270a:	f003 f8f3 	bl	4058f4 <__ssprint_r>
  40270e:	2800      	cmp	r0, #0
  402710:	f47f ab4a 	bne.w	401da8 <_svfprintf_r+0x18c>
  402714:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402718:	463c      	mov	r4, r7
  40271a:	e41f      	b.n	401f5c <_svfprintf_r+0x340>
  40271c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402720:	9710      	str	r7, [sp, #64]	; 0x40
  402722:	f7ff bb93 	b.w	401e4c <_svfprintf_r+0x230>
  402726:	bf00      	nop
  402728:	004072a4 	.word	0x004072a4
  40272c:	004072c4 	.word	0x004072c4
  402730:	0040726c 	.word	0x0040726c
  402734:	004072a0 	.word	0x004072a0
  402738:	00407280 	.word	0x00407280
  40273c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40273e:	46bb      	mov	fp, r7
  402740:	ea4f 1318 	mov.w	r3, r8, lsr #4
  402744:	f008 010f 	and.w	r1, r8, #15
  402748:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  40274c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  402750:	4698      	mov	r8, r3
  402752:	4691      	mov	r9, r2
  402754:	5c43      	ldrb	r3, [r0, r1]
  402756:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40275a:	ea58 0309 	orrs.w	r3, r8, r9
  40275e:	d1ef      	bne.n	402740 <_svfprintf_r+0xb24>
  402760:	465b      	mov	r3, fp
  402762:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402766:	1afb      	subs	r3, r7, r3
  402768:	930d      	str	r3, [sp, #52]	; 0x34
  40276a:	f7ff bb6f 	b.w	401e4c <_svfprintf_r+0x230>
  40276e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402770:	2d00      	cmp	r5, #0
  402772:	f340 8205 	ble.w	402b80 <_svfprintf_r+0xf64>
  402776:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402778:	9912      	ldr	r1, [sp, #72]	; 0x48
  40277a:	428a      	cmp	r2, r1
  40277c:	4613      	mov	r3, r2
  40277e:	bfa8      	it	ge
  402780:	460b      	movge	r3, r1
  402782:	461d      	mov	r5, r3
  402784:	9910      	ldr	r1, [sp, #64]	; 0x40
  402786:	2d00      	cmp	r5, #0
  402788:	eb01 0a02 	add.w	sl, r1, r2
  40278c:	dd0b      	ble.n	4027a6 <_svfprintf_r+0xb8a>
  40278e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402790:	6021      	str	r1, [r4, #0]
  402792:	3301      	adds	r3, #1
  402794:	44ab      	add	fp, r5
  402796:	2b07      	cmp	r3, #7
  402798:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40279c:	6065      	str	r5, [r4, #4]
  40279e:	9324      	str	r3, [sp, #144]	; 0x90
  4027a0:	f300 834d 	bgt.w	402e3e <_svfprintf_r+0x1222>
  4027a4:	3408      	adds	r4, #8
  4027a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4027a8:	2d00      	cmp	r5, #0
  4027aa:	bfa8      	it	ge
  4027ac:	1b5b      	subge	r3, r3, r5
  4027ae:	2b00      	cmp	r3, #0
  4027b0:	461d      	mov	r5, r3
  4027b2:	f340 80f5 	ble.w	4029a0 <_svfprintf_r+0xd84>
  4027b6:	2d10      	cmp	r5, #16
  4027b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027ba:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 402db0 <_svfprintf_r+0x1194>
  4027be:	f340 81c6 	ble.w	402b4e <_svfprintf_r+0xf32>
  4027c2:	465a      	mov	r2, fp
  4027c4:	f04f 0810 	mov.w	r8, #16
  4027c8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4027cc:	e004      	b.n	4027d8 <_svfprintf_r+0xbbc>
  4027ce:	3408      	adds	r4, #8
  4027d0:	3d10      	subs	r5, #16
  4027d2:	2d10      	cmp	r5, #16
  4027d4:	f340 81ba 	ble.w	402b4c <_svfprintf_r+0xf30>
  4027d8:	3301      	adds	r3, #1
  4027da:	3210      	adds	r2, #16
  4027dc:	2b07      	cmp	r3, #7
  4027de:	9225      	str	r2, [sp, #148]	; 0x94
  4027e0:	9324      	str	r3, [sp, #144]	; 0x90
  4027e2:	f8c4 9000 	str.w	r9, [r4]
  4027e6:	f8c4 8004 	str.w	r8, [r4, #4]
  4027ea:	ddf0      	ble.n	4027ce <_svfprintf_r+0xbb2>
  4027ec:	4658      	mov	r0, fp
  4027ee:	4631      	mov	r1, r6
  4027f0:	aa23      	add	r2, sp, #140	; 0x8c
  4027f2:	f003 f87f 	bl	4058f4 <__ssprint_r>
  4027f6:	2800      	cmp	r0, #0
  4027f8:	f47f aad6 	bne.w	401da8 <_svfprintf_r+0x18c>
  4027fc:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4027fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402800:	463c      	mov	r4, r7
  402802:	e7e5      	b.n	4027d0 <_svfprintf_r+0xbb4>
  402804:	9808      	ldr	r0, [sp, #32]
  402806:	4631      	mov	r1, r6
  402808:	aa23      	add	r2, sp, #140	; 0x8c
  40280a:	f003 f873 	bl	4058f4 <__ssprint_r>
  40280e:	2800      	cmp	r0, #0
  402810:	f47f aaca 	bne.w	401da8 <_svfprintf_r+0x18c>
  402814:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402818:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40281c:	463c      	mov	r4, r7
  40281e:	f7ff bb79 	b.w	401f14 <_svfprintf_r+0x2f8>
  402822:	f103 38ff 	add.w	r8, r3, #4294967295
  402826:	f1b8 0f00 	cmp.w	r8, #0
  40282a:	f77f af2a 	ble.w	402682 <_svfprintf_r+0xa66>
  40282e:	f1b8 0f10 	cmp.w	r8, #16
  402832:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 402db0 <_svfprintf_r+0x1194>
  402836:	dd25      	ble.n	402884 <_svfprintf_r+0xc68>
  402838:	465b      	mov	r3, fp
  40283a:	f04f 0a10 	mov.w	sl, #16
  40283e:	f8dd b020 	ldr.w	fp, [sp, #32]
  402842:	e006      	b.n	402852 <_svfprintf_r+0xc36>
  402844:	f1a8 0810 	sub.w	r8, r8, #16
  402848:	f1b8 0f10 	cmp.w	r8, #16
  40284c:	f104 0408 	add.w	r4, r4, #8
  402850:	dd17      	ble.n	402882 <_svfprintf_r+0xc66>
  402852:	3501      	adds	r5, #1
  402854:	3310      	adds	r3, #16
  402856:	2d07      	cmp	r5, #7
  402858:	9325      	str	r3, [sp, #148]	; 0x94
  40285a:	9524      	str	r5, [sp, #144]	; 0x90
  40285c:	e884 0600 	stmia.w	r4, {r9, sl}
  402860:	ddf0      	ble.n	402844 <_svfprintf_r+0xc28>
  402862:	4658      	mov	r0, fp
  402864:	4631      	mov	r1, r6
  402866:	aa23      	add	r2, sp, #140	; 0x8c
  402868:	f003 f844 	bl	4058f4 <__ssprint_r>
  40286c:	2800      	cmp	r0, #0
  40286e:	f47f aa9b 	bne.w	401da8 <_svfprintf_r+0x18c>
  402872:	f1a8 0810 	sub.w	r8, r8, #16
  402876:	f1b8 0f10 	cmp.w	r8, #16
  40287a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40287c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40287e:	463c      	mov	r4, r7
  402880:	dce7      	bgt.n	402852 <_svfprintf_r+0xc36>
  402882:	469b      	mov	fp, r3
  402884:	3501      	adds	r5, #1
  402886:	44c3      	add	fp, r8
  402888:	2d07      	cmp	r5, #7
  40288a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40288e:	9524      	str	r5, [sp, #144]	; 0x90
  402890:	f8c4 9000 	str.w	r9, [r4]
  402894:	f8c4 8004 	str.w	r8, [r4, #4]
  402898:	f77f aef2 	ble.w	402680 <_svfprintf_r+0xa64>
  40289c:	9808      	ldr	r0, [sp, #32]
  40289e:	4631      	mov	r1, r6
  4028a0:	aa23      	add	r2, sp, #140	; 0x8c
  4028a2:	f003 f827 	bl	4058f4 <__ssprint_r>
  4028a6:	2800      	cmp	r0, #0
  4028a8:	f47f aa7e 	bne.w	401da8 <_svfprintf_r+0x18c>
  4028ac:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4028b0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4028b2:	463c      	mov	r4, r7
  4028b4:	e6e5      	b.n	402682 <_svfprintf_r+0xa66>
  4028b6:	4693      	mov	fp, r2
  4028b8:	3301      	adds	r3, #1
  4028ba:	44ab      	add	fp, r5
  4028bc:	2b07      	cmp	r3, #7
  4028be:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4028c2:	9324      	str	r3, [sp, #144]	; 0x90
  4028c4:	f8c4 9000 	str.w	r9, [r4]
  4028c8:	6065      	str	r5, [r4, #4]
  4028ca:	f77f aba0 	ble.w	40200e <_svfprintf_r+0x3f2>
  4028ce:	e6e4      	b.n	40269a <_svfprintf_r+0xa7e>
  4028d0:	2b30      	cmp	r3, #48	; 0x30
  4028d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4028d4:	f43f af47 	beq.w	402766 <_svfprintf_r+0xb4a>
  4028d8:	3b01      	subs	r3, #1
  4028da:	461a      	mov	r2, r3
  4028dc:	9310      	str	r3, [sp, #64]	; 0x40
  4028de:	1aba      	subs	r2, r7, r2
  4028e0:	2330      	movs	r3, #48	; 0x30
  4028e2:	920d      	str	r2, [sp, #52]	; 0x34
  4028e4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4028e8:	f7ff bab0 	b.w	401e4c <_svfprintf_r+0x230>
  4028ec:	46bb      	mov	fp, r7
  4028ee:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4028f2:	4640      	mov	r0, r8
  4028f4:	4649      	mov	r1, r9
  4028f6:	220a      	movs	r2, #10
  4028f8:	2300      	movs	r3, #0
  4028fa:	f003 fe09 	bl	406510 <__aeabi_uldivmod>
  4028fe:	3230      	adds	r2, #48	; 0x30
  402900:	4640      	mov	r0, r8
  402902:	4649      	mov	r1, r9
  402904:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402908:	2300      	movs	r3, #0
  40290a:	220a      	movs	r2, #10
  40290c:	f003 fe00 	bl	406510 <__aeabi_uldivmod>
  402910:	4680      	mov	r8, r0
  402912:	4689      	mov	r9, r1
  402914:	ea58 0309 	orrs.w	r3, r8, r9
  402918:	d1eb      	bne.n	4028f2 <_svfprintf_r+0xcd6>
  40291a:	465b      	mov	r3, fp
  40291c:	1afb      	subs	r3, r7, r3
  40291e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402922:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402926:	930d      	str	r3, [sp, #52]	; 0x34
  402928:	f7ff ba90 	b.w	401e4c <_svfprintf_r+0x230>
  40292c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40292e:	680a      	ldr	r2, [r1, #0]
  402930:	3104      	adds	r1, #4
  402932:	910e      	str	r1, [sp, #56]	; 0x38
  402934:	4690      	mov	r8, r2
  402936:	f04f 0900 	mov.w	r9, #0
  40293a:	f7ff ba54 	b.w	401de6 <_svfprintf_r+0x1ca>
  40293e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402940:	680a      	ldr	r2, [r1, #0]
  402942:	3104      	adds	r1, #4
  402944:	2301      	movs	r3, #1
  402946:	910e      	str	r1, [sp, #56]	; 0x38
  402948:	4690      	mov	r8, r2
  40294a:	f04f 0900 	mov.w	r9, #0
  40294e:	f7ff ba4a 	b.w	401de6 <_svfprintf_r+0x1ca>
  402952:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402954:	6813      	ldr	r3, [r2, #0]
  402956:	4698      	mov	r8, r3
  402958:	ea4f 79e3 	mov.w	r9, r3, asr #31
  40295c:	4613      	mov	r3, r2
  40295e:	3304      	adds	r3, #4
  402960:	4642      	mov	r2, r8
  402962:	930e      	str	r3, [sp, #56]	; 0x38
  402964:	2a00      	cmp	r2, #0
  402966:	464b      	mov	r3, r9
  402968:	f173 0300 	sbcs.w	r3, r3, #0
  40296c:	f6bf abf5 	bge.w	40215a <_svfprintf_r+0x53e>
  402970:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402974:	f1d8 0800 	rsbs	r8, r8, #0
  402978:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  40297c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402980:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402984:	2301      	movs	r3, #1
  402986:	f7ff ba34 	b.w	401df2 <_svfprintf_r+0x1d6>
  40298a:	9808      	ldr	r0, [sp, #32]
  40298c:	4631      	mov	r1, r6
  40298e:	aa23      	add	r2, sp, #140	; 0x8c
  402990:	f002 ffb0 	bl	4058f4 <__ssprint_r>
  402994:	2800      	cmp	r0, #0
  402996:	f47f aa07 	bne.w	401da8 <_svfprintf_r+0x18c>
  40299a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40299e:	463c      	mov	r4, r7
  4029a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4029a2:	9912      	ldr	r1, [sp, #72]	; 0x48
  4029a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4029a6:	440a      	add	r2, r1
  4029a8:	4690      	mov	r8, r2
  4029aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4029ac:	4293      	cmp	r3, r2
  4029ae:	db46      	blt.n	402a3e <_svfprintf_r+0xe22>
  4029b0:	9a07      	ldr	r2, [sp, #28]
  4029b2:	07d0      	lsls	r0, r2, #31
  4029b4:	d443      	bmi.n	402a3e <_svfprintf_r+0xe22>
  4029b6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4029b8:	ebc8 050a 	rsb	r5, r8, sl
  4029bc:	1ad3      	subs	r3, r2, r3
  4029be:	429d      	cmp	r5, r3
  4029c0:	bfa8      	it	ge
  4029c2:	461d      	movge	r5, r3
  4029c4:	2d00      	cmp	r5, #0
  4029c6:	dd0c      	ble.n	4029e2 <_svfprintf_r+0xdc6>
  4029c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4029ca:	f8c4 8000 	str.w	r8, [r4]
  4029ce:	3201      	adds	r2, #1
  4029d0:	44ab      	add	fp, r5
  4029d2:	2a07      	cmp	r2, #7
  4029d4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4029d8:	6065      	str	r5, [r4, #4]
  4029da:	9224      	str	r2, [sp, #144]	; 0x90
  4029dc:	f300 8267 	bgt.w	402eae <_svfprintf_r+0x1292>
  4029e0:	3408      	adds	r4, #8
  4029e2:	2d00      	cmp	r5, #0
  4029e4:	bfac      	ite	ge
  4029e6:	1b5d      	subge	r5, r3, r5
  4029e8:	461d      	movlt	r5, r3
  4029ea:	2d00      	cmp	r5, #0
  4029ec:	f77f ab10 	ble.w	402010 <_svfprintf_r+0x3f4>
  4029f0:	2d10      	cmp	r5, #16
  4029f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029f4:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 402db0 <_svfprintf_r+0x1194>
  4029f8:	f77f af5e 	ble.w	4028b8 <_svfprintf_r+0xc9c>
  4029fc:	f04f 0810 	mov.w	r8, #16
  402a00:	465a      	mov	r2, fp
  402a02:	f8dd a020 	ldr.w	sl, [sp, #32]
  402a06:	e004      	b.n	402a12 <_svfprintf_r+0xdf6>
  402a08:	3408      	adds	r4, #8
  402a0a:	3d10      	subs	r5, #16
  402a0c:	2d10      	cmp	r5, #16
  402a0e:	f77f af52 	ble.w	4028b6 <_svfprintf_r+0xc9a>
  402a12:	3301      	adds	r3, #1
  402a14:	3210      	adds	r2, #16
  402a16:	2b07      	cmp	r3, #7
  402a18:	9225      	str	r2, [sp, #148]	; 0x94
  402a1a:	9324      	str	r3, [sp, #144]	; 0x90
  402a1c:	f8c4 9000 	str.w	r9, [r4]
  402a20:	f8c4 8004 	str.w	r8, [r4, #4]
  402a24:	ddf0      	ble.n	402a08 <_svfprintf_r+0xdec>
  402a26:	4650      	mov	r0, sl
  402a28:	4631      	mov	r1, r6
  402a2a:	aa23      	add	r2, sp, #140	; 0x8c
  402a2c:	f002 ff62 	bl	4058f4 <__ssprint_r>
  402a30:	2800      	cmp	r0, #0
  402a32:	f47f a9b9 	bne.w	401da8 <_svfprintf_r+0x18c>
  402a36:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402a38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a3a:	463c      	mov	r4, r7
  402a3c:	e7e5      	b.n	402a0a <_svfprintf_r+0xdee>
  402a3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402a40:	9818      	ldr	r0, [sp, #96]	; 0x60
  402a42:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402a44:	6021      	str	r1, [r4, #0]
  402a46:	3201      	adds	r2, #1
  402a48:	4483      	add	fp, r0
  402a4a:	2a07      	cmp	r2, #7
  402a4c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402a50:	6060      	str	r0, [r4, #4]
  402a52:	9224      	str	r2, [sp, #144]	; 0x90
  402a54:	f300 820a 	bgt.w	402e6c <_svfprintf_r+0x1250>
  402a58:	3408      	adds	r4, #8
  402a5a:	e7ac      	b.n	4029b6 <_svfprintf_r+0xd9a>
  402a5c:	9b07      	ldr	r3, [sp, #28]
  402a5e:	07d9      	lsls	r1, r3, #31
  402a60:	f53f addc 	bmi.w	40261c <_svfprintf_r+0xa00>
  402a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402a66:	6023      	str	r3, [r4, #0]
  402a68:	3501      	adds	r5, #1
  402a6a:	f10b 0b01 	add.w	fp, fp, #1
  402a6e:	2301      	movs	r3, #1
  402a70:	2d07      	cmp	r5, #7
  402a72:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402a76:	9524      	str	r5, [sp, #144]	; 0x90
  402a78:	6063      	str	r3, [r4, #4]
  402a7a:	f77f ae01 	ble.w	402680 <_svfprintf_r+0xa64>
  402a7e:	e70d      	b.n	40289c <_svfprintf_r+0xc80>
  402a80:	9808      	ldr	r0, [sp, #32]
  402a82:	4631      	mov	r1, r6
  402a84:	aa23      	add	r2, sp, #140	; 0x8c
  402a86:	f002 ff35 	bl	4058f4 <__ssprint_r>
  402a8a:	2800      	cmp	r0, #0
  402a8c:	f47f a98c 	bne.w	401da8 <_svfprintf_r+0x18c>
  402a90:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402a92:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a94:	463c      	mov	r4, r7
  402a96:	e5ce      	b.n	402636 <_svfprintf_r+0xa1a>
  402a98:	9808      	ldr	r0, [sp, #32]
  402a9a:	4631      	mov	r1, r6
  402a9c:	aa23      	add	r2, sp, #140	; 0x8c
  402a9e:	f002 ff29 	bl	4058f4 <__ssprint_r>
  402aa2:	2800      	cmp	r0, #0
  402aa4:	f47f a980 	bne.w	401da8 <_svfprintf_r+0x18c>
  402aa8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402aac:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402aae:	463c      	mov	r4, r7
  402ab0:	e5cf      	b.n	402652 <_svfprintf_r+0xa36>
  402ab2:	9808      	ldr	r0, [sp, #32]
  402ab4:	4631      	mov	r1, r6
  402ab6:	aa23      	add	r2, sp, #140	; 0x8c
  402ab8:	f002 ff1c 	bl	4058f4 <__ssprint_r>
  402abc:	2800      	cmp	r0, #0
  402abe:	f47f a973 	bne.w	401da8 <_svfprintf_r+0x18c>
  402ac2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402ac6:	463c      	mov	r4, r7
  402ac8:	f7ff ba4c 	b.w	401f64 <_svfprintf_r+0x348>
  402acc:	f002 fe64 	bl	405798 <__fpclassifyd>
  402ad0:	2800      	cmp	r0, #0
  402ad2:	f040 80c7 	bne.w	402c64 <_svfprintf_r+0x1048>
  402ad6:	4686      	mov	lr, r0
  402ad8:	4ab2      	ldr	r2, [pc, #712]	; (402da4 <_svfprintf_r+0x1188>)
  402ada:	4bb3      	ldr	r3, [pc, #716]	; (402da8 <_svfprintf_r+0x118c>)
  402adc:	9011      	str	r0, [sp, #68]	; 0x44
  402ade:	9807      	ldr	r0, [sp, #28]
  402ae0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402ae4:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  402ae8:	2103      	movs	r1, #3
  402aea:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  402aee:	2d47      	cmp	r5, #71	; 0x47
  402af0:	bfd8      	it	le
  402af2:	461a      	movle	r2, r3
  402af4:	9109      	str	r1, [sp, #36]	; 0x24
  402af6:	9007      	str	r0, [sp, #28]
  402af8:	9210      	str	r2, [sp, #64]	; 0x40
  402afa:	910d      	str	r1, [sp, #52]	; 0x34
  402afc:	f7ff b9ae 	b.w	401e5c <_svfprintf_r+0x240>
  402b00:	9b07      	ldr	r3, [sp, #28]
  402b02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b04:	f013 0f40 	tst.w	r3, #64	; 0x40
  402b08:	4613      	mov	r3, r2
  402b0a:	f43f ac2e 	beq.w	40236a <_svfprintf_r+0x74e>
  402b0e:	3304      	adds	r3, #4
  402b10:	f8b2 8000 	ldrh.w	r8, [r2]
  402b14:	930e      	str	r3, [sp, #56]	; 0x38
  402b16:	f04f 0900 	mov.w	r9, #0
  402b1a:	f7ff bb37 	b.w	40218c <_svfprintf_r+0x570>
  402b1e:	9b07      	ldr	r3, [sp, #28]
  402b20:	06db      	lsls	r3, r3, #27
  402b22:	d40b      	bmi.n	402b3c <_svfprintf_r+0xf20>
  402b24:	9b07      	ldr	r3, [sp, #28]
  402b26:	065d      	lsls	r5, r3, #25
  402b28:	d508      	bpl.n	402b3c <_svfprintf_r+0xf20>
  402b2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b2c:	6813      	ldr	r3, [r2, #0]
  402b2e:	3204      	adds	r2, #4
  402b30:	920e      	str	r2, [sp, #56]	; 0x38
  402b32:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402b36:	801a      	strh	r2, [r3, #0]
  402b38:	f7ff b895 	b.w	401c66 <_svfprintf_r+0x4a>
  402b3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b3e:	6813      	ldr	r3, [r2, #0]
  402b40:	3204      	adds	r2, #4
  402b42:	920e      	str	r2, [sp, #56]	; 0x38
  402b44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402b46:	601a      	str	r2, [r3, #0]
  402b48:	f7ff b88d 	b.w	401c66 <_svfprintf_r+0x4a>
  402b4c:	4693      	mov	fp, r2
  402b4e:	3301      	adds	r3, #1
  402b50:	44ab      	add	fp, r5
  402b52:	2b07      	cmp	r3, #7
  402b54:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402b58:	9324      	str	r3, [sp, #144]	; 0x90
  402b5a:	f8c4 9000 	str.w	r9, [r4]
  402b5e:	6065      	str	r5, [r4, #4]
  402b60:	f73f af13 	bgt.w	40298a <_svfprintf_r+0xd6e>
  402b64:	3408      	adds	r4, #8
  402b66:	e71b      	b.n	4029a0 <_svfprintf_r+0xd84>
  402b68:	9808      	ldr	r0, [sp, #32]
  402b6a:	4631      	mov	r1, r6
  402b6c:	aa23      	add	r2, sp, #140	; 0x8c
  402b6e:	f002 fec1 	bl	4058f4 <__ssprint_r>
  402b72:	2800      	cmp	r0, #0
  402b74:	f47f a918 	bne.w	401da8 <_svfprintf_r+0x18c>
  402b78:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402b7c:	463c      	mov	r4, r7
  402b7e:	e4c0      	b.n	402502 <_svfprintf_r+0x8e6>
  402b80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b82:	4a8a      	ldr	r2, [pc, #552]	; (402dac <_svfprintf_r+0x1190>)
  402b84:	6022      	str	r2, [r4, #0]
  402b86:	3301      	adds	r3, #1
  402b88:	f10b 0b01 	add.w	fp, fp, #1
  402b8c:	2201      	movs	r2, #1
  402b8e:	2b07      	cmp	r3, #7
  402b90:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402b94:	9324      	str	r3, [sp, #144]	; 0x90
  402b96:	6062      	str	r2, [r4, #4]
  402b98:	f300 80f4 	bgt.w	402d84 <_svfprintf_r+0x1168>
  402b9c:	3408      	adds	r4, #8
  402b9e:	b92d      	cbnz	r5, 402bac <_svfprintf_r+0xf90>
  402ba0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ba2:	b91b      	cbnz	r3, 402bac <_svfprintf_r+0xf90>
  402ba4:	9b07      	ldr	r3, [sp, #28]
  402ba6:	07db      	lsls	r3, r3, #31
  402ba8:	f57f aa32 	bpl.w	402010 <_svfprintf_r+0x3f4>
  402bac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bae:	9818      	ldr	r0, [sp, #96]	; 0x60
  402bb0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402bb2:	6022      	str	r2, [r4, #0]
  402bb4:	3301      	adds	r3, #1
  402bb6:	eb0b 0100 	add.w	r1, fp, r0
  402bba:	2b07      	cmp	r3, #7
  402bbc:	9125      	str	r1, [sp, #148]	; 0x94
  402bbe:	6060      	str	r0, [r4, #4]
  402bc0:	9324      	str	r3, [sp, #144]	; 0x90
  402bc2:	f300 81f3 	bgt.w	402fac <_svfprintf_r+0x1390>
  402bc6:	f104 0208 	add.w	r2, r4, #8
  402bca:	426d      	negs	r5, r5
  402bcc:	2d00      	cmp	r5, #0
  402bce:	f340 80fc 	ble.w	402dca <_svfprintf_r+0x11ae>
  402bd2:	2d10      	cmp	r5, #16
  402bd4:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 402db0 <_svfprintf_r+0x1194>
  402bd8:	f340 813d 	ble.w	402e56 <_svfprintf_r+0x123a>
  402bdc:	2410      	movs	r4, #16
  402bde:	f8dd 8020 	ldr.w	r8, [sp, #32]
  402be2:	e004      	b.n	402bee <_svfprintf_r+0xfd2>
  402be4:	3208      	adds	r2, #8
  402be6:	3d10      	subs	r5, #16
  402be8:	2d10      	cmp	r5, #16
  402bea:	f340 8134 	ble.w	402e56 <_svfprintf_r+0x123a>
  402bee:	3301      	adds	r3, #1
  402bf0:	3110      	adds	r1, #16
  402bf2:	2b07      	cmp	r3, #7
  402bf4:	9125      	str	r1, [sp, #148]	; 0x94
  402bf6:	9324      	str	r3, [sp, #144]	; 0x90
  402bf8:	f8c2 9000 	str.w	r9, [r2]
  402bfc:	6054      	str	r4, [r2, #4]
  402bfe:	ddf1      	ble.n	402be4 <_svfprintf_r+0xfc8>
  402c00:	4640      	mov	r0, r8
  402c02:	4631      	mov	r1, r6
  402c04:	aa23      	add	r2, sp, #140	; 0x8c
  402c06:	f002 fe75 	bl	4058f4 <__ssprint_r>
  402c0a:	2800      	cmp	r0, #0
  402c0c:	f47f a8cc 	bne.w	401da8 <_svfprintf_r+0x18c>
  402c10:	9925      	ldr	r1, [sp, #148]	; 0x94
  402c12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c14:	463a      	mov	r2, r7
  402c16:	e7e6      	b.n	402be6 <_svfprintf_r+0xfca>
  402c18:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402c1a:	46b1      	mov	r9, r6
  402c1c:	2b00      	cmp	r3, #0
  402c1e:	f43f a8c4 	beq.w	401daa <_svfprintf_r+0x18e>
  402c22:	9808      	ldr	r0, [sp, #32]
  402c24:	4631      	mov	r1, r6
  402c26:	aa23      	add	r2, sp, #140	; 0x8c
  402c28:	f002 fe64 	bl	4058f4 <__ssprint_r>
  402c2c:	f7ff b8bd 	b.w	401daa <_svfprintf_r+0x18e>
  402c30:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c32:	910e      	str	r1, [sp, #56]	; 0x38
  402c34:	4240      	negs	r0, r0
  402c36:	900c      	str	r0, [sp, #48]	; 0x30
  402c38:	4619      	mov	r1, r3
  402c3a:	f7ff ba3f 	b.w	4020bc <_svfprintf_r+0x4a0>
  402c3e:	f041 0120 	orr.w	r1, r1, #32
  402c42:	9107      	str	r1, [sp, #28]
  402c44:	785d      	ldrb	r5, [r3, #1]
  402c46:	1c59      	adds	r1, r3, #1
  402c48:	f7ff b83b 	b.w	401cc2 <_svfprintf_r+0xa6>
  402c4c:	9808      	ldr	r0, [sp, #32]
  402c4e:	4631      	mov	r1, r6
  402c50:	aa23      	add	r2, sp, #140	; 0x8c
  402c52:	f002 fe4f 	bl	4058f4 <__ssprint_r>
  402c56:	2800      	cmp	r0, #0
  402c58:	f47f a8a6 	bne.w	401da8 <_svfprintf_r+0x18c>
  402c5c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402c60:	463c      	mov	r4, r7
  402c62:	e464      	b.n	40252e <_svfprintf_r+0x912>
  402c64:	f025 0320 	bic.w	r3, r5, #32
  402c68:	f1ba 3fff 	cmp.w	sl, #4294967295
  402c6c:	930d      	str	r3, [sp, #52]	; 0x34
  402c6e:	f000 8096 	beq.w	402d9e <_svfprintf_r+0x1182>
  402c72:	2b47      	cmp	r3, #71	; 0x47
  402c74:	d105      	bne.n	402c82 <_svfprintf_r+0x1066>
  402c76:	f1ba 0f00 	cmp.w	sl, #0
  402c7a:	bf14      	ite	ne
  402c7c:	46d3      	movne	fp, sl
  402c7e:	f04f 0b01 	moveq.w	fp, #1
  402c82:	9b07      	ldr	r3, [sp, #28]
  402c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402c88:	9311      	str	r3, [sp, #68]	; 0x44
  402c8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c8c:	f1b3 0a00 	subs.w	sl, r3, #0
  402c90:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c92:	9309      	str	r3, [sp, #36]	; 0x24
  402c94:	bfbb      	ittet	lt
  402c96:	4653      	movlt	r3, sl
  402c98:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  402c9c:	2300      	movge	r3, #0
  402c9e:	232d      	movlt	r3, #45	; 0x2d
  402ca0:	2d66      	cmp	r5, #102	; 0x66
  402ca2:	930f      	str	r3, [sp, #60]	; 0x3c
  402ca4:	f000 80ac 	beq.w	402e00 <_svfprintf_r+0x11e4>
  402ca8:	2d46      	cmp	r5, #70	; 0x46
  402caa:	f000 80a9 	beq.w	402e00 <_svfprintf_r+0x11e4>
  402cae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402cb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402cb2:	2b45      	cmp	r3, #69	; 0x45
  402cb4:	bf0c      	ite	eq
  402cb6:	f10b 0901 	addeq.w	r9, fp, #1
  402cba:	46d9      	movne	r9, fp
  402cbc:	2002      	movs	r0, #2
  402cbe:	a91d      	add	r1, sp, #116	; 0x74
  402cc0:	e88d 0201 	stmia.w	sp, {r0, r9}
  402cc4:	9102      	str	r1, [sp, #8]
  402cc6:	a81e      	add	r0, sp, #120	; 0x78
  402cc8:	a921      	add	r1, sp, #132	; 0x84
  402cca:	9003      	str	r0, [sp, #12]
  402ccc:	4653      	mov	r3, sl
  402cce:	9104      	str	r1, [sp, #16]
  402cd0:	9808      	ldr	r0, [sp, #32]
  402cd2:	f000 fa95 	bl	403200 <_dtoa_r>
  402cd6:	2d67      	cmp	r5, #103	; 0x67
  402cd8:	9010      	str	r0, [sp, #64]	; 0x40
  402cda:	d002      	beq.n	402ce2 <_svfprintf_r+0x10c6>
  402cdc:	2d47      	cmp	r5, #71	; 0x47
  402cde:	f040 809f 	bne.w	402e20 <_svfprintf_r+0x1204>
  402ce2:	9b07      	ldr	r3, [sp, #28]
  402ce4:	07db      	lsls	r3, r3, #31
  402ce6:	f140 8189 	bpl.w	402ffc <_svfprintf_r+0x13e0>
  402cea:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402cec:	eb03 0809 	add.w	r8, r3, r9
  402cf0:	9809      	ldr	r0, [sp, #36]	; 0x24
  402cf2:	4651      	mov	r1, sl
  402cf4:	2200      	movs	r2, #0
  402cf6:	2300      	movs	r3, #0
  402cf8:	f003 fbb0 	bl	40645c <__aeabi_dcmpeq>
  402cfc:	2800      	cmp	r0, #0
  402cfe:	f040 80fd 	bne.w	402efc <_svfprintf_r+0x12e0>
  402d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402d04:	4598      	cmp	r8, r3
  402d06:	d906      	bls.n	402d16 <_svfprintf_r+0x10fa>
  402d08:	2130      	movs	r1, #48	; 0x30
  402d0a:	1c5a      	adds	r2, r3, #1
  402d0c:	9221      	str	r2, [sp, #132]	; 0x84
  402d0e:	7019      	strb	r1, [r3, #0]
  402d10:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402d12:	4598      	cmp	r8, r3
  402d14:	d8f9      	bhi.n	402d0a <_svfprintf_r+0x10ee>
  402d16:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402d18:	1a9b      	subs	r3, r3, r2
  402d1a:	9313      	str	r3, [sp, #76]	; 0x4c
  402d1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402d1e:	2b47      	cmp	r3, #71	; 0x47
  402d20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402d22:	f000 80de 	beq.w	402ee2 <_svfprintf_r+0x12c6>
  402d26:	2d65      	cmp	r5, #101	; 0x65
  402d28:	f340 80f8 	ble.w	402f1c <_svfprintf_r+0x1300>
  402d2c:	2d66      	cmp	r5, #102	; 0x66
  402d2e:	9312      	str	r3, [sp, #72]	; 0x48
  402d30:	f000 8157 	beq.w	402fe2 <_svfprintf_r+0x13c6>
  402d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d36:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d38:	4293      	cmp	r3, r2
  402d3a:	f300 8144 	bgt.w	402fc6 <_svfprintf_r+0x13aa>
  402d3e:	9b07      	ldr	r3, [sp, #28]
  402d40:	07d9      	lsls	r1, r3, #31
  402d42:	f100 8173 	bmi.w	40302c <_svfprintf_r+0x1410>
  402d46:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402d4a:	920d      	str	r2, [sp, #52]	; 0x34
  402d4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d4e:	2a00      	cmp	r2, #0
  402d50:	f040 80bc 	bne.w	402ecc <_svfprintf_r+0x12b0>
  402d54:	9309      	str	r3, [sp, #36]	; 0x24
  402d56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d58:	9307      	str	r3, [sp, #28]
  402d5a:	9211      	str	r2, [sp, #68]	; 0x44
  402d5c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402d60:	f7ff b87c 	b.w	401e5c <_svfprintf_r+0x240>
  402d64:	9808      	ldr	r0, [sp, #32]
  402d66:	2140      	movs	r1, #64	; 0x40
  402d68:	f001 fc4e 	bl	404608 <_malloc_r>
  402d6c:	f8c9 0000 	str.w	r0, [r9]
  402d70:	f8c9 0010 	str.w	r0, [r9, #16]
  402d74:	2800      	cmp	r0, #0
  402d76:	f000 818c 	beq.w	403092 <_svfprintf_r+0x1476>
  402d7a:	2340      	movs	r3, #64	; 0x40
  402d7c:	f8c9 3014 	str.w	r3, [r9, #20]
  402d80:	f7fe bf64 	b.w	401c4c <_svfprintf_r+0x30>
  402d84:	9808      	ldr	r0, [sp, #32]
  402d86:	4631      	mov	r1, r6
  402d88:	aa23      	add	r2, sp, #140	; 0x8c
  402d8a:	f002 fdb3 	bl	4058f4 <__ssprint_r>
  402d8e:	2800      	cmp	r0, #0
  402d90:	f47f a80a 	bne.w	401da8 <_svfprintf_r+0x18c>
  402d94:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402d96:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402d9a:	463c      	mov	r4, r7
  402d9c:	e6ff      	b.n	402b9e <_svfprintf_r+0xf82>
  402d9e:	f04f 0b06 	mov.w	fp, #6
  402da2:	e76e      	b.n	402c82 <_svfprintf_r+0x1066>
  402da4:	004072ac 	.word	0x004072ac
  402da8:	004072a8 	.word	0x004072a8
  402dac:	0040726c 	.word	0x0040726c
  402db0:	00407280 	.word	0x00407280
  402db4:	9808      	ldr	r0, [sp, #32]
  402db6:	4631      	mov	r1, r6
  402db8:	aa23      	add	r2, sp, #140	; 0x8c
  402dba:	f002 fd9b 	bl	4058f4 <__ssprint_r>
  402dbe:	2800      	cmp	r0, #0
  402dc0:	f47e aff2 	bne.w	401da8 <_svfprintf_r+0x18c>
  402dc4:	9925      	ldr	r1, [sp, #148]	; 0x94
  402dc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dc8:	463a      	mov	r2, r7
  402dca:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  402dcc:	6054      	str	r4, [r2, #4]
  402dce:	3301      	adds	r3, #1
  402dd0:	eb01 0b04 	add.w	fp, r1, r4
  402dd4:	2b07      	cmp	r3, #7
  402dd6:	9910      	ldr	r1, [sp, #64]	; 0x40
  402dd8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402ddc:	9324      	str	r3, [sp, #144]	; 0x90
  402dde:	6011      	str	r1, [r2, #0]
  402de0:	f73f ac5b 	bgt.w	40269a <_svfprintf_r+0xa7e>
  402de4:	f102 0408 	add.w	r4, r2, #8
  402de8:	f7ff b912 	b.w	402010 <_svfprintf_r+0x3f4>
  402dec:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  402df0:	f002 fd52 	bl	405898 <strlen>
  402df4:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402df8:	900d      	str	r0, [sp, #52]	; 0x34
  402dfa:	4603      	mov	r3, r0
  402dfc:	f7ff ba1b 	b.w	402236 <_svfprintf_r+0x61a>
  402e00:	2003      	movs	r0, #3
  402e02:	a91d      	add	r1, sp, #116	; 0x74
  402e04:	e88d 0801 	stmia.w	sp, {r0, fp}
  402e08:	9102      	str	r1, [sp, #8]
  402e0a:	a81e      	add	r0, sp, #120	; 0x78
  402e0c:	a921      	add	r1, sp, #132	; 0x84
  402e0e:	9003      	str	r0, [sp, #12]
  402e10:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e12:	9104      	str	r1, [sp, #16]
  402e14:	4653      	mov	r3, sl
  402e16:	9808      	ldr	r0, [sp, #32]
  402e18:	f000 f9f2 	bl	403200 <_dtoa_r>
  402e1c:	46d9      	mov	r9, fp
  402e1e:	9010      	str	r0, [sp, #64]	; 0x40
  402e20:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e22:	eb03 0809 	add.w	r8, r3, r9
  402e26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e28:	2b46      	cmp	r3, #70	; 0x46
  402e2a:	f47f af61 	bne.w	402cf0 <_svfprintf_r+0x10d4>
  402e2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e30:	781b      	ldrb	r3, [r3, #0]
  402e32:	2b30      	cmp	r3, #48	; 0x30
  402e34:	f000 80e4 	beq.w	403000 <_svfprintf_r+0x13e4>
  402e38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402e3a:	4498      	add	r8, r3
  402e3c:	e758      	b.n	402cf0 <_svfprintf_r+0x10d4>
  402e3e:	9808      	ldr	r0, [sp, #32]
  402e40:	4631      	mov	r1, r6
  402e42:	aa23      	add	r2, sp, #140	; 0x8c
  402e44:	f002 fd56 	bl	4058f4 <__ssprint_r>
  402e48:	2800      	cmp	r0, #0
  402e4a:	f47e afad 	bne.w	401da8 <_svfprintf_r+0x18c>
  402e4e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402e52:	463c      	mov	r4, r7
  402e54:	e4a7      	b.n	4027a6 <_svfprintf_r+0xb8a>
  402e56:	3301      	adds	r3, #1
  402e58:	4429      	add	r1, r5
  402e5a:	2b07      	cmp	r3, #7
  402e5c:	9125      	str	r1, [sp, #148]	; 0x94
  402e5e:	9324      	str	r3, [sp, #144]	; 0x90
  402e60:	f8c2 9000 	str.w	r9, [r2]
  402e64:	6055      	str	r5, [r2, #4]
  402e66:	dca5      	bgt.n	402db4 <_svfprintf_r+0x1198>
  402e68:	3208      	adds	r2, #8
  402e6a:	e7ae      	b.n	402dca <_svfprintf_r+0x11ae>
  402e6c:	9808      	ldr	r0, [sp, #32]
  402e6e:	4631      	mov	r1, r6
  402e70:	aa23      	add	r2, sp, #140	; 0x8c
  402e72:	f002 fd3f 	bl	4058f4 <__ssprint_r>
  402e76:	2800      	cmp	r0, #0
  402e78:	f47e af96 	bne.w	401da8 <_svfprintf_r+0x18c>
  402e7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402e7e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402e82:	463c      	mov	r4, r7
  402e84:	e597      	b.n	4029b6 <_svfprintf_r+0xd9a>
  402e86:	4653      	mov	r3, sl
  402e88:	2b06      	cmp	r3, #6
  402e8a:	bf28      	it	cs
  402e8c:	2306      	movcs	r3, #6
  402e8e:	930d      	str	r3, [sp, #52]	; 0x34
  402e90:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402e94:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  402e98:	9309      	str	r3, [sp, #36]	; 0x24
  402e9a:	4b83      	ldr	r3, [pc, #524]	; (4030a8 <_svfprintf_r+0x148c>)
  402e9c:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402ea0:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  402ea4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  402ea8:	9310      	str	r3, [sp, #64]	; 0x40
  402eaa:	f7fe bfd7 	b.w	401e5c <_svfprintf_r+0x240>
  402eae:	9808      	ldr	r0, [sp, #32]
  402eb0:	4631      	mov	r1, r6
  402eb2:	aa23      	add	r2, sp, #140	; 0x8c
  402eb4:	f002 fd1e 	bl	4058f4 <__ssprint_r>
  402eb8:	2800      	cmp	r0, #0
  402eba:	f47e af75 	bne.w	401da8 <_svfprintf_r+0x18c>
  402ebe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402ec0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402ec2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402ec6:	1ad3      	subs	r3, r2, r3
  402ec8:	463c      	mov	r4, r7
  402eca:	e58a      	b.n	4029e2 <_svfprintf_r+0xdc6>
  402ecc:	9309      	str	r3, [sp, #36]	; 0x24
  402ece:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ed0:	9307      	str	r3, [sp, #28]
  402ed2:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402ed6:	2300      	movs	r3, #0
  402ed8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402edc:	9311      	str	r3, [sp, #68]	; 0x44
  402ede:	f7fe bfc0 	b.w	401e62 <_svfprintf_r+0x246>
  402ee2:	1cda      	adds	r2, r3, #3
  402ee4:	db19      	blt.n	402f1a <_svfprintf_r+0x12fe>
  402ee6:	459b      	cmp	fp, r3
  402ee8:	db17      	blt.n	402f1a <_svfprintf_r+0x12fe>
  402eea:	9312      	str	r3, [sp, #72]	; 0x48
  402eec:	2567      	movs	r5, #103	; 0x67
  402eee:	e721      	b.n	402d34 <_svfprintf_r+0x1118>
  402ef0:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402ef4:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402ef8:	f7ff ba98 	b.w	40242c <_svfprintf_r+0x810>
  402efc:	4643      	mov	r3, r8
  402efe:	e70a      	b.n	402d16 <_svfprintf_r+0x10fa>
  402f00:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  402f04:	9011      	str	r0, [sp, #68]	; 0x44
  402f06:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402f0a:	9012      	str	r0, [sp, #72]	; 0x48
  402f0c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402f10:	9309      	str	r3, [sp, #36]	; 0x24
  402f12:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402f16:	f7fe bfa1 	b.w	401e5c <_svfprintf_r+0x240>
  402f1a:	3d02      	subs	r5, #2
  402f1c:	3b01      	subs	r3, #1
  402f1e:	2b00      	cmp	r3, #0
  402f20:	931d      	str	r3, [sp, #116]	; 0x74
  402f22:	bfba      	itte	lt
  402f24:	425b      	neglt	r3, r3
  402f26:	222d      	movlt	r2, #45	; 0x2d
  402f28:	222b      	movge	r2, #43	; 0x2b
  402f2a:	2b09      	cmp	r3, #9
  402f2c:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  402f30:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  402f34:	dd72      	ble.n	40301c <_svfprintf_r+0x1400>
  402f36:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  402f3a:	4670      	mov	r0, lr
  402f3c:	4a5b      	ldr	r2, [pc, #364]	; (4030ac <_svfprintf_r+0x1490>)
  402f3e:	fb82 2103 	smull	r2, r1, r2, r3
  402f42:	17da      	asrs	r2, r3, #31
  402f44:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  402f48:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  402f4c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  402f50:	f103 0130 	add.w	r1, r3, #48	; 0x30
  402f54:	2a09      	cmp	r2, #9
  402f56:	4613      	mov	r3, r2
  402f58:	f800 1d01 	strb.w	r1, [r0, #-1]!
  402f5c:	dcee      	bgt.n	402f3c <_svfprintf_r+0x1320>
  402f5e:	4602      	mov	r2, r0
  402f60:	3330      	adds	r3, #48	; 0x30
  402f62:	b2d9      	uxtb	r1, r3
  402f64:	f802 1d01 	strb.w	r1, [r2, #-1]!
  402f68:	4596      	cmp	lr, r2
  402f6a:	f240 8099 	bls.w	4030a0 <_svfprintf_r+0x1484>
  402f6e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402f72:	4603      	mov	r3, r0
  402f74:	e001      	b.n	402f7a <_svfprintf_r+0x135e>
  402f76:	f813 1b01 	ldrb.w	r1, [r3], #1
  402f7a:	f802 1b01 	strb.w	r1, [r2], #1
  402f7e:	4573      	cmp	r3, lr
  402f80:	d1f9      	bne.n	402f76 <_svfprintf_r+0x135a>
  402f82:	ab23      	add	r3, sp, #140	; 0x8c
  402f84:	1a1b      	subs	r3, r3, r0
  402f86:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402f8a:	4413      	add	r3, r2
  402f8c:	aa1f      	add	r2, sp, #124	; 0x7c
  402f8e:	1a9b      	subs	r3, r3, r2
  402f90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f92:	9319      	str	r3, [sp, #100]	; 0x64
  402f94:	2a01      	cmp	r2, #1
  402f96:	4413      	add	r3, r2
  402f98:	930d      	str	r3, [sp, #52]	; 0x34
  402f9a:	dd6b      	ble.n	403074 <_svfprintf_r+0x1458>
  402f9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f9e:	2200      	movs	r2, #0
  402fa0:	3301      	adds	r3, #1
  402fa2:	930d      	str	r3, [sp, #52]	; 0x34
  402fa4:	9212      	str	r2, [sp, #72]	; 0x48
  402fa6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402faa:	e6cf      	b.n	402d4c <_svfprintf_r+0x1130>
  402fac:	9808      	ldr	r0, [sp, #32]
  402fae:	4631      	mov	r1, r6
  402fb0:	aa23      	add	r2, sp, #140	; 0x8c
  402fb2:	f002 fc9f 	bl	4058f4 <__ssprint_r>
  402fb6:	2800      	cmp	r0, #0
  402fb8:	f47e aef6 	bne.w	401da8 <_svfprintf_r+0x18c>
  402fbc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402fbe:	9925      	ldr	r1, [sp, #148]	; 0x94
  402fc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402fc2:	463a      	mov	r2, r7
  402fc4:	e601      	b.n	402bca <_svfprintf_r+0xfae>
  402fc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fc8:	2b00      	cmp	r3, #0
  402fca:	bfd8      	it	le
  402fcc:	f1c3 0802 	rsble	r8, r3, #2
  402fd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fd2:	bfc8      	it	gt
  402fd4:	f04f 0801 	movgt.w	r8, #1
  402fd8:	4443      	add	r3, r8
  402fda:	930d      	str	r3, [sp, #52]	; 0x34
  402fdc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fe0:	e6b4      	b.n	402d4c <_svfprintf_r+0x1130>
  402fe2:	2b00      	cmp	r3, #0
  402fe4:	dd30      	ble.n	403048 <_svfprintf_r+0x142c>
  402fe6:	f1bb 0f00 	cmp.w	fp, #0
  402fea:	d125      	bne.n	403038 <_svfprintf_r+0x141c>
  402fec:	9b07      	ldr	r3, [sp, #28]
  402fee:	07db      	lsls	r3, r3, #31
  402ff0:	d422      	bmi.n	403038 <_svfprintf_r+0x141c>
  402ff2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ff4:	920d      	str	r2, [sp, #52]	; 0x34
  402ff6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402ffa:	e6a7      	b.n	402d4c <_svfprintf_r+0x1130>
  402ffc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402ffe:	e68a      	b.n	402d16 <_svfprintf_r+0x10fa>
  403000:	9809      	ldr	r0, [sp, #36]	; 0x24
  403002:	4651      	mov	r1, sl
  403004:	2200      	movs	r2, #0
  403006:	2300      	movs	r3, #0
  403008:	f003 fa28 	bl	40645c <__aeabi_dcmpeq>
  40300c:	2800      	cmp	r0, #0
  40300e:	f47f af13 	bne.w	402e38 <_svfprintf_r+0x121c>
  403012:	f1c9 0301 	rsb	r3, r9, #1
  403016:	931d      	str	r3, [sp, #116]	; 0x74
  403018:	4498      	add	r8, r3
  40301a:	e669      	b.n	402cf0 <_svfprintf_r+0x10d4>
  40301c:	3330      	adds	r3, #48	; 0x30
  40301e:	2230      	movs	r2, #48	; 0x30
  403020:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  403024:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403028:	ab20      	add	r3, sp, #128	; 0x80
  40302a:	e7af      	b.n	402f8c <_svfprintf_r+0x1370>
  40302c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40302e:	3301      	adds	r3, #1
  403030:	930d      	str	r3, [sp, #52]	; 0x34
  403032:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403036:	e689      	b.n	402d4c <_svfprintf_r+0x1130>
  403038:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40303a:	f10b 0801 	add.w	r8, fp, #1
  40303e:	4443      	add	r3, r8
  403040:	930d      	str	r3, [sp, #52]	; 0x34
  403042:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403046:	e681      	b.n	402d4c <_svfprintf_r+0x1130>
  403048:	f1bb 0f00 	cmp.w	fp, #0
  40304c:	d11b      	bne.n	403086 <_svfprintf_r+0x146a>
  40304e:	9b07      	ldr	r3, [sp, #28]
  403050:	07d8      	lsls	r0, r3, #31
  403052:	d418      	bmi.n	403086 <_svfprintf_r+0x146a>
  403054:	2301      	movs	r3, #1
  403056:	930d      	str	r3, [sp, #52]	; 0x34
  403058:	e678      	b.n	402d4c <_svfprintf_r+0x1130>
  40305a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40305c:	f8d5 a000 	ldr.w	sl, [r5]
  403060:	4628      	mov	r0, r5
  403062:	3004      	adds	r0, #4
  403064:	f1ba 0f00 	cmp.w	sl, #0
  403068:	785d      	ldrb	r5, [r3, #1]
  40306a:	900e      	str	r0, [sp, #56]	; 0x38
  40306c:	f6be ae29 	bge.w	401cc2 <_svfprintf_r+0xa6>
  403070:	f7fe be25 	b.w	401cbe <_svfprintf_r+0xa2>
  403074:	9b07      	ldr	r3, [sp, #28]
  403076:	f013 0301 	ands.w	r3, r3, #1
  40307a:	d18f      	bne.n	402f9c <_svfprintf_r+0x1380>
  40307c:	9312      	str	r3, [sp, #72]	; 0x48
  40307e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403080:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403084:	e662      	b.n	402d4c <_svfprintf_r+0x1130>
  403086:	f10b 0302 	add.w	r3, fp, #2
  40308a:	930d      	str	r3, [sp, #52]	; 0x34
  40308c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403090:	e65c      	b.n	402d4c <_svfprintf_r+0x1130>
  403092:	9a08      	ldr	r2, [sp, #32]
  403094:	230c      	movs	r3, #12
  403096:	6013      	str	r3, [r2, #0]
  403098:	f04f 30ff 	mov.w	r0, #4294967295
  40309c:	f7fe be8e 	b.w	401dbc <_svfprintf_r+0x1a0>
  4030a0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4030a4:	e772      	b.n	402f8c <_svfprintf_r+0x1370>
  4030a6:	bf00      	nop
  4030a8:	004072d8 	.word	0x004072d8
  4030ac:	66666667 	.word	0x66666667

004030b0 <register_fini>:
  4030b0:	4b02      	ldr	r3, [pc, #8]	; (4030bc <register_fini+0xc>)
  4030b2:	b113      	cbz	r3, 4030ba <register_fini+0xa>
  4030b4:	4802      	ldr	r0, [pc, #8]	; (4030c0 <register_fini+0x10>)
  4030b6:	f000 b805 	b.w	4030c4 <atexit>
  4030ba:	4770      	bx	lr
  4030bc:	00000000 	.word	0x00000000
  4030c0:	00404325 	.word	0x00404325

004030c4 <atexit>:
  4030c4:	4601      	mov	r1, r0
  4030c6:	2000      	movs	r0, #0
  4030c8:	4602      	mov	r2, r0
  4030ca:	4603      	mov	r3, r0
  4030cc:	f002 bca8 	b.w	405a20 <__register_exitproc>

004030d0 <quorem>:
  4030d0:	6902      	ldr	r2, [r0, #16]
  4030d2:	690b      	ldr	r3, [r1, #16]
  4030d4:	4293      	cmp	r3, r2
  4030d6:	f300 808f 	bgt.w	4031f8 <quorem+0x128>
  4030da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030de:	f103 38ff 	add.w	r8, r3, #4294967295
  4030e2:	f101 0714 	add.w	r7, r1, #20
  4030e6:	f100 0b14 	add.w	fp, r0, #20
  4030ea:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4030ee:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4030f2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4030f6:	b083      	sub	sp, #12
  4030f8:	3201      	adds	r2, #1
  4030fa:	fbb3 f9f2 	udiv	r9, r3, r2
  4030fe:	eb0b 0304 	add.w	r3, fp, r4
  403102:	9400      	str	r4, [sp, #0]
  403104:	eb07 0a04 	add.w	sl, r7, r4
  403108:	9301      	str	r3, [sp, #4]
  40310a:	f1b9 0f00 	cmp.w	r9, #0
  40310e:	d03b      	beq.n	403188 <quorem+0xb8>
  403110:	2600      	movs	r6, #0
  403112:	4632      	mov	r2, r6
  403114:	46bc      	mov	ip, r7
  403116:	46de      	mov	lr, fp
  403118:	4634      	mov	r4, r6
  40311a:	f85c 6b04 	ldr.w	r6, [ip], #4
  40311e:	f8de 5000 	ldr.w	r5, [lr]
  403122:	b2b3      	uxth	r3, r6
  403124:	0c36      	lsrs	r6, r6, #16
  403126:	fb03 4409 	mla	r4, r3, r9, r4
  40312a:	fb06 f609 	mul.w	r6, r6, r9
  40312e:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  403132:	b2a3      	uxth	r3, r4
  403134:	1ad3      	subs	r3, r2, r3
  403136:	b2b4      	uxth	r4, r6
  403138:	fa13 f385 	uxtah	r3, r3, r5
  40313c:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  403140:	eb04 4423 	add.w	r4, r4, r3, asr #16
  403144:	b29b      	uxth	r3, r3
  403146:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40314a:	45e2      	cmp	sl, ip
  40314c:	ea4f 4224 	mov.w	r2, r4, asr #16
  403150:	f84e 3b04 	str.w	r3, [lr], #4
  403154:	ea4f 4416 	mov.w	r4, r6, lsr #16
  403158:	d2df      	bcs.n	40311a <quorem+0x4a>
  40315a:	9b00      	ldr	r3, [sp, #0]
  40315c:	f85b 3003 	ldr.w	r3, [fp, r3]
  403160:	b993      	cbnz	r3, 403188 <quorem+0xb8>
  403162:	9c01      	ldr	r4, [sp, #4]
  403164:	1f23      	subs	r3, r4, #4
  403166:	459b      	cmp	fp, r3
  403168:	d20c      	bcs.n	403184 <quorem+0xb4>
  40316a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40316e:	b94b      	cbnz	r3, 403184 <quorem+0xb4>
  403170:	f1a4 0308 	sub.w	r3, r4, #8
  403174:	e002      	b.n	40317c <quorem+0xac>
  403176:	681a      	ldr	r2, [r3, #0]
  403178:	3b04      	subs	r3, #4
  40317a:	b91a      	cbnz	r2, 403184 <quorem+0xb4>
  40317c:	459b      	cmp	fp, r3
  40317e:	f108 38ff 	add.w	r8, r8, #4294967295
  403182:	d3f8      	bcc.n	403176 <quorem+0xa6>
  403184:	f8c0 8010 	str.w	r8, [r0, #16]
  403188:	4604      	mov	r4, r0
  40318a:	f002 f825 	bl	4051d8 <__mcmp>
  40318e:	2800      	cmp	r0, #0
  403190:	db2e      	blt.n	4031f0 <quorem+0x120>
  403192:	f109 0901 	add.w	r9, r9, #1
  403196:	465d      	mov	r5, fp
  403198:	2300      	movs	r3, #0
  40319a:	f857 1b04 	ldr.w	r1, [r7], #4
  40319e:	6828      	ldr	r0, [r5, #0]
  4031a0:	b28a      	uxth	r2, r1
  4031a2:	1a9a      	subs	r2, r3, r2
  4031a4:	0c09      	lsrs	r1, r1, #16
  4031a6:	fa12 f280 	uxtah	r2, r2, r0
  4031aa:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4031ae:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4031b2:	b291      	uxth	r1, r2
  4031b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4031b8:	45ba      	cmp	sl, r7
  4031ba:	f845 1b04 	str.w	r1, [r5], #4
  4031be:	ea4f 4323 	mov.w	r3, r3, asr #16
  4031c2:	d2ea      	bcs.n	40319a <quorem+0xca>
  4031c4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4031c8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4031cc:	b982      	cbnz	r2, 4031f0 <quorem+0x120>
  4031ce:	1f1a      	subs	r2, r3, #4
  4031d0:	4593      	cmp	fp, r2
  4031d2:	d20b      	bcs.n	4031ec <quorem+0x11c>
  4031d4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4031d8:	b942      	cbnz	r2, 4031ec <quorem+0x11c>
  4031da:	3b08      	subs	r3, #8
  4031dc:	e002      	b.n	4031e4 <quorem+0x114>
  4031de:	681a      	ldr	r2, [r3, #0]
  4031e0:	3b04      	subs	r3, #4
  4031e2:	b91a      	cbnz	r2, 4031ec <quorem+0x11c>
  4031e4:	459b      	cmp	fp, r3
  4031e6:	f108 38ff 	add.w	r8, r8, #4294967295
  4031ea:	d3f8      	bcc.n	4031de <quorem+0x10e>
  4031ec:	f8c4 8010 	str.w	r8, [r4, #16]
  4031f0:	4648      	mov	r0, r9
  4031f2:	b003      	add	sp, #12
  4031f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031f8:	2000      	movs	r0, #0
  4031fa:	4770      	bx	lr
  4031fc:	0000      	movs	r0, r0
	...

00403200 <_dtoa_r>:
  403200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403204:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403206:	b097      	sub	sp, #92	; 0x5c
  403208:	4604      	mov	r4, r0
  40320a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  40320c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403210:	b141      	cbz	r1, 403224 <_dtoa_r+0x24>
  403212:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403214:	604a      	str	r2, [r1, #4]
  403216:	2301      	movs	r3, #1
  403218:	4093      	lsls	r3, r2
  40321a:	608b      	str	r3, [r1, #8]
  40321c:	f001 fdf8 	bl	404e10 <_Bfree>
  403220:	2300      	movs	r3, #0
  403222:	6423      	str	r3, [r4, #64]	; 0x40
  403224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403228:	2b00      	cmp	r3, #0
  40322a:	4699      	mov	r9, r3
  40322c:	db36      	blt.n	40329c <_dtoa_r+0x9c>
  40322e:	2300      	movs	r3, #0
  403230:	602b      	str	r3, [r5, #0]
  403232:	4ba5      	ldr	r3, [pc, #660]	; (4034c8 <_dtoa_r+0x2c8>)
  403234:	461a      	mov	r2, r3
  403236:	ea09 0303 	and.w	r3, r9, r3
  40323a:	4293      	cmp	r3, r2
  40323c:	d017      	beq.n	40326e <_dtoa_r+0x6e>
  40323e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403242:	2200      	movs	r2, #0
  403244:	4630      	mov	r0, r6
  403246:	4639      	mov	r1, r7
  403248:	2300      	movs	r3, #0
  40324a:	f003 f907 	bl	40645c <__aeabi_dcmpeq>
  40324e:	4680      	mov	r8, r0
  403250:	2800      	cmp	r0, #0
  403252:	d02b      	beq.n	4032ac <_dtoa_r+0xac>
  403254:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403256:	2301      	movs	r3, #1
  403258:	6013      	str	r3, [r2, #0]
  40325a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40325c:	2b00      	cmp	r3, #0
  40325e:	f000 80cb 	beq.w	4033f8 <_dtoa_r+0x1f8>
  403262:	489a      	ldr	r0, [pc, #616]	; (4034cc <_dtoa_r+0x2cc>)
  403264:	6018      	str	r0, [r3, #0]
  403266:	3801      	subs	r0, #1
  403268:	b017      	add	sp, #92	; 0x5c
  40326a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40326e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403270:	f242 730f 	movw	r3, #9999	; 0x270f
  403274:	6013      	str	r3, [r2, #0]
  403276:	9b02      	ldr	r3, [sp, #8]
  403278:	2b00      	cmp	r3, #0
  40327a:	f000 80a6 	beq.w	4033ca <_dtoa_r+0x1ca>
  40327e:	4894      	ldr	r0, [pc, #592]	; (4034d0 <_dtoa_r+0x2d0>)
  403280:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403282:	2b00      	cmp	r3, #0
  403284:	d0f0      	beq.n	403268 <_dtoa_r+0x68>
  403286:	78c3      	ldrb	r3, [r0, #3]
  403288:	2b00      	cmp	r3, #0
  40328a:	f000 80b7 	beq.w	4033fc <_dtoa_r+0x1fc>
  40328e:	f100 0308 	add.w	r3, r0, #8
  403292:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403294:	6013      	str	r3, [r2, #0]
  403296:	b017      	add	sp, #92	; 0x5c
  403298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40329c:	9a03      	ldr	r2, [sp, #12]
  40329e:	2301      	movs	r3, #1
  4032a0:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  4032a4:	602b      	str	r3, [r5, #0]
  4032a6:	f8cd 900c 	str.w	r9, [sp, #12]
  4032aa:	e7c2      	b.n	403232 <_dtoa_r+0x32>
  4032ac:	aa15      	add	r2, sp, #84	; 0x54
  4032ae:	ab14      	add	r3, sp, #80	; 0x50
  4032b0:	e88d 000c 	stmia.w	sp, {r2, r3}
  4032b4:	4620      	mov	r0, r4
  4032b6:	4632      	mov	r2, r6
  4032b8:	463b      	mov	r3, r7
  4032ba:	f002 f81b 	bl	4052f4 <__d2b>
  4032be:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4032c2:	4683      	mov	fp, r0
  4032c4:	f040 808a 	bne.w	4033dc <_dtoa_r+0x1dc>
  4032c8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4032cc:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4032ce:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4032d2:	4445      	add	r5, r8
  4032d4:	429d      	cmp	r5, r3
  4032d6:	f2c0 8297 	blt.w	403808 <_dtoa_r+0x608>
  4032da:	4a7e      	ldr	r2, [pc, #504]	; (4034d4 <_dtoa_r+0x2d4>)
  4032dc:	1b52      	subs	r2, r2, r5
  4032de:	fa09 f902 	lsl.w	r9, r9, r2
  4032e2:	9a02      	ldr	r2, [sp, #8]
  4032e4:	f205 4312 	addw	r3, r5, #1042	; 0x412
  4032e8:	fa22 f003 	lsr.w	r0, r2, r3
  4032ec:	ea49 0000 	orr.w	r0, r9, r0
  4032f0:	f002 fdd6 	bl	405ea0 <__aeabi_ui2d>
  4032f4:	2301      	movs	r3, #1
  4032f6:	3d01      	subs	r5, #1
  4032f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4032fc:	930d      	str	r3, [sp, #52]	; 0x34
  4032fe:	2200      	movs	r2, #0
  403300:	4b75      	ldr	r3, [pc, #468]	; (4034d8 <_dtoa_r+0x2d8>)
  403302:	f002 fc8f 	bl	405c24 <__aeabi_dsub>
  403306:	a36a      	add	r3, pc, #424	; (adr r3, 4034b0 <_dtoa_r+0x2b0>)
  403308:	e9d3 2300 	ldrd	r2, r3, [r3]
  40330c:	f002 fe3e 	bl	405f8c <__aeabi_dmul>
  403310:	a369      	add	r3, pc, #420	; (adr r3, 4034b8 <_dtoa_r+0x2b8>)
  403312:	e9d3 2300 	ldrd	r2, r3, [r3]
  403316:	f002 fc87 	bl	405c28 <__adddf3>
  40331a:	4606      	mov	r6, r0
  40331c:	4628      	mov	r0, r5
  40331e:	460f      	mov	r7, r1
  403320:	f002 fdce 	bl	405ec0 <__aeabi_i2d>
  403324:	a366      	add	r3, pc, #408	; (adr r3, 4034c0 <_dtoa_r+0x2c0>)
  403326:	e9d3 2300 	ldrd	r2, r3, [r3]
  40332a:	f002 fe2f 	bl	405f8c <__aeabi_dmul>
  40332e:	4602      	mov	r2, r0
  403330:	460b      	mov	r3, r1
  403332:	4630      	mov	r0, r6
  403334:	4639      	mov	r1, r7
  403336:	f002 fc77 	bl	405c28 <__adddf3>
  40333a:	4606      	mov	r6, r0
  40333c:	460f      	mov	r7, r1
  40333e:	f003 f8bf 	bl	4064c0 <__aeabi_d2iz>
  403342:	4639      	mov	r1, r7
  403344:	9004      	str	r0, [sp, #16]
  403346:	2200      	movs	r2, #0
  403348:	4630      	mov	r0, r6
  40334a:	2300      	movs	r3, #0
  40334c:	f003 f890 	bl	406470 <__aeabi_dcmplt>
  403350:	2800      	cmp	r0, #0
  403352:	f040 81a6 	bne.w	4036a2 <_dtoa_r+0x4a2>
  403356:	9b04      	ldr	r3, [sp, #16]
  403358:	2b16      	cmp	r3, #22
  40335a:	f200 819f 	bhi.w	40369c <_dtoa_r+0x49c>
  40335e:	9a04      	ldr	r2, [sp, #16]
  403360:	4b5e      	ldr	r3, [pc, #376]	; (4034dc <_dtoa_r+0x2dc>)
  403362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403366:	e9d3 0100 	ldrd	r0, r1, [r3]
  40336a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40336e:	f003 f89d 	bl	4064ac <__aeabi_dcmpgt>
  403372:	2800      	cmp	r0, #0
  403374:	f000 824e 	beq.w	403814 <_dtoa_r+0x614>
  403378:	9b04      	ldr	r3, [sp, #16]
  40337a:	3b01      	subs	r3, #1
  40337c:	9304      	str	r3, [sp, #16]
  40337e:	2300      	movs	r3, #0
  403380:	930b      	str	r3, [sp, #44]	; 0x2c
  403382:	ebc5 0508 	rsb	r5, r5, r8
  403386:	f1b5 0a01 	subs.w	sl, r5, #1
  40338a:	f100 81a1 	bmi.w	4036d0 <_dtoa_r+0x4d0>
  40338e:	2300      	movs	r3, #0
  403390:	9305      	str	r3, [sp, #20]
  403392:	9b04      	ldr	r3, [sp, #16]
  403394:	2b00      	cmp	r3, #0
  403396:	f2c0 8192 	blt.w	4036be <_dtoa_r+0x4be>
  40339a:	449a      	add	sl, r3
  40339c:	930a      	str	r3, [sp, #40]	; 0x28
  40339e:	2300      	movs	r3, #0
  4033a0:	9308      	str	r3, [sp, #32]
  4033a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4033a4:	2b09      	cmp	r3, #9
  4033a6:	d82b      	bhi.n	403400 <_dtoa_r+0x200>
  4033a8:	2b05      	cmp	r3, #5
  4033aa:	f340 8670 	ble.w	40408e <_dtoa_r+0xe8e>
  4033ae:	3b04      	subs	r3, #4
  4033b0:	9320      	str	r3, [sp, #128]	; 0x80
  4033b2:	2500      	movs	r5, #0
  4033b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4033b6:	3b02      	subs	r3, #2
  4033b8:	2b03      	cmp	r3, #3
  4033ba:	f200 864e 	bhi.w	40405a <_dtoa_r+0xe5a>
  4033be:	e8df f013 	tbh	[pc, r3, lsl #1]
  4033c2:	03cc      	.short	0x03cc
  4033c4:	02b203be 	.word	0x02b203be
  4033c8:	0663      	.short	0x0663
  4033ca:	4b41      	ldr	r3, [pc, #260]	; (4034d0 <_dtoa_r+0x2d0>)
  4033cc:	4a44      	ldr	r2, [pc, #272]	; (4034e0 <_dtoa_r+0x2e0>)
  4033ce:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4033d2:	2800      	cmp	r0, #0
  4033d4:	bf14      	ite	ne
  4033d6:	4618      	movne	r0, r3
  4033d8:	4610      	moveq	r0, r2
  4033da:	e751      	b.n	403280 <_dtoa_r+0x80>
  4033dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4033e0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4033e4:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4033e8:	4630      	mov	r0, r6
  4033ea:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4033ee:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4033f2:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4033f6:	e782      	b.n	4032fe <_dtoa_r+0xfe>
  4033f8:	483a      	ldr	r0, [pc, #232]	; (4034e4 <_dtoa_r+0x2e4>)
  4033fa:	e735      	b.n	403268 <_dtoa_r+0x68>
  4033fc:	1cc3      	adds	r3, r0, #3
  4033fe:	e748      	b.n	403292 <_dtoa_r+0x92>
  403400:	2100      	movs	r1, #0
  403402:	6461      	str	r1, [r4, #68]	; 0x44
  403404:	4620      	mov	r0, r4
  403406:	9120      	str	r1, [sp, #128]	; 0x80
  403408:	f001 fcdc 	bl	404dc4 <_Balloc>
  40340c:	f04f 33ff 	mov.w	r3, #4294967295
  403410:	9306      	str	r3, [sp, #24]
  403412:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403414:	930c      	str	r3, [sp, #48]	; 0x30
  403416:	2301      	movs	r3, #1
  403418:	9007      	str	r0, [sp, #28]
  40341a:	9221      	str	r2, [sp, #132]	; 0x84
  40341c:	6420      	str	r0, [r4, #64]	; 0x40
  40341e:	9309      	str	r3, [sp, #36]	; 0x24
  403420:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403422:	2b00      	cmp	r3, #0
  403424:	f2c0 80d2 	blt.w	4035cc <_dtoa_r+0x3cc>
  403428:	9a04      	ldr	r2, [sp, #16]
  40342a:	2a0e      	cmp	r2, #14
  40342c:	f300 80ce 	bgt.w	4035cc <_dtoa_r+0x3cc>
  403430:	4b2a      	ldr	r3, [pc, #168]	; (4034dc <_dtoa_r+0x2dc>)
  403432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403436:	e9d3 8900 	ldrd	r8, r9, [r3]
  40343a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40343c:	2b00      	cmp	r3, #0
  40343e:	f2c0 838f 	blt.w	403b60 <_dtoa_r+0x960>
  403442:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403446:	4642      	mov	r2, r8
  403448:	464b      	mov	r3, r9
  40344a:	4630      	mov	r0, r6
  40344c:	4639      	mov	r1, r7
  40344e:	f002 fec7 	bl	4061e0 <__aeabi_ddiv>
  403452:	f003 f835 	bl	4064c0 <__aeabi_d2iz>
  403456:	4682      	mov	sl, r0
  403458:	f002 fd32 	bl	405ec0 <__aeabi_i2d>
  40345c:	4642      	mov	r2, r8
  40345e:	464b      	mov	r3, r9
  403460:	f002 fd94 	bl	405f8c <__aeabi_dmul>
  403464:	460b      	mov	r3, r1
  403466:	4602      	mov	r2, r0
  403468:	4639      	mov	r1, r7
  40346a:	4630      	mov	r0, r6
  40346c:	f002 fbda 	bl	405c24 <__aeabi_dsub>
  403470:	9d07      	ldr	r5, [sp, #28]
  403472:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  403476:	702b      	strb	r3, [r5, #0]
  403478:	9b06      	ldr	r3, [sp, #24]
  40347a:	2b01      	cmp	r3, #1
  40347c:	4606      	mov	r6, r0
  40347e:	460f      	mov	r7, r1
  403480:	f105 0501 	add.w	r5, r5, #1
  403484:	d062      	beq.n	40354c <_dtoa_r+0x34c>
  403486:	2200      	movs	r2, #0
  403488:	4b17      	ldr	r3, [pc, #92]	; (4034e8 <_dtoa_r+0x2e8>)
  40348a:	f002 fd7f 	bl	405f8c <__aeabi_dmul>
  40348e:	2200      	movs	r2, #0
  403490:	2300      	movs	r3, #0
  403492:	4606      	mov	r6, r0
  403494:	460f      	mov	r7, r1
  403496:	f002 ffe1 	bl	40645c <__aeabi_dcmpeq>
  40349a:	2800      	cmp	r0, #0
  40349c:	f040 8083 	bne.w	4035a6 <_dtoa_r+0x3a6>
  4034a0:	f8cd b008 	str.w	fp, [sp, #8]
  4034a4:	9405      	str	r4, [sp, #20]
  4034a6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4034aa:	9c06      	ldr	r4, [sp, #24]
  4034ac:	e029      	b.n	403502 <_dtoa_r+0x302>
  4034ae:	bf00      	nop
  4034b0:	636f4361 	.word	0x636f4361
  4034b4:	3fd287a7 	.word	0x3fd287a7
  4034b8:	8b60c8b3 	.word	0x8b60c8b3
  4034bc:	3fc68a28 	.word	0x3fc68a28
  4034c0:	509f79fb 	.word	0x509f79fb
  4034c4:	3fd34413 	.word	0x3fd34413
  4034c8:	7ff00000 	.word	0x7ff00000
  4034cc:	0040726d 	.word	0x0040726d
  4034d0:	004072ec 	.word	0x004072ec
  4034d4:	fffffc0e 	.word	0xfffffc0e
  4034d8:	3ff80000 	.word	0x3ff80000
  4034dc:	00407300 	.word	0x00407300
  4034e0:	004072e0 	.word	0x004072e0
  4034e4:	0040726c 	.word	0x0040726c
  4034e8:	40240000 	.word	0x40240000
  4034ec:	f002 fd4e 	bl	405f8c <__aeabi_dmul>
  4034f0:	2200      	movs	r2, #0
  4034f2:	2300      	movs	r3, #0
  4034f4:	4606      	mov	r6, r0
  4034f6:	460f      	mov	r7, r1
  4034f8:	f002 ffb0 	bl	40645c <__aeabi_dcmpeq>
  4034fc:	2800      	cmp	r0, #0
  4034fe:	f040 83de 	bne.w	403cbe <_dtoa_r+0xabe>
  403502:	4642      	mov	r2, r8
  403504:	464b      	mov	r3, r9
  403506:	4630      	mov	r0, r6
  403508:	4639      	mov	r1, r7
  40350a:	f002 fe69 	bl	4061e0 <__aeabi_ddiv>
  40350e:	f002 ffd7 	bl	4064c0 <__aeabi_d2iz>
  403512:	4682      	mov	sl, r0
  403514:	f002 fcd4 	bl	405ec0 <__aeabi_i2d>
  403518:	4642      	mov	r2, r8
  40351a:	464b      	mov	r3, r9
  40351c:	f002 fd36 	bl	405f8c <__aeabi_dmul>
  403520:	4602      	mov	r2, r0
  403522:	460b      	mov	r3, r1
  403524:	4630      	mov	r0, r6
  403526:	4639      	mov	r1, r7
  403528:	f002 fb7c 	bl	405c24 <__aeabi_dsub>
  40352c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  403530:	f805 eb01 	strb.w	lr, [r5], #1
  403534:	ebcb 0e05 	rsb	lr, fp, r5
  403538:	4574      	cmp	r4, lr
  40353a:	4606      	mov	r6, r0
  40353c:	460f      	mov	r7, r1
  40353e:	f04f 0200 	mov.w	r2, #0
  403542:	4bb5      	ldr	r3, [pc, #724]	; (403818 <_dtoa_r+0x618>)
  403544:	d1d2      	bne.n	4034ec <_dtoa_r+0x2ec>
  403546:	f8dd b008 	ldr.w	fp, [sp, #8]
  40354a:	9c05      	ldr	r4, [sp, #20]
  40354c:	4632      	mov	r2, r6
  40354e:	463b      	mov	r3, r7
  403550:	4630      	mov	r0, r6
  403552:	4639      	mov	r1, r7
  403554:	f002 fb68 	bl	405c28 <__adddf3>
  403558:	4606      	mov	r6, r0
  40355a:	460f      	mov	r7, r1
  40355c:	4640      	mov	r0, r8
  40355e:	4649      	mov	r1, r9
  403560:	4632      	mov	r2, r6
  403562:	463b      	mov	r3, r7
  403564:	f002 ff84 	bl	406470 <__aeabi_dcmplt>
  403568:	b948      	cbnz	r0, 40357e <_dtoa_r+0x37e>
  40356a:	4640      	mov	r0, r8
  40356c:	4649      	mov	r1, r9
  40356e:	4632      	mov	r2, r6
  403570:	463b      	mov	r3, r7
  403572:	f002 ff73 	bl	40645c <__aeabi_dcmpeq>
  403576:	b1b0      	cbz	r0, 4035a6 <_dtoa_r+0x3a6>
  403578:	f01a 0f01 	tst.w	sl, #1
  40357c:	d013      	beq.n	4035a6 <_dtoa_r+0x3a6>
  40357e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403582:	9907      	ldr	r1, [sp, #28]
  403584:	1e6b      	subs	r3, r5, #1
  403586:	e004      	b.n	403592 <_dtoa_r+0x392>
  403588:	428b      	cmp	r3, r1
  40358a:	f000 8440 	beq.w	403e0e <_dtoa_r+0xc0e>
  40358e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403592:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403596:	f103 0501 	add.w	r5, r3, #1
  40359a:	461a      	mov	r2, r3
  40359c:	d0f4      	beq.n	403588 <_dtoa_r+0x388>
  40359e:	f108 0301 	add.w	r3, r8, #1
  4035a2:	b2db      	uxtb	r3, r3
  4035a4:	7013      	strb	r3, [r2, #0]
  4035a6:	4620      	mov	r0, r4
  4035a8:	4659      	mov	r1, fp
  4035aa:	f001 fc31 	bl	404e10 <_Bfree>
  4035ae:	2200      	movs	r2, #0
  4035b0:	9b04      	ldr	r3, [sp, #16]
  4035b2:	702a      	strb	r2, [r5, #0]
  4035b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4035b6:	3301      	adds	r3, #1
  4035b8:	6013      	str	r3, [r2, #0]
  4035ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4035bc:	2b00      	cmp	r3, #0
  4035be:	f000 8345 	beq.w	403c4c <_dtoa_r+0xa4c>
  4035c2:	9807      	ldr	r0, [sp, #28]
  4035c4:	601d      	str	r5, [r3, #0]
  4035c6:	b017      	add	sp, #92	; 0x5c
  4035c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4035ce:	2a00      	cmp	r2, #0
  4035d0:	f000 8084 	beq.w	4036dc <_dtoa_r+0x4dc>
  4035d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4035d6:	2a01      	cmp	r2, #1
  4035d8:	f340 8304 	ble.w	403be4 <_dtoa_r+0x9e4>
  4035dc:	9b06      	ldr	r3, [sp, #24]
  4035de:	1e5f      	subs	r7, r3, #1
  4035e0:	9b08      	ldr	r3, [sp, #32]
  4035e2:	42bb      	cmp	r3, r7
  4035e4:	f2c0 83a9 	blt.w	403d3a <_dtoa_r+0xb3a>
  4035e8:	1bdf      	subs	r7, r3, r7
  4035ea:	9b06      	ldr	r3, [sp, #24]
  4035ec:	2b00      	cmp	r3, #0
  4035ee:	f2c0 849c 	blt.w	403f2a <_dtoa_r+0xd2a>
  4035f2:	9d05      	ldr	r5, [sp, #20]
  4035f4:	9b06      	ldr	r3, [sp, #24]
  4035f6:	9a05      	ldr	r2, [sp, #20]
  4035f8:	4620      	mov	r0, r4
  4035fa:	441a      	add	r2, r3
  4035fc:	2101      	movs	r1, #1
  4035fe:	9205      	str	r2, [sp, #20]
  403600:	449a      	add	sl, r3
  403602:	f001 fc9f 	bl	404f44 <__i2b>
  403606:	4606      	mov	r6, r0
  403608:	b165      	cbz	r5, 403624 <_dtoa_r+0x424>
  40360a:	f1ba 0f00 	cmp.w	sl, #0
  40360e:	dd09      	ble.n	403624 <_dtoa_r+0x424>
  403610:	45aa      	cmp	sl, r5
  403612:	9a05      	ldr	r2, [sp, #20]
  403614:	4653      	mov	r3, sl
  403616:	bfa8      	it	ge
  403618:	462b      	movge	r3, r5
  40361a:	1ad2      	subs	r2, r2, r3
  40361c:	9205      	str	r2, [sp, #20]
  40361e:	1aed      	subs	r5, r5, r3
  403620:	ebc3 0a0a 	rsb	sl, r3, sl
  403624:	9b08      	ldr	r3, [sp, #32]
  403626:	2b00      	cmp	r3, #0
  403628:	dd1a      	ble.n	403660 <_dtoa_r+0x460>
  40362a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40362c:	2b00      	cmp	r3, #0
  40362e:	f000 837d 	beq.w	403d2c <_dtoa_r+0xb2c>
  403632:	2f00      	cmp	r7, #0
  403634:	dd10      	ble.n	403658 <_dtoa_r+0x458>
  403636:	4631      	mov	r1, r6
  403638:	463a      	mov	r2, r7
  40363a:	4620      	mov	r0, r4
  40363c:	f001 fd26 	bl	40508c <__pow5mult>
  403640:	4606      	mov	r6, r0
  403642:	465a      	mov	r2, fp
  403644:	4631      	mov	r1, r6
  403646:	4620      	mov	r0, r4
  403648:	f001 fc86 	bl	404f58 <__multiply>
  40364c:	4659      	mov	r1, fp
  40364e:	4680      	mov	r8, r0
  403650:	4620      	mov	r0, r4
  403652:	f001 fbdd 	bl	404e10 <_Bfree>
  403656:	46c3      	mov	fp, r8
  403658:	9b08      	ldr	r3, [sp, #32]
  40365a:	1bda      	subs	r2, r3, r7
  40365c:	f040 82a2 	bne.w	403ba4 <_dtoa_r+0x9a4>
  403660:	4620      	mov	r0, r4
  403662:	2101      	movs	r1, #1
  403664:	f001 fc6e 	bl	404f44 <__i2b>
  403668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40366a:	2b00      	cmp	r3, #0
  40366c:	4680      	mov	r8, r0
  40366e:	dd39      	ble.n	4036e4 <_dtoa_r+0x4e4>
  403670:	4601      	mov	r1, r0
  403672:	461a      	mov	r2, r3
  403674:	4620      	mov	r0, r4
  403676:	f001 fd09 	bl	40508c <__pow5mult>
  40367a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40367c:	2b01      	cmp	r3, #1
  40367e:	4680      	mov	r8, r0
  403680:	f340 8296 	ble.w	403bb0 <_dtoa_r+0x9b0>
  403684:	f04f 0900 	mov.w	r9, #0
  403688:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40368c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403690:	6918      	ldr	r0, [r3, #16]
  403692:	f001 fc09 	bl	404ea8 <__hi0bits>
  403696:	f1c0 0020 	rsb	r0, r0, #32
  40369a:	e02d      	b.n	4036f8 <_dtoa_r+0x4f8>
  40369c:	2301      	movs	r3, #1
  40369e:	930b      	str	r3, [sp, #44]	; 0x2c
  4036a0:	e66f      	b.n	403382 <_dtoa_r+0x182>
  4036a2:	9804      	ldr	r0, [sp, #16]
  4036a4:	f002 fc0c 	bl	405ec0 <__aeabi_i2d>
  4036a8:	4632      	mov	r2, r6
  4036aa:	463b      	mov	r3, r7
  4036ac:	f002 fed6 	bl	40645c <__aeabi_dcmpeq>
  4036b0:	2800      	cmp	r0, #0
  4036b2:	f47f ae50 	bne.w	403356 <_dtoa_r+0x156>
  4036b6:	9b04      	ldr	r3, [sp, #16]
  4036b8:	3b01      	subs	r3, #1
  4036ba:	9304      	str	r3, [sp, #16]
  4036bc:	e64b      	b.n	403356 <_dtoa_r+0x156>
  4036be:	9a05      	ldr	r2, [sp, #20]
  4036c0:	9b04      	ldr	r3, [sp, #16]
  4036c2:	1ad2      	subs	r2, r2, r3
  4036c4:	425b      	negs	r3, r3
  4036c6:	9308      	str	r3, [sp, #32]
  4036c8:	2300      	movs	r3, #0
  4036ca:	9205      	str	r2, [sp, #20]
  4036cc:	930a      	str	r3, [sp, #40]	; 0x28
  4036ce:	e668      	b.n	4033a2 <_dtoa_r+0x1a2>
  4036d0:	f1ca 0300 	rsb	r3, sl, #0
  4036d4:	9305      	str	r3, [sp, #20]
  4036d6:	f04f 0a00 	mov.w	sl, #0
  4036da:	e65a      	b.n	403392 <_dtoa_r+0x192>
  4036dc:	9f08      	ldr	r7, [sp, #32]
  4036de:	9d05      	ldr	r5, [sp, #20]
  4036e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4036e2:	e791      	b.n	403608 <_dtoa_r+0x408>
  4036e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4036e6:	2b01      	cmp	r3, #1
  4036e8:	f340 82b3 	ble.w	403c52 <_dtoa_r+0xa52>
  4036ec:	f04f 0900 	mov.w	r9, #0
  4036f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036f2:	2b00      	cmp	r3, #0
  4036f4:	d1c8      	bne.n	403688 <_dtoa_r+0x488>
  4036f6:	2001      	movs	r0, #1
  4036f8:	4450      	add	r0, sl
  4036fa:	f010 001f 	ands.w	r0, r0, #31
  4036fe:	f000 8081 	beq.w	403804 <_dtoa_r+0x604>
  403702:	f1c0 0320 	rsb	r3, r0, #32
  403706:	2b04      	cmp	r3, #4
  403708:	f340 84b8 	ble.w	40407c <_dtoa_r+0xe7c>
  40370c:	f1c0 001c 	rsb	r0, r0, #28
  403710:	9b05      	ldr	r3, [sp, #20]
  403712:	4403      	add	r3, r0
  403714:	9305      	str	r3, [sp, #20]
  403716:	4405      	add	r5, r0
  403718:	4482      	add	sl, r0
  40371a:	9b05      	ldr	r3, [sp, #20]
  40371c:	2b00      	cmp	r3, #0
  40371e:	dd05      	ble.n	40372c <_dtoa_r+0x52c>
  403720:	4659      	mov	r1, fp
  403722:	461a      	mov	r2, r3
  403724:	4620      	mov	r0, r4
  403726:	f001 fd01 	bl	40512c <__lshift>
  40372a:	4683      	mov	fp, r0
  40372c:	f1ba 0f00 	cmp.w	sl, #0
  403730:	dd05      	ble.n	40373e <_dtoa_r+0x53e>
  403732:	4641      	mov	r1, r8
  403734:	4652      	mov	r2, sl
  403736:	4620      	mov	r0, r4
  403738:	f001 fcf8 	bl	40512c <__lshift>
  40373c:	4680      	mov	r8, r0
  40373e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403740:	2b00      	cmp	r3, #0
  403742:	f040 8268 	bne.w	403c16 <_dtoa_r+0xa16>
  403746:	9b06      	ldr	r3, [sp, #24]
  403748:	2b00      	cmp	r3, #0
  40374a:	f340 8295 	ble.w	403c78 <_dtoa_r+0xa78>
  40374e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403750:	2b00      	cmp	r3, #0
  403752:	d171      	bne.n	403838 <_dtoa_r+0x638>
  403754:	f8dd 901c 	ldr.w	r9, [sp, #28]
  403758:	9f06      	ldr	r7, [sp, #24]
  40375a:	464d      	mov	r5, r9
  40375c:	e002      	b.n	403764 <_dtoa_r+0x564>
  40375e:	f001 fb61 	bl	404e24 <__multadd>
  403762:	4683      	mov	fp, r0
  403764:	4641      	mov	r1, r8
  403766:	4658      	mov	r0, fp
  403768:	f7ff fcb2 	bl	4030d0 <quorem>
  40376c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  403770:	f805 cb01 	strb.w	ip, [r5], #1
  403774:	ebc9 0305 	rsb	r3, r9, r5
  403778:	42bb      	cmp	r3, r7
  40377a:	4620      	mov	r0, r4
  40377c:	4659      	mov	r1, fp
  40377e:	f04f 020a 	mov.w	r2, #10
  403782:	f04f 0300 	mov.w	r3, #0
  403786:	dbea      	blt.n	40375e <_dtoa_r+0x55e>
  403788:	9b07      	ldr	r3, [sp, #28]
  40378a:	9a06      	ldr	r2, [sp, #24]
  40378c:	2a01      	cmp	r2, #1
  40378e:	bfac      	ite	ge
  403790:	189b      	addge	r3, r3, r2
  403792:	3301      	addlt	r3, #1
  403794:	461d      	mov	r5, r3
  403796:	f04f 0a00 	mov.w	sl, #0
  40379a:	4659      	mov	r1, fp
  40379c:	2201      	movs	r2, #1
  40379e:	4620      	mov	r0, r4
  4037a0:	f8cd c008 	str.w	ip, [sp, #8]
  4037a4:	f001 fcc2 	bl	40512c <__lshift>
  4037a8:	4641      	mov	r1, r8
  4037aa:	4683      	mov	fp, r0
  4037ac:	f001 fd14 	bl	4051d8 <__mcmp>
  4037b0:	2800      	cmp	r0, #0
  4037b2:	f8dd c008 	ldr.w	ip, [sp, #8]
  4037b6:	f340 82f6 	ble.w	403da6 <_dtoa_r+0xba6>
  4037ba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4037be:	9907      	ldr	r1, [sp, #28]
  4037c0:	1e6b      	subs	r3, r5, #1
  4037c2:	e004      	b.n	4037ce <_dtoa_r+0x5ce>
  4037c4:	428b      	cmp	r3, r1
  4037c6:	f000 8273 	beq.w	403cb0 <_dtoa_r+0xab0>
  4037ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4037ce:	2a39      	cmp	r2, #57	; 0x39
  4037d0:	f103 0501 	add.w	r5, r3, #1
  4037d4:	d0f6      	beq.n	4037c4 <_dtoa_r+0x5c4>
  4037d6:	3201      	adds	r2, #1
  4037d8:	701a      	strb	r2, [r3, #0]
  4037da:	4641      	mov	r1, r8
  4037dc:	4620      	mov	r0, r4
  4037de:	f001 fb17 	bl	404e10 <_Bfree>
  4037e2:	2e00      	cmp	r6, #0
  4037e4:	f43f aedf 	beq.w	4035a6 <_dtoa_r+0x3a6>
  4037e8:	f1ba 0f00 	cmp.w	sl, #0
  4037ec:	d005      	beq.n	4037fa <_dtoa_r+0x5fa>
  4037ee:	45b2      	cmp	sl, r6
  4037f0:	d003      	beq.n	4037fa <_dtoa_r+0x5fa>
  4037f2:	4651      	mov	r1, sl
  4037f4:	4620      	mov	r0, r4
  4037f6:	f001 fb0b 	bl	404e10 <_Bfree>
  4037fa:	4631      	mov	r1, r6
  4037fc:	4620      	mov	r0, r4
  4037fe:	f001 fb07 	bl	404e10 <_Bfree>
  403802:	e6d0      	b.n	4035a6 <_dtoa_r+0x3a6>
  403804:	201c      	movs	r0, #28
  403806:	e783      	b.n	403710 <_dtoa_r+0x510>
  403808:	4b04      	ldr	r3, [pc, #16]	; (40381c <_dtoa_r+0x61c>)
  40380a:	9a02      	ldr	r2, [sp, #8]
  40380c:	1b5b      	subs	r3, r3, r5
  40380e:	fa02 f003 	lsl.w	r0, r2, r3
  403812:	e56d      	b.n	4032f0 <_dtoa_r+0xf0>
  403814:	900b      	str	r0, [sp, #44]	; 0x2c
  403816:	e5b4      	b.n	403382 <_dtoa_r+0x182>
  403818:	40240000 	.word	0x40240000
  40381c:	fffffbee 	.word	0xfffffbee
  403820:	4631      	mov	r1, r6
  403822:	2300      	movs	r3, #0
  403824:	4620      	mov	r0, r4
  403826:	220a      	movs	r2, #10
  403828:	f001 fafc 	bl	404e24 <__multadd>
  40382c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40382e:	2b00      	cmp	r3, #0
  403830:	4606      	mov	r6, r0
  403832:	f340 840c 	ble.w	40404e <_dtoa_r+0xe4e>
  403836:	9306      	str	r3, [sp, #24]
  403838:	2d00      	cmp	r5, #0
  40383a:	dd05      	ble.n	403848 <_dtoa_r+0x648>
  40383c:	4631      	mov	r1, r6
  40383e:	462a      	mov	r2, r5
  403840:	4620      	mov	r0, r4
  403842:	f001 fc73 	bl	40512c <__lshift>
  403846:	4606      	mov	r6, r0
  403848:	f1b9 0f00 	cmp.w	r9, #0
  40384c:	f040 82e9 	bne.w	403e22 <_dtoa_r+0xc22>
  403850:	46b1      	mov	r9, r6
  403852:	9b06      	ldr	r3, [sp, #24]
  403854:	9a07      	ldr	r2, [sp, #28]
  403856:	3b01      	subs	r3, #1
  403858:	18d3      	adds	r3, r2, r3
  40385a:	9308      	str	r3, [sp, #32]
  40385c:	9b02      	ldr	r3, [sp, #8]
  40385e:	f003 0301 	and.w	r3, r3, #1
  403862:	9309      	str	r3, [sp, #36]	; 0x24
  403864:	4617      	mov	r7, r2
  403866:	4641      	mov	r1, r8
  403868:	4658      	mov	r0, fp
  40386a:	f7ff fc31 	bl	4030d0 <quorem>
  40386e:	4631      	mov	r1, r6
  403870:	4605      	mov	r5, r0
  403872:	4658      	mov	r0, fp
  403874:	f001 fcb0 	bl	4051d8 <__mcmp>
  403878:	464a      	mov	r2, r9
  40387a:	4682      	mov	sl, r0
  40387c:	4641      	mov	r1, r8
  40387e:	4620      	mov	r0, r4
  403880:	f001 fcce 	bl	405220 <__mdiff>
  403884:	68c2      	ldr	r2, [r0, #12]
  403886:	4603      	mov	r3, r0
  403888:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  40388c:	2a00      	cmp	r2, #0
  40388e:	f040 81b8 	bne.w	403c02 <_dtoa_r+0xa02>
  403892:	4619      	mov	r1, r3
  403894:	4658      	mov	r0, fp
  403896:	f8cd c018 	str.w	ip, [sp, #24]
  40389a:	9305      	str	r3, [sp, #20]
  40389c:	f001 fc9c 	bl	4051d8 <__mcmp>
  4038a0:	9b05      	ldr	r3, [sp, #20]
  4038a2:	9002      	str	r0, [sp, #8]
  4038a4:	4619      	mov	r1, r3
  4038a6:	4620      	mov	r0, r4
  4038a8:	f001 fab2 	bl	404e10 <_Bfree>
  4038ac:	9a02      	ldr	r2, [sp, #8]
  4038ae:	f8dd c018 	ldr.w	ip, [sp, #24]
  4038b2:	b92a      	cbnz	r2, 4038c0 <_dtoa_r+0x6c0>
  4038b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038b6:	b91b      	cbnz	r3, 4038c0 <_dtoa_r+0x6c0>
  4038b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4038ba:	2b00      	cmp	r3, #0
  4038bc:	f000 83a7 	beq.w	40400e <_dtoa_r+0xe0e>
  4038c0:	f1ba 0f00 	cmp.w	sl, #0
  4038c4:	f2c0 8251 	blt.w	403d6a <_dtoa_r+0xb6a>
  4038c8:	d105      	bne.n	4038d6 <_dtoa_r+0x6d6>
  4038ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038cc:	b91b      	cbnz	r3, 4038d6 <_dtoa_r+0x6d6>
  4038ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4038d0:	2b00      	cmp	r3, #0
  4038d2:	f000 824a 	beq.w	403d6a <_dtoa_r+0xb6a>
  4038d6:	2a00      	cmp	r2, #0
  4038d8:	f300 82b7 	bgt.w	403e4a <_dtoa_r+0xc4a>
  4038dc:	9b08      	ldr	r3, [sp, #32]
  4038de:	f887 c000 	strb.w	ip, [r7]
  4038e2:	f107 0a01 	add.w	sl, r7, #1
  4038e6:	429f      	cmp	r7, r3
  4038e8:	4655      	mov	r5, sl
  4038ea:	f000 82ba 	beq.w	403e62 <_dtoa_r+0xc62>
  4038ee:	4659      	mov	r1, fp
  4038f0:	220a      	movs	r2, #10
  4038f2:	2300      	movs	r3, #0
  4038f4:	4620      	mov	r0, r4
  4038f6:	f001 fa95 	bl	404e24 <__multadd>
  4038fa:	454e      	cmp	r6, r9
  4038fc:	4683      	mov	fp, r0
  4038fe:	4631      	mov	r1, r6
  403900:	4620      	mov	r0, r4
  403902:	f04f 020a 	mov.w	r2, #10
  403906:	f04f 0300 	mov.w	r3, #0
  40390a:	f000 8174 	beq.w	403bf6 <_dtoa_r+0x9f6>
  40390e:	f001 fa89 	bl	404e24 <__multadd>
  403912:	4649      	mov	r1, r9
  403914:	4606      	mov	r6, r0
  403916:	220a      	movs	r2, #10
  403918:	4620      	mov	r0, r4
  40391a:	2300      	movs	r3, #0
  40391c:	f001 fa82 	bl	404e24 <__multadd>
  403920:	4657      	mov	r7, sl
  403922:	4681      	mov	r9, r0
  403924:	e79f      	b.n	403866 <_dtoa_r+0x666>
  403926:	2301      	movs	r3, #1
  403928:	9309      	str	r3, [sp, #36]	; 0x24
  40392a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40392c:	2b00      	cmp	r3, #0
  40392e:	f340 8213 	ble.w	403d58 <_dtoa_r+0xb58>
  403932:	461f      	mov	r7, r3
  403934:	461e      	mov	r6, r3
  403936:	930c      	str	r3, [sp, #48]	; 0x30
  403938:	9306      	str	r3, [sp, #24]
  40393a:	2100      	movs	r1, #0
  40393c:	2f17      	cmp	r7, #23
  40393e:	6461      	str	r1, [r4, #68]	; 0x44
  403940:	d90a      	bls.n	403958 <_dtoa_r+0x758>
  403942:	2201      	movs	r2, #1
  403944:	2304      	movs	r3, #4
  403946:	005b      	lsls	r3, r3, #1
  403948:	f103 0014 	add.w	r0, r3, #20
  40394c:	4287      	cmp	r7, r0
  40394e:	4611      	mov	r1, r2
  403950:	f102 0201 	add.w	r2, r2, #1
  403954:	d2f7      	bcs.n	403946 <_dtoa_r+0x746>
  403956:	6461      	str	r1, [r4, #68]	; 0x44
  403958:	4620      	mov	r0, r4
  40395a:	f001 fa33 	bl	404dc4 <_Balloc>
  40395e:	2e0e      	cmp	r6, #14
  403960:	9007      	str	r0, [sp, #28]
  403962:	6420      	str	r0, [r4, #64]	; 0x40
  403964:	f63f ad5c 	bhi.w	403420 <_dtoa_r+0x220>
  403968:	2d00      	cmp	r5, #0
  40396a:	f43f ad59 	beq.w	403420 <_dtoa_r+0x220>
  40396e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403972:	9904      	ldr	r1, [sp, #16]
  403974:	2900      	cmp	r1, #0
  403976:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40397a:	f340 8221 	ble.w	403dc0 <_dtoa_r+0xbc0>
  40397e:	4bb7      	ldr	r3, [pc, #732]	; (403c5c <_dtoa_r+0xa5c>)
  403980:	f001 020f 	and.w	r2, r1, #15
  403984:	110d      	asrs	r5, r1, #4
  403986:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40398a:	06e9      	lsls	r1, r5, #27
  40398c:	e9d3 6700 	ldrd	r6, r7, [r3]
  403990:	f140 81db 	bpl.w	403d4a <_dtoa_r+0xb4a>
  403994:	4bb2      	ldr	r3, [pc, #712]	; (403c60 <_dtoa_r+0xa60>)
  403996:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40399a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40399e:	f002 fc1f 	bl	4061e0 <__aeabi_ddiv>
  4039a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4039a6:	f005 050f 	and.w	r5, r5, #15
  4039aa:	f04f 0803 	mov.w	r8, #3
  4039ae:	b18d      	cbz	r5, 4039d4 <_dtoa_r+0x7d4>
  4039b0:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 403c60 <_dtoa_r+0xa60>
  4039b4:	4630      	mov	r0, r6
  4039b6:	4639      	mov	r1, r7
  4039b8:	07ea      	lsls	r2, r5, #31
  4039ba:	d505      	bpl.n	4039c8 <_dtoa_r+0x7c8>
  4039bc:	e9d9 2300 	ldrd	r2, r3, [r9]
  4039c0:	f108 0801 	add.w	r8, r8, #1
  4039c4:	f002 fae2 	bl	405f8c <__aeabi_dmul>
  4039c8:	106d      	asrs	r5, r5, #1
  4039ca:	f109 0908 	add.w	r9, r9, #8
  4039ce:	d1f3      	bne.n	4039b8 <_dtoa_r+0x7b8>
  4039d0:	4606      	mov	r6, r0
  4039d2:	460f      	mov	r7, r1
  4039d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4039d8:	4632      	mov	r2, r6
  4039da:	463b      	mov	r3, r7
  4039dc:	f002 fc00 	bl	4061e0 <__aeabi_ddiv>
  4039e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4039e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039e6:	b143      	cbz	r3, 4039fa <_dtoa_r+0x7fa>
  4039e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4039ec:	2200      	movs	r2, #0
  4039ee:	4b9d      	ldr	r3, [pc, #628]	; (403c64 <_dtoa_r+0xa64>)
  4039f0:	f002 fd3e 	bl	406470 <__aeabi_dcmplt>
  4039f4:	2800      	cmp	r0, #0
  4039f6:	f040 82ac 	bne.w	403f52 <_dtoa_r+0xd52>
  4039fa:	4640      	mov	r0, r8
  4039fc:	f002 fa60 	bl	405ec0 <__aeabi_i2d>
  403a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403a04:	f002 fac2 	bl	405f8c <__aeabi_dmul>
  403a08:	4b97      	ldr	r3, [pc, #604]	; (403c68 <_dtoa_r+0xa68>)
  403a0a:	2200      	movs	r2, #0
  403a0c:	f002 f90c 	bl	405c28 <__adddf3>
  403a10:	9b06      	ldr	r3, [sp, #24]
  403a12:	4606      	mov	r6, r0
  403a14:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403a18:	2b00      	cmp	r3, #0
  403a1a:	f000 8162 	beq.w	403ce2 <_dtoa_r+0xae2>
  403a1e:	9b04      	ldr	r3, [sp, #16]
  403a20:	f8dd 9018 	ldr.w	r9, [sp, #24]
  403a24:	9312      	str	r3, [sp, #72]	; 0x48
  403a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a28:	2b00      	cmp	r3, #0
  403a2a:	f000 8221 	beq.w	403e70 <_dtoa_r+0xc70>
  403a2e:	4b8b      	ldr	r3, [pc, #556]	; (403c5c <_dtoa_r+0xa5c>)
  403a30:	498e      	ldr	r1, [pc, #568]	; (403c6c <_dtoa_r+0xa6c>)
  403a32:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403a36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403a3a:	2000      	movs	r0, #0
  403a3c:	f002 fbd0 	bl	4061e0 <__aeabi_ddiv>
  403a40:	4632      	mov	r2, r6
  403a42:	463b      	mov	r3, r7
  403a44:	f002 f8ee 	bl	405c24 <__aeabi_dsub>
  403a48:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403a4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403a50:	4639      	mov	r1, r7
  403a52:	4630      	mov	r0, r6
  403a54:	f002 fd34 	bl	4064c0 <__aeabi_d2iz>
  403a58:	4605      	mov	r5, r0
  403a5a:	f002 fa31 	bl	405ec0 <__aeabi_i2d>
  403a5e:	3530      	adds	r5, #48	; 0x30
  403a60:	4602      	mov	r2, r0
  403a62:	460b      	mov	r3, r1
  403a64:	4630      	mov	r0, r6
  403a66:	4639      	mov	r1, r7
  403a68:	f002 f8dc 	bl	405c24 <__aeabi_dsub>
  403a6c:	fa5f f885 	uxtb.w	r8, r5
  403a70:	9d07      	ldr	r5, [sp, #28]
  403a72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403a76:	f885 8000 	strb.w	r8, [r5]
  403a7a:	4606      	mov	r6, r0
  403a7c:	460f      	mov	r7, r1
  403a7e:	3501      	adds	r5, #1
  403a80:	f002 fcf6 	bl	406470 <__aeabi_dcmplt>
  403a84:	2800      	cmp	r0, #0
  403a86:	f040 82b2 	bne.w	403fee <_dtoa_r+0xdee>
  403a8a:	4632      	mov	r2, r6
  403a8c:	463b      	mov	r3, r7
  403a8e:	2000      	movs	r0, #0
  403a90:	4974      	ldr	r1, [pc, #464]	; (403c64 <_dtoa_r+0xa64>)
  403a92:	f002 f8c7 	bl	405c24 <__aeabi_dsub>
  403a96:	4602      	mov	r2, r0
  403a98:	460b      	mov	r3, r1
  403a9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403a9e:	f002 fd05 	bl	4064ac <__aeabi_dcmpgt>
  403aa2:	2800      	cmp	r0, #0
  403aa4:	f040 82ac 	bne.w	404000 <_dtoa_r+0xe00>
  403aa8:	f1b9 0f01 	cmp.w	r9, #1
  403aac:	f340 8138 	ble.w	403d20 <_dtoa_r+0xb20>
  403ab0:	9b07      	ldr	r3, [sp, #28]
  403ab2:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  403ab6:	f8cd b008 	str.w	fp, [sp, #8]
  403aba:	4499      	add	r9, r3
  403abc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403ac0:	46a0      	mov	r8, r4
  403ac2:	e00d      	b.n	403ae0 <_dtoa_r+0x8e0>
  403ac4:	2000      	movs	r0, #0
  403ac6:	4967      	ldr	r1, [pc, #412]	; (403c64 <_dtoa_r+0xa64>)
  403ac8:	f002 f8ac 	bl	405c24 <__aeabi_dsub>
  403acc:	4652      	mov	r2, sl
  403ace:	465b      	mov	r3, fp
  403ad0:	f002 fcce 	bl	406470 <__aeabi_dcmplt>
  403ad4:	2800      	cmp	r0, #0
  403ad6:	f040 828e 	bne.w	403ff6 <_dtoa_r+0xdf6>
  403ada:	454d      	cmp	r5, r9
  403adc:	f000 811b 	beq.w	403d16 <_dtoa_r+0xb16>
  403ae0:	4650      	mov	r0, sl
  403ae2:	4659      	mov	r1, fp
  403ae4:	2200      	movs	r2, #0
  403ae6:	4b62      	ldr	r3, [pc, #392]	; (403c70 <_dtoa_r+0xa70>)
  403ae8:	f002 fa50 	bl	405f8c <__aeabi_dmul>
  403aec:	2200      	movs	r2, #0
  403aee:	4b60      	ldr	r3, [pc, #384]	; (403c70 <_dtoa_r+0xa70>)
  403af0:	4682      	mov	sl, r0
  403af2:	468b      	mov	fp, r1
  403af4:	4630      	mov	r0, r6
  403af6:	4639      	mov	r1, r7
  403af8:	f002 fa48 	bl	405f8c <__aeabi_dmul>
  403afc:	460f      	mov	r7, r1
  403afe:	4606      	mov	r6, r0
  403b00:	f002 fcde 	bl	4064c0 <__aeabi_d2iz>
  403b04:	4604      	mov	r4, r0
  403b06:	f002 f9db 	bl	405ec0 <__aeabi_i2d>
  403b0a:	4602      	mov	r2, r0
  403b0c:	460b      	mov	r3, r1
  403b0e:	4630      	mov	r0, r6
  403b10:	4639      	mov	r1, r7
  403b12:	f002 f887 	bl	405c24 <__aeabi_dsub>
  403b16:	3430      	adds	r4, #48	; 0x30
  403b18:	b2e4      	uxtb	r4, r4
  403b1a:	4652      	mov	r2, sl
  403b1c:	465b      	mov	r3, fp
  403b1e:	f805 4b01 	strb.w	r4, [r5], #1
  403b22:	4606      	mov	r6, r0
  403b24:	460f      	mov	r7, r1
  403b26:	f002 fca3 	bl	406470 <__aeabi_dcmplt>
  403b2a:	4632      	mov	r2, r6
  403b2c:	463b      	mov	r3, r7
  403b2e:	2800      	cmp	r0, #0
  403b30:	d0c8      	beq.n	403ac4 <_dtoa_r+0x8c4>
  403b32:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b34:	f8dd b008 	ldr.w	fp, [sp, #8]
  403b38:	9304      	str	r3, [sp, #16]
  403b3a:	4644      	mov	r4, r8
  403b3c:	e533      	b.n	4035a6 <_dtoa_r+0x3a6>
  403b3e:	2300      	movs	r3, #0
  403b40:	9309      	str	r3, [sp, #36]	; 0x24
  403b42:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b44:	9a04      	ldr	r2, [sp, #16]
  403b46:	4413      	add	r3, r2
  403b48:	930c      	str	r3, [sp, #48]	; 0x30
  403b4a:	3301      	adds	r3, #1
  403b4c:	2b00      	cmp	r3, #0
  403b4e:	9306      	str	r3, [sp, #24]
  403b50:	f340 8109 	ble.w	403d66 <_dtoa_r+0xb66>
  403b54:	9e06      	ldr	r6, [sp, #24]
  403b56:	4637      	mov	r7, r6
  403b58:	e6ef      	b.n	40393a <_dtoa_r+0x73a>
  403b5a:	2300      	movs	r3, #0
  403b5c:	9309      	str	r3, [sp, #36]	; 0x24
  403b5e:	e6e4      	b.n	40392a <_dtoa_r+0x72a>
  403b60:	9b06      	ldr	r3, [sp, #24]
  403b62:	2b00      	cmp	r3, #0
  403b64:	f73f ac6d 	bgt.w	403442 <_dtoa_r+0x242>
  403b68:	f040 8262 	bne.w	404030 <_dtoa_r+0xe30>
  403b6c:	4640      	mov	r0, r8
  403b6e:	2200      	movs	r2, #0
  403b70:	4b40      	ldr	r3, [pc, #256]	; (403c74 <_dtoa_r+0xa74>)
  403b72:	4649      	mov	r1, r9
  403b74:	f002 fa0a 	bl	405f8c <__aeabi_dmul>
  403b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403b7c:	f002 fc8c 	bl	406498 <__aeabi_dcmpge>
  403b80:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403b84:	4646      	mov	r6, r8
  403b86:	2800      	cmp	r0, #0
  403b88:	f000 808a 	beq.w	403ca0 <_dtoa_r+0xaa0>
  403b8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b8e:	9d07      	ldr	r5, [sp, #28]
  403b90:	43db      	mvns	r3, r3
  403b92:	9304      	str	r3, [sp, #16]
  403b94:	4641      	mov	r1, r8
  403b96:	4620      	mov	r0, r4
  403b98:	f001 f93a 	bl	404e10 <_Bfree>
  403b9c:	2e00      	cmp	r6, #0
  403b9e:	f47f ae2c 	bne.w	4037fa <_dtoa_r+0x5fa>
  403ba2:	e500      	b.n	4035a6 <_dtoa_r+0x3a6>
  403ba4:	4659      	mov	r1, fp
  403ba6:	4620      	mov	r0, r4
  403ba8:	f001 fa70 	bl	40508c <__pow5mult>
  403bac:	4683      	mov	fp, r0
  403bae:	e557      	b.n	403660 <_dtoa_r+0x460>
  403bb0:	9b02      	ldr	r3, [sp, #8]
  403bb2:	2b00      	cmp	r3, #0
  403bb4:	f47f ad66 	bne.w	403684 <_dtoa_r+0x484>
  403bb8:	9b03      	ldr	r3, [sp, #12]
  403bba:	f3c3 0313 	ubfx	r3, r3, #0, #20
  403bbe:	2b00      	cmp	r3, #0
  403bc0:	f47f ad94 	bne.w	4036ec <_dtoa_r+0x4ec>
  403bc4:	9b03      	ldr	r3, [sp, #12]
  403bc6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  403bca:	0d3f      	lsrs	r7, r7, #20
  403bcc:	053f      	lsls	r7, r7, #20
  403bce:	2f00      	cmp	r7, #0
  403bd0:	f000 821a 	beq.w	404008 <_dtoa_r+0xe08>
  403bd4:	9b05      	ldr	r3, [sp, #20]
  403bd6:	3301      	adds	r3, #1
  403bd8:	9305      	str	r3, [sp, #20]
  403bda:	f10a 0a01 	add.w	sl, sl, #1
  403bde:	f04f 0901 	mov.w	r9, #1
  403be2:	e585      	b.n	4036f0 <_dtoa_r+0x4f0>
  403be4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403be6:	2a00      	cmp	r2, #0
  403be8:	f000 81a5 	beq.w	403f36 <_dtoa_r+0xd36>
  403bec:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403bf0:	9f08      	ldr	r7, [sp, #32]
  403bf2:	9d05      	ldr	r5, [sp, #20]
  403bf4:	e4ff      	b.n	4035f6 <_dtoa_r+0x3f6>
  403bf6:	f001 f915 	bl	404e24 <__multadd>
  403bfa:	4657      	mov	r7, sl
  403bfc:	4606      	mov	r6, r0
  403bfe:	4681      	mov	r9, r0
  403c00:	e631      	b.n	403866 <_dtoa_r+0x666>
  403c02:	4601      	mov	r1, r0
  403c04:	4620      	mov	r0, r4
  403c06:	f8cd c008 	str.w	ip, [sp, #8]
  403c0a:	f001 f901 	bl	404e10 <_Bfree>
  403c0e:	2201      	movs	r2, #1
  403c10:	f8dd c008 	ldr.w	ip, [sp, #8]
  403c14:	e654      	b.n	4038c0 <_dtoa_r+0x6c0>
  403c16:	4658      	mov	r0, fp
  403c18:	4641      	mov	r1, r8
  403c1a:	f001 fadd 	bl	4051d8 <__mcmp>
  403c1e:	2800      	cmp	r0, #0
  403c20:	f6bf ad91 	bge.w	403746 <_dtoa_r+0x546>
  403c24:	9f04      	ldr	r7, [sp, #16]
  403c26:	4659      	mov	r1, fp
  403c28:	2300      	movs	r3, #0
  403c2a:	4620      	mov	r0, r4
  403c2c:	220a      	movs	r2, #10
  403c2e:	3f01      	subs	r7, #1
  403c30:	9704      	str	r7, [sp, #16]
  403c32:	f001 f8f7 	bl	404e24 <__multadd>
  403c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403c38:	4683      	mov	fp, r0
  403c3a:	2b00      	cmp	r3, #0
  403c3c:	f47f adf0 	bne.w	403820 <_dtoa_r+0x620>
  403c40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c42:	2b00      	cmp	r3, #0
  403c44:	f340 81f8 	ble.w	404038 <_dtoa_r+0xe38>
  403c48:	9306      	str	r3, [sp, #24]
  403c4a:	e583      	b.n	403754 <_dtoa_r+0x554>
  403c4c:	9807      	ldr	r0, [sp, #28]
  403c4e:	f7ff bb0b 	b.w	403268 <_dtoa_r+0x68>
  403c52:	9b02      	ldr	r3, [sp, #8]
  403c54:	2b00      	cmp	r3, #0
  403c56:	f47f ad49 	bne.w	4036ec <_dtoa_r+0x4ec>
  403c5a:	e7ad      	b.n	403bb8 <_dtoa_r+0x9b8>
  403c5c:	00407300 	.word	0x00407300
  403c60:	004073d8 	.word	0x004073d8
  403c64:	3ff00000 	.word	0x3ff00000
  403c68:	401c0000 	.word	0x401c0000
  403c6c:	3fe00000 	.word	0x3fe00000
  403c70:	40240000 	.word	0x40240000
  403c74:	40140000 	.word	0x40140000
  403c78:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403c7a:	2b02      	cmp	r3, #2
  403c7c:	f77f ad67 	ble.w	40374e <_dtoa_r+0x54e>
  403c80:	9b06      	ldr	r3, [sp, #24]
  403c82:	2b00      	cmp	r3, #0
  403c84:	d182      	bne.n	403b8c <_dtoa_r+0x98c>
  403c86:	4641      	mov	r1, r8
  403c88:	2205      	movs	r2, #5
  403c8a:	4620      	mov	r0, r4
  403c8c:	f001 f8ca 	bl	404e24 <__multadd>
  403c90:	4680      	mov	r8, r0
  403c92:	4641      	mov	r1, r8
  403c94:	4658      	mov	r0, fp
  403c96:	f001 fa9f 	bl	4051d8 <__mcmp>
  403c9a:	2800      	cmp	r0, #0
  403c9c:	f77f af76 	ble.w	403b8c <_dtoa_r+0x98c>
  403ca0:	9a04      	ldr	r2, [sp, #16]
  403ca2:	9907      	ldr	r1, [sp, #28]
  403ca4:	2331      	movs	r3, #49	; 0x31
  403ca6:	3201      	adds	r2, #1
  403ca8:	9204      	str	r2, [sp, #16]
  403caa:	700b      	strb	r3, [r1, #0]
  403cac:	1c4d      	adds	r5, r1, #1
  403cae:	e771      	b.n	403b94 <_dtoa_r+0x994>
  403cb0:	9a04      	ldr	r2, [sp, #16]
  403cb2:	3201      	adds	r2, #1
  403cb4:	9204      	str	r2, [sp, #16]
  403cb6:	9a07      	ldr	r2, [sp, #28]
  403cb8:	2331      	movs	r3, #49	; 0x31
  403cba:	7013      	strb	r3, [r2, #0]
  403cbc:	e58d      	b.n	4037da <_dtoa_r+0x5da>
  403cbe:	f8dd b008 	ldr.w	fp, [sp, #8]
  403cc2:	9c05      	ldr	r4, [sp, #20]
  403cc4:	e46f      	b.n	4035a6 <_dtoa_r+0x3a6>
  403cc6:	4640      	mov	r0, r8
  403cc8:	f002 f8fa 	bl	405ec0 <__aeabi_i2d>
  403ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403cd0:	f002 f95c 	bl	405f8c <__aeabi_dmul>
  403cd4:	2200      	movs	r2, #0
  403cd6:	4bbc      	ldr	r3, [pc, #752]	; (403fc8 <_dtoa_r+0xdc8>)
  403cd8:	f001 ffa6 	bl	405c28 <__adddf3>
  403cdc:	4606      	mov	r6, r0
  403cde:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ce6:	2200      	movs	r2, #0
  403ce8:	4bb8      	ldr	r3, [pc, #736]	; (403fcc <_dtoa_r+0xdcc>)
  403cea:	f001 ff9b 	bl	405c24 <__aeabi_dsub>
  403cee:	4632      	mov	r2, r6
  403cf0:	463b      	mov	r3, r7
  403cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403cf6:	f002 fbd9 	bl	4064ac <__aeabi_dcmpgt>
  403cfa:	4680      	mov	r8, r0
  403cfc:	2800      	cmp	r0, #0
  403cfe:	f040 80b3 	bne.w	403e68 <_dtoa_r+0xc68>
  403d02:	4632      	mov	r2, r6
  403d04:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  403d08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d0c:	f002 fbb0 	bl	406470 <__aeabi_dcmplt>
  403d10:	b130      	cbz	r0, 403d20 <_dtoa_r+0xb20>
  403d12:	4646      	mov	r6, r8
  403d14:	e73a      	b.n	403b8c <_dtoa_r+0x98c>
  403d16:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  403d1a:	f8dd b008 	ldr.w	fp, [sp, #8]
  403d1e:	4644      	mov	r4, r8
  403d20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403d24:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403d28:	f7ff bb7a 	b.w	403420 <_dtoa_r+0x220>
  403d2c:	4659      	mov	r1, fp
  403d2e:	9a08      	ldr	r2, [sp, #32]
  403d30:	4620      	mov	r0, r4
  403d32:	f001 f9ab 	bl	40508c <__pow5mult>
  403d36:	4683      	mov	fp, r0
  403d38:	e492      	b.n	403660 <_dtoa_r+0x460>
  403d3a:	9b08      	ldr	r3, [sp, #32]
  403d3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d3e:	9708      	str	r7, [sp, #32]
  403d40:	1afb      	subs	r3, r7, r3
  403d42:	441a      	add	r2, r3
  403d44:	920a      	str	r2, [sp, #40]	; 0x28
  403d46:	2700      	movs	r7, #0
  403d48:	e44f      	b.n	4035ea <_dtoa_r+0x3ea>
  403d4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403d4e:	f04f 0802 	mov.w	r8, #2
  403d52:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403d56:	e62a      	b.n	4039ae <_dtoa_r+0x7ae>
  403d58:	2601      	movs	r6, #1
  403d5a:	9621      	str	r6, [sp, #132]	; 0x84
  403d5c:	960c      	str	r6, [sp, #48]	; 0x30
  403d5e:	9606      	str	r6, [sp, #24]
  403d60:	2100      	movs	r1, #0
  403d62:	6461      	str	r1, [r4, #68]	; 0x44
  403d64:	e5f8      	b.n	403958 <_dtoa_r+0x758>
  403d66:	461e      	mov	r6, r3
  403d68:	e7fa      	b.n	403d60 <_dtoa_r+0xb60>
  403d6a:	2a00      	cmp	r2, #0
  403d6c:	dd15      	ble.n	403d9a <_dtoa_r+0xb9a>
  403d6e:	4659      	mov	r1, fp
  403d70:	2201      	movs	r2, #1
  403d72:	4620      	mov	r0, r4
  403d74:	f8cd c008 	str.w	ip, [sp, #8]
  403d78:	f001 f9d8 	bl	40512c <__lshift>
  403d7c:	4641      	mov	r1, r8
  403d7e:	4683      	mov	fp, r0
  403d80:	f001 fa2a 	bl	4051d8 <__mcmp>
  403d84:	2800      	cmp	r0, #0
  403d86:	f8dd c008 	ldr.w	ip, [sp, #8]
  403d8a:	f340 814a 	ble.w	404022 <_dtoa_r+0xe22>
  403d8e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403d92:	f000 8106 	beq.w	403fa2 <_dtoa_r+0xda2>
  403d96:	f10c 0c01 	add.w	ip, ip, #1
  403d9a:	46b2      	mov	sl, r6
  403d9c:	f887 c000 	strb.w	ip, [r7]
  403da0:	1c7d      	adds	r5, r7, #1
  403da2:	464e      	mov	r6, r9
  403da4:	e519      	b.n	4037da <_dtoa_r+0x5da>
  403da6:	d104      	bne.n	403db2 <_dtoa_r+0xbb2>
  403da8:	f01c 0f01 	tst.w	ip, #1
  403dac:	d001      	beq.n	403db2 <_dtoa_r+0xbb2>
  403dae:	e504      	b.n	4037ba <_dtoa_r+0x5ba>
  403db0:	4615      	mov	r5, r2
  403db2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403db6:	2b30      	cmp	r3, #48	; 0x30
  403db8:	f105 32ff 	add.w	r2, r5, #4294967295
  403dbc:	d0f8      	beq.n	403db0 <_dtoa_r+0xbb0>
  403dbe:	e50c      	b.n	4037da <_dtoa_r+0x5da>
  403dc0:	9b04      	ldr	r3, [sp, #16]
  403dc2:	425d      	negs	r5, r3
  403dc4:	2d00      	cmp	r5, #0
  403dc6:	f000 80bd 	beq.w	403f44 <_dtoa_r+0xd44>
  403dca:	4b81      	ldr	r3, [pc, #516]	; (403fd0 <_dtoa_r+0xdd0>)
  403dcc:	f005 020f 	and.w	r2, r5, #15
  403dd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dd8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403ddc:	f002 f8d6 	bl	405f8c <__aeabi_dmul>
  403de0:	112d      	asrs	r5, r5, #4
  403de2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403de6:	f000 812c 	beq.w	404042 <_dtoa_r+0xe42>
  403dea:	4e7a      	ldr	r6, [pc, #488]	; (403fd4 <_dtoa_r+0xdd4>)
  403dec:	f04f 0802 	mov.w	r8, #2
  403df0:	07eb      	lsls	r3, r5, #31
  403df2:	d505      	bpl.n	403e00 <_dtoa_r+0xc00>
  403df4:	e9d6 2300 	ldrd	r2, r3, [r6]
  403df8:	f108 0801 	add.w	r8, r8, #1
  403dfc:	f002 f8c6 	bl	405f8c <__aeabi_dmul>
  403e00:	106d      	asrs	r5, r5, #1
  403e02:	f106 0608 	add.w	r6, r6, #8
  403e06:	d1f3      	bne.n	403df0 <_dtoa_r+0xbf0>
  403e08:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e0c:	e5ea      	b.n	4039e4 <_dtoa_r+0x7e4>
  403e0e:	9a04      	ldr	r2, [sp, #16]
  403e10:	3201      	adds	r2, #1
  403e12:	9204      	str	r2, [sp, #16]
  403e14:	9a07      	ldr	r2, [sp, #28]
  403e16:	2330      	movs	r3, #48	; 0x30
  403e18:	7013      	strb	r3, [r2, #0]
  403e1a:	2331      	movs	r3, #49	; 0x31
  403e1c:	7013      	strb	r3, [r2, #0]
  403e1e:	f7ff bbc2 	b.w	4035a6 <_dtoa_r+0x3a6>
  403e22:	6871      	ldr	r1, [r6, #4]
  403e24:	4620      	mov	r0, r4
  403e26:	f000 ffcd 	bl	404dc4 <_Balloc>
  403e2a:	6933      	ldr	r3, [r6, #16]
  403e2c:	1c9a      	adds	r2, r3, #2
  403e2e:	4605      	mov	r5, r0
  403e30:	0092      	lsls	r2, r2, #2
  403e32:	f106 010c 	add.w	r1, r6, #12
  403e36:	300c      	adds	r0, #12
  403e38:	f000 fec2 	bl	404bc0 <memcpy>
  403e3c:	4620      	mov	r0, r4
  403e3e:	4629      	mov	r1, r5
  403e40:	2201      	movs	r2, #1
  403e42:	f001 f973 	bl	40512c <__lshift>
  403e46:	4681      	mov	r9, r0
  403e48:	e503      	b.n	403852 <_dtoa_r+0x652>
  403e4a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403e4e:	f000 80a8 	beq.w	403fa2 <_dtoa_r+0xda2>
  403e52:	f10c 0c01 	add.w	ip, ip, #1
  403e56:	46b2      	mov	sl, r6
  403e58:	f887 c000 	strb.w	ip, [r7]
  403e5c:	1c7d      	adds	r5, r7, #1
  403e5e:	464e      	mov	r6, r9
  403e60:	e4bb      	b.n	4037da <_dtoa_r+0x5da>
  403e62:	46b2      	mov	sl, r6
  403e64:	464e      	mov	r6, r9
  403e66:	e498      	b.n	40379a <_dtoa_r+0x59a>
  403e68:	f04f 0800 	mov.w	r8, #0
  403e6c:	4646      	mov	r6, r8
  403e6e:	e717      	b.n	403ca0 <_dtoa_r+0xaa0>
  403e70:	4957      	ldr	r1, [pc, #348]	; (403fd0 <_dtoa_r+0xdd0>)
  403e72:	f109 33ff 	add.w	r3, r9, #4294967295
  403e76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403e7a:	4632      	mov	r2, r6
  403e7c:	9313      	str	r3, [sp, #76]	; 0x4c
  403e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
  403e82:	463b      	mov	r3, r7
  403e84:	f002 f882 	bl	405f8c <__aeabi_dmul>
  403e88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403e8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403e90:	4639      	mov	r1, r7
  403e92:	4630      	mov	r0, r6
  403e94:	f002 fb14 	bl	4064c0 <__aeabi_d2iz>
  403e98:	4605      	mov	r5, r0
  403e9a:	f002 f811 	bl	405ec0 <__aeabi_i2d>
  403e9e:	4602      	mov	r2, r0
  403ea0:	460b      	mov	r3, r1
  403ea2:	4630      	mov	r0, r6
  403ea4:	4639      	mov	r1, r7
  403ea6:	f001 febd 	bl	405c24 <__aeabi_dsub>
  403eaa:	9a07      	ldr	r2, [sp, #28]
  403eac:	3530      	adds	r5, #48	; 0x30
  403eae:	f1b9 0f01 	cmp.w	r9, #1
  403eb2:	7015      	strb	r5, [r2, #0]
  403eb4:	4606      	mov	r6, r0
  403eb6:	460f      	mov	r7, r1
  403eb8:	f102 0501 	add.w	r5, r2, #1
  403ebc:	d023      	beq.n	403f06 <_dtoa_r+0xd06>
  403ebe:	9b07      	ldr	r3, [sp, #28]
  403ec0:	f8cd a008 	str.w	sl, [sp, #8]
  403ec4:	444b      	add	r3, r9
  403ec6:	465e      	mov	r6, fp
  403ec8:	469a      	mov	sl, r3
  403eca:	46ab      	mov	fp, r5
  403ecc:	2200      	movs	r2, #0
  403ece:	4b42      	ldr	r3, [pc, #264]	; (403fd8 <_dtoa_r+0xdd8>)
  403ed0:	f002 f85c 	bl	405f8c <__aeabi_dmul>
  403ed4:	4689      	mov	r9, r1
  403ed6:	4680      	mov	r8, r0
  403ed8:	f002 faf2 	bl	4064c0 <__aeabi_d2iz>
  403edc:	4607      	mov	r7, r0
  403ede:	f001 ffef 	bl	405ec0 <__aeabi_i2d>
  403ee2:	3730      	adds	r7, #48	; 0x30
  403ee4:	4602      	mov	r2, r0
  403ee6:	460b      	mov	r3, r1
  403ee8:	4640      	mov	r0, r8
  403eea:	4649      	mov	r1, r9
  403eec:	f001 fe9a 	bl	405c24 <__aeabi_dsub>
  403ef0:	f80b 7b01 	strb.w	r7, [fp], #1
  403ef4:	45d3      	cmp	fp, sl
  403ef6:	d1e9      	bne.n	403ecc <_dtoa_r+0xccc>
  403ef8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403efa:	f8dd a008 	ldr.w	sl, [sp, #8]
  403efe:	46b3      	mov	fp, r6
  403f00:	460f      	mov	r7, r1
  403f02:	4606      	mov	r6, r0
  403f04:	441d      	add	r5, r3
  403f06:	2200      	movs	r2, #0
  403f08:	4b34      	ldr	r3, [pc, #208]	; (403fdc <_dtoa_r+0xddc>)
  403f0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403f0e:	f001 fe8b 	bl	405c28 <__adddf3>
  403f12:	4632      	mov	r2, r6
  403f14:	463b      	mov	r3, r7
  403f16:	f002 faab 	bl	406470 <__aeabi_dcmplt>
  403f1a:	2800      	cmp	r0, #0
  403f1c:	d047      	beq.n	403fae <_dtoa_r+0xdae>
  403f1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f20:	9304      	str	r3, [sp, #16]
  403f22:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f26:	f7ff bb2c 	b.w	403582 <_dtoa_r+0x382>
  403f2a:	9b05      	ldr	r3, [sp, #20]
  403f2c:	9a06      	ldr	r2, [sp, #24]
  403f2e:	1a9d      	subs	r5, r3, r2
  403f30:	2300      	movs	r3, #0
  403f32:	f7ff bb60 	b.w	4035f6 <_dtoa_r+0x3f6>
  403f36:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403f38:	9f08      	ldr	r7, [sp, #32]
  403f3a:	9d05      	ldr	r5, [sp, #20]
  403f3c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403f40:	f7ff bb59 	b.w	4035f6 <_dtoa_r+0x3f6>
  403f44:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403f48:	f04f 0802 	mov.w	r8, #2
  403f4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403f50:	e548      	b.n	4039e4 <_dtoa_r+0x7e4>
  403f52:	9b06      	ldr	r3, [sp, #24]
  403f54:	2b00      	cmp	r3, #0
  403f56:	f43f aeb6 	beq.w	403cc6 <_dtoa_r+0xac6>
  403f5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  403f5c:	2d00      	cmp	r5, #0
  403f5e:	f77f aedf 	ble.w	403d20 <_dtoa_r+0xb20>
  403f62:	2200      	movs	r2, #0
  403f64:	4b1c      	ldr	r3, [pc, #112]	; (403fd8 <_dtoa_r+0xdd8>)
  403f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f6a:	f002 f80f 	bl	405f8c <__aeabi_dmul>
  403f6e:	4606      	mov	r6, r0
  403f70:	460f      	mov	r7, r1
  403f72:	f108 0001 	add.w	r0, r8, #1
  403f76:	e9cd 6702 	strd	r6, r7, [sp, #8]
  403f7a:	f001 ffa1 	bl	405ec0 <__aeabi_i2d>
  403f7e:	4602      	mov	r2, r0
  403f80:	460b      	mov	r3, r1
  403f82:	4630      	mov	r0, r6
  403f84:	4639      	mov	r1, r7
  403f86:	f002 f801 	bl	405f8c <__aeabi_dmul>
  403f8a:	4b0f      	ldr	r3, [pc, #60]	; (403fc8 <_dtoa_r+0xdc8>)
  403f8c:	2200      	movs	r2, #0
  403f8e:	f001 fe4b 	bl	405c28 <__adddf3>
  403f92:	9b04      	ldr	r3, [sp, #16]
  403f94:	3b01      	subs	r3, #1
  403f96:	4606      	mov	r6, r0
  403f98:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403f9c:	9312      	str	r3, [sp, #72]	; 0x48
  403f9e:	46a9      	mov	r9, r5
  403fa0:	e541      	b.n	403a26 <_dtoa_r+0x826>
  403fa2:	2239      	movs	r2, #57	; 0x39
  403fa4:	46b2      	mov	sl, r6
  403fa6:	703a      	strb	r2, [r7, #0]
  403fa8:	464e      	mov	r6, r9
  403faa:	1c7d      	adds	r5, r7, #1
  403fac:	e407      	b.n	4037be <_dtoa_r+0x5be>
  403fae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403fb2:	2000      	movs	r0, #0
  403fb4:	4909      	ldr	r1, [pc, #36]	; (403fdc <_dtoa_r+0xddc>)
  403fb6:	f001 fe35 	bl	405c24 <__aeabi_dsub>
  403fba:	4632      	mov	r2, r6
  403fbc:	463b      	mov	r3, r7
  403fbe:	f002 fa75 	bl	4064ac <__aeabi_dcmpgt>
  403fc2:	b970      	cbnz	r0, 403fe2 <_dtoa_r+0xde2>
  403fc4:	e6ac      	b.n	403d20 <_dtoa_r+0xb20>
  403fc6:	bf00      	nop
  403fc8:	401c0000 	.word	0x401c0000
  403fcc:	40140000 	.word	0x40140000
  403fd0:	00407300 	.word	0x00407300
  403fd4:	004073d8 	.word	0x004073d8
  403fd8:	40240000 	.word	0x40240000
  403fdc:	3fe00000 	.word	0x3fe00000
  403fe0:	4615      	mov	r5, r2
  403fe2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403fe6:	2b30      	cmp	r3, #48	; 0x30
  403fe8:	f105 32ff 	add.w	r2, r5, #4294967295
  403fec:	d0f8      	beq.n	403fe0 <_dtoa_r+0xde0>
  403fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403ff0:	9304      	str	r3, [sp, #16]
  403ff2:	f7ff bad8 	b.w	4035a6 <_dtoa_r+0x3a6>
  403ff6:	4643      	mov	r3, r8
  403ff8:	f8dd b008 	ldr.w	fp, [sp, #8]
  403ffc:	46a0      	mov	r8, r4
  403ffe:	461c      	mov	r4, r3
  404000:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404002:	9304      	str	r3, [sp, #16]
  404004:	f7ff babd 	b.w	403582 <_dtoa_r+0x382>
  404008:	46b9      	mov	r9, r7
  40400a:	f7ff bb71 	b.w	4036f0 <_dtoa_r+0x4f0>
  40400e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404012:	d0c6      	beq.n	403fa2 <_dtoa_r+0xda2>
  404014:	f1ba 0f00 	cmp.w	sl, #0
  404018:	f77f aebf 	ble.w	403d9a <_dtoa_r+0xb9a>
  40401c:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  404020:	e6bb      	b.n	403d9a <_dtoa_r+0xb9a>
  404022:	f47f aeba 	bne.w	403d9a <_dtoa_r+0xb9a>
  404026:	f01c 0f01 	tst.w	ip, #1
  40402a:	f43f aeb6 	beq.w	403d9a <_dtoa_r+0xb9a>
  40402e:	e6ae      	b.n	403d8e <_dtoa_r+0xb8e>
  404030:	f04f 0800 	mov.w	r8, #0
  404034:	4646      	mov	r6, r8
  404036:	e5a9      	b.n	403b8c <_dtoa_r+0x98c>
  404038:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40403a:	2b02      	cmp	r3, #2
  40403c:	dc04      	bgt.n	404048 <_dtoa_r+0xe48>
  40403e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404040:	e602      	b.n	403c48 <_dtoa_r+0xa48>
  404042:	f04f 0802 	mov.w	r8, #2
  404046:	e4cd      	b.n	4039e4 <_dtoa_r+0x7e4>
  404048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40404a:	9306      	str	r3, [sp, #24]
  40404c:	e618      	b.n	403c80 <_dtoa_r+0xa80>
  40404e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404050:	2b02      	cmp	r3, #2
  404052:	dcf9      	bgt.n	404048 <_dtoa_r+0xe48>
  404054:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404056:	f7ff bbee 	b.w	403836 <_dtoa_r+0x636>
  40405a:	2500      	movs	r5, #0
  40405c:	6465      	str	r5, [r4, #68]	; 0x44
  40405e:	4629      	mov	r1, r5
  404060:	4620      	mov	r0, r4
  404062:	f000 feaf 	bl	404dc4 <_Balloc>
  404066:	f04f 33ff 	mov.w	r3, #4294967295
  40406a:	9306      	str	r3, [sp, #24]
  40406c:	930c      	str	r3, [sp, #48]	; 0x30
  40406e:	2301      	movs	r3, #1
  404070:	9007      	str	r0, [sp, #28]
  404072:	9521      	str	r5, [sp, #132]	; 0x84
  404074:	6420      	str	r0, [r4, #64]	; 0x40
  404076:	9309      	str	r3, [sp, #36]	; 0x24
  404078:	f7ff b9d2 	b.w	403420 <_dtoa_r+0x220>
  40407c:	f43f ab4d 	beq.w	40371a <_dtoa_r+0x51a>
  404080:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404084:	f7ff bb44 	b.w	403710 <_dtoa_r+0x510>
  404088:	2301      	movs	r3, #1
  40408a:	9309      	str	r3, [sp, #36]	; 0x24
  40408c:	e559      	b.n	403b42 <_dtoa_r+0x942>
  40408e:	2501      	movs	r5, #1
  404090:	f7ff b990 	b.w	4033b4 <_dtoa_r+0x1b4>

00404094 <__sflush_r>:
  404094:	898b      	ldrh	r3, [r1, #12]
  404096:	b29a      	uxth	r2, r3
  404098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40409c:	460d      	mov	r5, r1
  40409e:	0711      	lsls	r1, r2, #28
  4040a0:	4680      	mov	r8, r0
  4040a2:	d43c      	bmi.n	40411e <__sflush_r+0x8a>
  4040a4:	686a      	ldr	r2, [r5, #4]
  4040a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4040aa:	2a00      	cmp	r2, #0
  4040ac:	81ab      	strh	r3, [r5, #12]
  4040ae:	dd65      	ble.n	40417c <__sflush_r+0xe8>
  4040b0:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4040b2:	2e00      	cmp	r6, #0
  4040b4:	d04b      	beq.n	40414e <__sflush_r+0xba>
  4040b6:	b29b      	uxth	r3, r3
  4040b8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4040bc:	2100      	movs	r1, #0
  4040be:	b292      	uxth	r2, r2
  4040c0:	f8d8 4000 	ldr.w	r4, [r8]
  4040c4:	f8c8 1000 	str.w	r1, [r8]
  4040c8:	2a00      	cmp	r2, #0
  4040ca:	d05b      	beq.n	404184 <__sflush_r+0xf0>
  4040cc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4040ce:	075f      	lsls	r7, r3, #29
  4040d0:	d505      	bpl.n	4040de <__sflush_r+0x4a>
  4040d2:	6869      	ldr	r1, [r5, #4]
  4040d4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4040d6:	1a52      	subs	r2, r2, r1
  4040d8:	b10b      	cbz	r3, 4040de <__sflush_r+0x4a>
  4040da:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4040dc:	1ad2      	subs	r2, r2, r3
  4040de:	4640      	mov	r0, r8
  4040e0:	69e9      	ldr	r1, [r5, #28]
  4040e2:	2300      	movs	r3, #0
  4040e4:	47b0      	blx	r6
  4040e6:	1c46      	adds	r6, r0, #1
  4040e8:	d056      	beq.n	404198 <__sflush_r+0x104>
  4040ea:	89ab      	ldrh	r3, [r5, #12]
  4040ec:	692a      	ldr	r2, [r5, #16]
  4040ee:	602a      	str	r2, [r5, #0]
  4040f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4040f4:	b29b      	uxth	r3, r3
  4040f6:	2200      	movs	r2, #0
  4040f8:	606a      	str	r2, [r5, #4]
  4040fa:	04da      	lsls	r2, r3, #19
  4040fc:	81ab      	strh	r3, [r5, #12]
  4040fe:	d43b      	bmi.n	404178 <__sflush_r+0xe4>
  404100:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404102:	f8c8 4000 	str.w	r4, [r8]
  404106:	b311      	cbz	r1, 40414e <__sflush_r+0xba>
  404108:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40410c:	4299      	cmp	r1, r3
  40410e:	d002      	beq.n	404116 <__sflush_r+0x82>
  404110:	4640      	mov	r0, r8
  404112:	f000 f96b 	bl	4043ec <_free_r>
  404116:	2000      	movs	r0, #0
  404118:	6328      	str	r0, [r5, #48]	; 0x30
  40411a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40411e:	692e      	ldr	r6, [r5, #16]
  404120:	b1ae      	cbz	r6, 40414e <__sflush_r+0xba>
  404122:	682c      	ldr	r4, [r5, #0]
  404124:	602e      	str	r6, [r5, #0]
  404126:	0791      	lsls	r1, r2, #30
  404128:	bf0c      	ite	eq
  40412a:	696b      	ldreq	r3, [r5, #20]
  40412c:	2300      	movne	r3, #0
  40412e:	1ba4      	subs	r4, r4, r6
  404130:	60ab      	str	r3, [r5, #8]
  404132:	e00a      	b.n	40414a <__sflush_r+0xb6>
  404134:	4632      	mov	r2, r6
  404136:	4623      	mov	r3, r4
  404138:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40413a:	69e9      	ldr	r1, [r5, #28]
  40413c:	4640      	mov	r0, r8
  40413e:	47b8      	blx	r7
  404140:	2800      	cmp	r0, #0
  404142:	eba4 0400 	sub.w	r4, r4, r0
  404146:	4406      	add	r6, r0
  404148:	dd04      	ble.n	404154 <__sflush_r+0xc0>
  40414a:	2c00      	cmp	r4, #0
  40414c:	dcf2      	bgt.n	404134 <__sflush_r+0xa0>
  40414e:	2000      	movs	r0, #0
  404150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404154:	89ab      	ldrh	r3, [r5, #12]
  404156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40415a:	81ab      	strh	r3, [r5, #12]
  40415c:	f04f 30ff 	mov.w	r0, #4294967295
  404160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404164:	89ab      	ldrh	r3, [r5, #12]
  404166:	692a      	ldr	r2, [r5, #16]
  404168:	6069      	str	r1, [r5, #4]
  40416a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40416e:	b29b      	uxth	r3, r3
  404170:	81ab      	strh	r3, [r5, #12]
  404172:	04db      	lsls	r3, r3, #19
  404174:	602a      	str	r2, [r5, #0]
  404176:	d5c3      	bpl.n	404100 <__sflush_r+0x6c>
  404178:	6528      	str	r0, [r5, #80]	; 0x50
  40417a:	e7c1      	b.n	404100 <__sflush_r+0x6c>
  40417c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40417e:	2a00      	cmp	r2, #0
  404180:	dc96      	bgt.n	4040b0 <__sflush_r+0x1c>
  404182:	e7e4      	b.n	40414e <__sflush_r+0xba>
  404184:	2301      	movs	r3, #1
  404186:	4640      	mov	r0, r8
  404188:	69e9      	ldr	r1, [r5, #28]
  40418a:	47b0      	blx	r6
  40418c:	1c43      	adds	r3, r0, #1
  40418e:	4602      	mov	r2, r0
  404190:	d019      	beq.n	4041c6 <__sflush_r+0x132>
  404192:	89ab      	ldrh	r3, [r5, #12]
  404194:	6aae      	ldr	r6, [r5, #40]	; 0x28
  404196:	e79a      	b.n	4040ce <__sflush_r+0x3a>
  404198:	f8d8 1000 	ldr.w	r1, [r8]
  40419c:	2900      	cmp	r1, #0
  40419e:	d0e1      	beq.n	404164 <__sflush_r+0xd0>
  4041a0:	291d      	cmp	r1, #29
  4041a2:	d007      	beq.n	4041b4 <__sflush_r+0x120>
  4041a4:	2916      	cmp	r1, #22
  4041a6:	d005      	beq.n	4041b4 <__sflush_r+0x120>
  4041a8:	89ab      	ldrh	r3, [r5, #12]
  4041aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4041ae:	81ab      	strh	r3, [r5, #12]
  4041b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041b4:	89ab      	ldrh	r3, [r5, #12]
  4041b6:	692a      	ldr	r2, [r5, #16]
  4041b8:	602a      	str	r2, [r5, #0]
  4041ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4041be:	2200      	movs	r2, #0
  4041c0:	81ab      	strh	r3, [r5, #12]
  4041c2:	606a      	str	r2, [r5, #4]
  4041c4:	e79c      	b.n	404100 <__sflush_r+0x6c>
  4041c6:	f8d8 3000 	ldr.w	r3, [r8]
  4041ca:	2b00      	cmp	r3, #0
  4041cc:	d0e1      	beq.n	404192 <__sflush_r+0xfe>
  4041ce:	2b1d      	cmp	r3, #29
  4041d0:	d007      	beq.n	4041e2 <__sflush_r+0x14e>
  4041d2:	2b16      	cmp	r3, #22
  4041d4:	d005      	beq.n	4041e2 <__sflush_r+0x14e>
  4041d6:	89ab      	ldrh	r3, [r5, #12]
  4041d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4041dc:	81ab      	strh	r3, [r5, #12]
  4041de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041e2:	f8c8 4000 	str.w	r4, [r8]
  4041e6:	e7b2      	b.n	40414e <__sflush_r+0xba>

004041e8 <_fflush_r>:
  4041e8:	b510      	push	{r4, lr}
  4041ea:	4604      	mov	r4, r0
  4041ec:	b082      	sub	sp, #8
  4041ee:	b108      	cbz	r0, 4041f4 <_fflush_r+0xc>
  4041f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4041f2:	b153      	cbz	r3, 40420a <_fflush_r+0x22>
  4041f4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4041f8:	b908      	cbnz	r0, 4041fe <_fflush_r+0x16>
  4041fa:	b002      	add	sp, #8
  4041fc:	bd10      	pop	{r4, pc}
  4041fe:	4620      	mov	r0, r4
  404200:	b002      	add	sp, #8
  404202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404206:	f7ff bf45 	b.w	404094 <__sflush_r>
  40420a:	9101      	str	r1, [sp, #4]
  40420c:	f000 f880 	bl	404310 <__sinit>
  404210:	9901      	ldr	r1, [sp, #4]
  404212:	e7ef      	b.n	4041f4 <_fflush_r+0xc>

00404214 <_cleanup_r>:
  404214:	4901      	ldr	r1, [pc, #4]	; (40421c <_cleanup_r+0x8>)
  404216:	f000 b9c1 	b.w	40459c <_fwalk_reent>
  40421a:	bf00      	nop
  40421c:	00405b49 	.word	0x00405b49

00404220 <__sinit.part.1>:
  404220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404224:	4b35      	ldr	r3, [pc, #212]	; (4042fc <__sinit.part.1+0xdc>)
  404226:	6845      	ldr	r5, [r0, #4]
  404228:	63c3      	str	r3, [r0, #60]	; 0x3c
  40422a:	2400      	movs	r4, #0
  40422c:	4607      	mov	r7, r0
  40422e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  404232:	2304      	movs	r3, #4
  404234:	2103      	movs	r1, #3
  404236:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40423a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40423e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404242:	b083      	sub	sp, #12
  404244:	602c      	str	r4, [r5, #0]
  404246:	606c      	str	r4, [r5, #4]
  404248:	60ac      	str	r4, [r5, #8]
  40424a:	666c      	str	r4, [r5, #100]	; 0x64
  40424c:	81ec      	strh	r4, [r5, #14]
  40424e:	612c      	str	r4, [r5, #16]
  404250:	616c      	str	r4, [r5, #20]
  404252:	61ac      	str	r4, [r5, #24]
  404254:	81ab      	strh	r3, [r5, #12]
  404256:	4621      	mov	r1, r4
  404258:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40425c:	2208      	movs	r2, #8
  40425e:	f7fd fbc5 	bl	4019ec <memset>
  404262:	68be      	ldr	r6, [r7, #8]
  404264:	f8df b098 	ldr.w	fp, [pc, #152]	; 404300 <__sinit.part.1+0xe0>
  404268:	f8df a098 	ldr.w	sl, [pc, #152]	; 404304 <__sinit.part.1+0xe4>
  40426c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404308 <__sinit.part.1+0xe8>
  404270:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40430c <__sinit.part.1+0xec>
  404274:	f8c5 b020 	str.w	fp, [r5, #32]
  404278:	2301      	movs	r3, #1
  40427a:	2209      	movs	r2, #9
  40427c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404280:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404284:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404288:	61ed      	str	r5, [r5, #28]
  40428a:	4621      	mov	r1, r4
  40428c:	81f3      	strh	r3, [r6, #14]
  40428e:	81b2      	strh	r2, [r6, #12]
  404290:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  404294:	6034      	str	r4, [r6, #0]
  404296:	6074      	str	r4, [r6, #4]
  404298:	60b4      	str	r4, [r6, #8]
  40429a:	6674      	str	r4, [r6, #100]	; 0x64
  40429c:	6134      	str	r4, [r6, #16]
  40429e:	6174      	str	r4, [r6, #20]
  4042a0:	61b4      	str	r4, [r6, #24]
  4042a2:	2208      	movs	r2, #8
  4042a4:	9301      	str	r3, [sp, #4]
  4042a6:	f7fd fba1 	bl	4019ec <memset>
  4042aa:	68fd      	ldr	r5, [r7, #12]
  4042ac:	61f6      	str	r6, [r6, #28]
  4042ae:	2012      	movs	r0, #18
  4042b0:	2202      	movs	r2, #2
  4042b2:	f8c6 b020 	str.w	fp, [r6, #32]
  4042b6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4042ba:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4042be:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4042c2:	4621      	mov	r1, r4
  4042c4:	81a8      	strh	r0, [r5, #12]
  4042c6:	81ea      	strh	r2, [r5, #14]
  4042c8:	602c      	str	r4, [r5, #0]
  4042ca:	606c      	str	r4, [r5, #4]
  4042cc:	60ac      	str	r4, [r5, #8]
  4042ce:	666c      	str	r4, [r5, #100]	; 0x64
  4042d0:	612c      	str	r4, [r5, #16]
  4042d2:	616c      	str	r4, [r5, #20]
  4042d4:	61ac      	str	r4, [r5, #24]
  4042d6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4042da:	2208      	movs	r2, #8
  4042dc:	f7fd fb86 	bl	4019ec <memset>
  4042e0:	9b01      	ldr	r3, [sp, #4]
  4042e2:	61ed      	str	r5, [r5, #28]
  4042e4:	f8c5 b020 	str.w	fp, [r5, #32]
  4042e8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4042ec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4042f0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4042f4:	63bb      	str	r3, [r7, #56]	; 0x38
  4042f6:	b003      	add	sp, #12
  4042f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042fc:	00404215 	.word	0x00404215
  404300:	00405815 	.word	0x00405815
  404304:	00405839 	.word	0x00405839
  404308:	00405871 	.word	0x00405871
  40430c:	00405891 	.word	0x00405891

00404310 <__sinit>:
  404310:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404312:	b103      	cbz	r3, 404316 <__sinit+0x6>
  404314:	4770      	bx	lr
  404316:	f7ff bf83 	b.w	404220 <__sinit.part.1>
  40431a:	bf00      	nop

0040431c <__sfp_lock_acquire>:
  40431c:	4770      	bx	lr
  40431e:	bf00      	nop

00404320 <__sfp_lock_release>:
  404320:	4770      	bx	lr
  404322:	bf00      	nop

00404324 <__libc_fini_array>:
  404324:	b538      	push	{r3, r4, r5, lr}
  404326:	4b08      	ldr	r3, [pc, #32]	; (404348 <__libc_fini_array+0x24>)
  404328:	4d08      	ldr	r5, [pc, #32]	; (40434c <__libc_fini_array+0x28>)
  40432a:	1aed      	subs	r5, r5, r3
  40432c:	10ac      	asrs	r4, r5, #2
  40432e:	bf18      	it	ne
  404330:	18ed      	addne	r5, r5, r3
  404332:	d005      	beq.n	404340 <__libc_fini_array+0x1c>
  404334:	3c01      	subs	r4, #1
  404336:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40433a:	4798      	blx	r3
  40433c:	2c00      	cmp	r4, #0
  40433e:	d1f9      	bne.n	404334 <__libc_fini_array+0x10>
  404340:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404344:	f003 b866 	b.w	407414 <_fini>
  404348:	00407420 	.word	0x00407420
  40434c:	00407424 	.word	0x00407424

00404350 <_malloc_trim_r>:
  404350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404352:	4f23      	ldr	r7, [pc, #140]	; (4043e0 <_malloc_trim_r+0x90>)
  404354:	460c      	mov	r4, r1
  404356:	4606      	mov	r6, r0
  404358:	f000 fd30 	bl	404dbc <__malloc_lock>
  40435c:	68bb      	ldr	r3, [r7, #8]
  40435e:	685d      	ldr	r5, [r3, #4]
  404360:	f025 0503 	bic.w	r5, r5, #3
  404364:	1b29      	subs	r1, r5, r4
  404366:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40436a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40436e:	f021 010f 	bic.w	r1, r1, #15
  404372:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404376:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40437a:	db07      	blt.n	40438c <_malloc_trim_r+0x3c>
  40437c:	4630      	mov	r0, r6
  40437e:	2100      	movs	r1, #0
  404380:	f001 fa36 	bl	4057f0 <_sbrk_r>
  404384:	68bb      	ldr	r3, [r7, #8]
  404386:	442b      	add	r3, r5
  404388:	4298      	cmp	r0, r3
  40438a:	d004      	beq.n	404396 <_malloc_trim_r+0x46>
  40438c:	4630      	mov	r0, r6
  40438e:	f000 fd17 	bl	404dc0 <__malloc_unlock>
  404392:	2000      	movs	r0, #0
  404394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404396:	4630      	mov	r0, r6
  404398:	4261      	negs	r1, r4
  40439a:	f001 fa29 	bl	4057f0 <_sbrk_r>
  40439e:	3001      	adds	r0, #1
  4043a0:	d00d      	beq.n	4043be <_malloc_trim_r+0x6e>
  4043a2:	4b10      	ldr	r3, [pc, #64]	; (4043e4 <_malloc_trim_r+0x94>)
  4043a4:	68ba      	ldr	r2, [r7, #8]
  4043a6:	6819      	ldr	r1, [r3, #0]
  4043a8:	1b2d      	subs	r5, r5, r4
  4043aa:	f045 0501 	orr.w	r5, r5, #1
  4043ae:	4630      	mov	r0, r6
  4043b0:	1b09      	subs	r1, r1, r4
  4043b2:	6055      	str	r5, [r2, #4]
  4043b4:	6019      	str	r1, [r3, #0]
  4043b6:	f000 fd03 	bl	404dc0 <__malloc_unlock>
  4043ba:	2001      	movs	r0, #1
  4043bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043be:	4630      	mov	r0, r6
  4043c0:	2100      	movs	r1, #0
  4043c2:	f001 fa15 	bl	4057f0 <_sbrk_r>
  4043c6:	68ba      	ldr	r2, [r7, #8]
  4043c8:	1a83      	subs	r3, r0, r2
  4043ca:	2b0f      	cmp	r3, #15
  4043cc:	ddde      	ble.n	40438c <_malloc_trim_r+0x3c>
  4043ce:	4c06      	ldr	r4, [pc, #24]	; (4043e8 <_malloc_trim_r+0x98>)
  4043d0:	4904      	ldr	r1, [pc, #16]	; (4043e4 <_malloc_trim_r+0x94>)
  4043d2:	6824      	ldr	r4, [r4, #0]
  4043d4:	f043 0301 	orr.w	r3, r3, #1
  4043d8:	1b00      	subs	r0, r0, r4
  4043da:	6053      	str	r3, [r2, #4]
  4043dc:	6008      	str	r0, [r1, #0]
  4043de:	e7d5      	b.n	40438c <_malloc_trim_r+0x3c>
  4043e0:	2000047c 	.word	0x2000047c
  4043e4:	20000cfc 	.word	0x20000cfc
  4043e8:	20000888 	.word	0x20000888

004043ec <_free_r>:
  4043ec:	2900      	cmp	r1, #0
  4043ee:	d04e      	beq.n	40448e <_free_r+0xa2>
  4043f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4043f4:	460c      	mov	r4, r1
  4043f6:	4680      	mov	r8, r0
  4043f8:	f000 fce0 	bl	404dbc <__malloc_lock>
  4043fc:	f854 7c04 	ldr.w	r7, [r4, #-4]
  404400:	4962      	ldr	r1, [pc, #392]	; (40458c <_free_r+0x1a0>)
  404402:	f027 0201 	bic.w	r2, r7, #1
  404406:	f1a4 0508 	sub.w	r5, r4, #8
  40440a:	18ab      	adds	r3, r5, r2
  40440c:	688e      	ldr	r6, [r1, #8]
  40440e:	6858      	ldr	r0, [r3, #4]
  404410:	429e      	cmp	r6, r3
  404412:	f020 0003 	bic.w	r0, r0, #3
  404416:	d05a      	beq.n	4044ce <_free_r+0xe2>
  404418:	07fe      	lsls	r6, r7, #31
  40441a:	6058      	str	r0, [r3, #4]
  40441c:	d40b      	bmi.n	404436 <_free_r+0x4a>
  40441e:	f854 7c08 	ldr.w	r7, [r4, #-8]
  404422:	1bed      	subs	r5, r5, r7
  404424:	f101 0e08 	add.w	lr, r1, #8
  404428:	68ac      	ldr	r4, [r5, #8]
  40442a:	4574      	cmp	r4, lr
  40442c:	443a      	add	r2, r7
  40442e:	d067      	beq.n	404500 <_free_r+0x114>
  404430:	68ef      	ldr	r7, [r5, #12]
  404432:	60e7      	str	r7, [r4, #12]
  404434:	60bc      	str	r4, [r7, #8]
  404436:	181c      	adds	r4, r3, r0
  404438:	6864      	ldr	r4, [r4, #4]
  40443a:	07e4      	lsls	r4, r4, #31
  40443c:	d40c      	bmi.n	404458 <_free_r+0x6c>
  40443e:	4f54      	ldr	r7, [pc, #336]	; (404590 <_free_r+0x1a4>)
  404440:	689c      	ldr	r4, [r3, #8]
  404442:	42bc      	cmp	r4, r7
  404444:	4402      	add	r2, r0
  404446:	d07c      	beq.n	404542 <_free_r+0x156>
  404448:	68d8      	ldr	r0, [r3, #12]
  40444a:	60e0      	str	r0, [r4, #12]
  40444c:	f042 0301 	orr.w	r3, r2, #1
  404450:	6084      	str	r4, [r0, #8]
  404452:	606b      	str	r3, [r5, #4]
  404454:	50aa      	str	r2, [r5, r2]
  404456:	e003      	b.n	404460 <_free_r+0x74>
  404458:	f042 0301 	orr.w	r3, r2, #1
  40445c:	606b      	str	r3, [r5, #4]
  40445e:	50aa      	str	r2, [r5, r2]
  404460:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404464:	d214      	bcs.n	404490 <_free_r+0xa4>
  404466:	08d2      	lsrs	r2, r2, #3
  404468:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40446c:	6848      	ldr	r0, [r1, #4]
  40446e:	689f      	ldr	r7, [r3, #8]
  404470:	60af      	str	r7, [r5, #8]
  404472:	1092      	asrs	r2, r2, #2
  404474:	2401      	movs	r4, #1
  404476:	fa04 f202 	lsl.w	r2, r4, r2
  40447a:	4310      	orrs	r0, r2
  40447c:	60eb      	str	r3, [r5, #12]
  40447e:	6048      	str	r0, [r1, #4]
  404480:	609d      	str	r5, [r3, #8]
  404482:	60fd      	str	r5, [r7, #12]
  404484:	4640      	mov	r0, r8
  404486:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40448a:	f000 bc99 	b.w	404dc0 <__malloc_unlock>
  40448e:	4770      	bx	lr
  404490:	0a53      	lsrs	r3, r2, #9
  404492:	2b04      	cmp	r3, #4
  404494:	d847      	bhi.n	404526 <_free_r+0x13a>
  404496:	0993      	lsrs	r3, r2, #6
  404498:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40449c:	0060      	lsls	r0, r4, #1
  40449e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  4044a2:	493a      	ldr	r1, [pc, #232]	; (40458c <_free_r+0x1a0>)
  4044a4:	6883      	ldr	r3, [r0, #8]
  4044a6:	4283      	cmp	r3, r0
  4044a8:	d043      	beq.n	404532 <_free_r+0x146>
  4044aa:	6859      	ldr	r1, [r3, #4]
  4044ac:	f021 0103 	bic.w	r1, r1, #3
  4044b0:	4291      	cmp	r1, r2
  4044b2:	d902      	bls.n	4044ba <_free_r+0xce>
  4044b4:	689b      	ldr	r3, [r3, #8]
  4044b6:	4298      	cmp	r0, r3
  4044b8:	d1f7      	bne.n	4044aa <_free_r+0xbe>
  4044ba:	68da      	ldr	r2, [r3, #12]
  4044bc:	60ea      	str	r2, [r5, #12]
  4044be:	60ab      	str	r3, [r5, #8]
  4044c0:	4640      	mov	r0, r8
  4044c2:	6095      	str	r5, [r2, #8]
  4044c4:	60dd      	str	r5, [r3, #12]
  4044c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4044ca:	f000 bc79 	b.w	404dc0 <__malloc_unlock>
  4044ce:	07ff      	lsls	r7, r7, #31
  4044d0:	4402      	add	r2, r0
  4044d2:	d407      	bmi.n	4044e4 <_free_r+0xf8>
  4044d4:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4044d8:	1aed      	subs	r5, r5, r3
  4044da:	441a      	add	r2, r3
  4044dc:	68a8      	ldr	r0, [r5, #8]
  4044de:	68eb      	ldr	r3, [r5, #12]
  4044e0:	60c3      	str	r3, [r0, #12]
  4044e2:	6098      	str	r0, [r3, #8]
  4044e4:	4b2b      	ldr	r3, [pc, #172]	; (404594 <_free_r+0x1a8>)
  4044e6:	681b      	ldr	r3, [r3, #0]
  4044e8:	f042 0001 	orr.w	r0, r2, #1
  4044ec:	429a      	cmp	r2, r3
  4044ee:	6068      	str	r0, [r5, #4]
  4044f0:	608d      	str	r5, [r1, #8]
  4044f2:	d3c7      	bcc.n	404484 <_free_r+0x98>
  4044f4:	4b28      	ldr	r3, [pc, #160]	; (404598 <_free_r+0x1ac>)
  4044f6:	4640      	mov	r0, r8
  4044f8:	6819      	ldr	r1, [r3, #0]
  4044fa:	f7ff ff29 	bl	404350 <_malloc_trim_r>
  4044fe:	e7c1      	b.n	404484 <_free_r+0x98>
  404500:	1819      	adds	r1, r3, r0
  404502:	6849      	ldr	r1, [r1, #4]
  404504:	07c9      	lsls	r1, r1, #31
  404506:	d409      	bmi.n	40451c <_free_r+0x130>
  404508:	68d9      	ldr	r1, [r3, #12]
  40450a:	689b      	ldr	r3, [r3, #8]
  40450c:	4402      	add	r2, r0
  40450e:	f042 0001 	orr.w	r0, r2, #1
  404512:	60d9      	str	r1, [r3, #12]
  404514:	608b      	str	r3, [r1, #8]
  404516:	6068      	str	r0, [r5, #4]
  404518:	50aa      	str	r2, [r5, r2]
  40451a:	e7b3      	b.n	404484 <_free_r+0x98>
  40451c:	f042 0301 	orr.w	r3, r2, #1
  404520:	606b      	str	r3, [r5, #4]
  404522:	50aa      	str	r2, [r5, r2]
  404524:	e7ae      	b.n	404484 <_free_r+0x98>
  404526:	2b14      	cmp	r3, #20
  404528:	d814      	bhi.n	404554 <_free_r+0x168>
  40452a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40452e:	0060      	lsls	r0, r4, #1
  404530:	e7b5      	b.n	40449e <_free_r+0xb2>
  404532:	684a      	ldr	r2, [r1, #4]
  404534:	10a4      	asrs	r4, r4, #2
  404536:	2001      	movs	r0, #1
  404538:	40a0      	lsls	r0, r4
  40453a:	4302      	orrs	r2, r0
  40453c:	604a      	str	r2, [r1, #4]
  40453e:	461a      	mov	r2, r3
  404540:	e7bc      	b.n	4044bc <_free_r+0xd0>
  404542:	f042 0301 	orr.w	r3, r2, #1
  404546:	614d      	str	r5, [r1, #20]
  404548:	610d      	str	r5, [r1, #16]
  40454a:	60ec      	str	r4, [r5, #12]
  40454c:	60ac      	str	r4, [r5, #8]
  40454e:	606b      	str	r3, [r5, #4]
  404550:	50aa      	str	r2, [r5, r2]
  404552:	e797      	b.n	404484 <_free_r+0x98>
  404554:	2b54      	cmp	r3, #84	; 0x54
  404556:	d804      	bhi.n	404562 <_free_r+0x176>
  404558:	0b13      	lsrs	r3, r2, #12
  40455a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40455e:	0060      	lsls	r0, r4, #1
  404560:	e79d      	b.n	40449e <_free_r+0xb2>
  404562:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404566:	d804      	bhi.n	404572 <_free_r+0x186>
  404568:	0bd3      	lsrs	r3, r2, #15
  40456a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40456e:	0060      	lsls	r0, r4, #1
  404570:	e795      	b.n	40449e <_free_r+0xb2>
  404572:	f240 5054 	movw	r0, #1364	; 0x554
  404576:	4283      	cmp	r3, r0
  404578:	d804      	bhi.n	404584 <_free_r+0x198>
  40457a:	0c93      	lsrs	r3, r2, #18
  40457c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  404580:	0060      	lsls	r0, r4, #1
  404582:	e78c      	b.n	40449e <_free_r+0xb2>
  404584:	20fc      	movs	r0, #252	; 0xfc
  404586:	247e      	movs	r4, #126	; 0x7e
  404588:	e789      	b.n	40449e <_free_r+0xb2>
  40458a:	bf00      	nop
  40458c:	2000047c 	.word	0x2000047c
  404590:	20000484 	.word	0x20000484
  404594:	20000884 	.word	0x20000884
  404598:	20000cf8 	.word	0x20000cf8

0040459c <_fwalk_reent>:
  40459c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4045a0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4045a4:	d01f      	beq.n	4045e6 <_fwalk_reent+0x4a>
  4045a6:	4688      	mov	r8, r1
  4045a8:	4606      	mov	r6, r0
  4045aa:	f04f 0900 	mov.w	r9, #0
  4045ae:	687d      	ldr	r5, [r7, #4]
  4045b0:	68bc      	ldr	r4, [r7, #8]
  4045b2:	3d01      	subs	r5, #1
  4045b4:	d411      	bmi.n	4045da <_fwalk_reent+0x3e>
  4045b6:	89a3      	ldrh	r3, [r4, #12]
  4045b8:	2b01      	cmp	r3, #1
  4045ba:	f105 35ff 	add.w	r5, r5, #4294967295
  4045be:	d908      	bls.n	4045d2 <_fwalk_reent+0x36>
  4045c0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4045c4:	3301      	adds	r3, #1
  4045c6:	4621      	mov	r1, r4
  4045c8:	4630      	mov	r0, r6
  4045ca:	d002      	beq.n	4045d2 <_fwalk_reent+0x36>
  4045cc:	47c0      	blx	r8
  4045ce:	ea49 0900 	orr.w	r9, r9, r0
  4045d2:	1c6b      	adds	r3, r5, #1
  4045d4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4045d8:	d1ed      	bne.n	4045b6 <_fwalk_reent+0x1a>
  4045da:	683f      	ldr	r7, [r7, #0]
  4045dc:	2f00      	cmp	r7, #0
  4045de:	d1e6      	bne.n	4045ae <_fwalk_reent+0x12>
  4045e0:	4648      	mov	r0, r9
  4045e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4045e6:	46b9      	mov	r9, r7
  4045e8:	4648      	mov	r0, r9
  4045ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4045ee:	bf00      	nop

004045f0 <_localeconv_r>:
  4045f0:	4800      	ldr	r0, [pc, #0]	; (4045f4 <_localeconv_r+0x4>)
  4045f2:	4770      	bx	lr
  4045f4:	20000444 	.word	0x20000444

004045f8 <malloc>:
  4045f8:	4b02      	ldr	r3, [pc, #8]	; (404604 <malloc+0xc>)
  4045fa:	4601      	mov	r1, r0
  4045fc:	6818      	ldr	r0, [r3, #0]
  4045fe:	f000 b803 	b.w	404608 <_malloc_r>
  404602:	bf00      	nop
  404604:	20000440 	.word	0x20000440

00404608 <_malloc_r>:
  404608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40460c:	f101 050b 	add.w	r5, r1, #11
  404610:	2d16      	cmp	r5, #22
  404612:	b083      	sub	sp, #12
  404614:	4606      	mov	r6, r0
  404616:	d927      	bls.n	404668 <_malloc_r+0x60>
  404618:	f035 0507 	bics.w	r5, r5, #7
  40461c:	f100 80b6 	bmi.w	40478c <_malloc_r+0x184>
  404620:	42a9      	cmp	r1, r5
  404622:	f200 80b3 	bhi.w	40478c <_malloc_r+0x184>
  404626:	f000 fbc9 	bl	404dbc <__malloc_lock>
  40462a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40462e:	d222      	bcs.n	404676 <_malloc_r+0x6e>
  404630:	4fc2      	ldr	r7, [pc, #776]	; (40493c <_malloc_r+0x334>)
  404632:	08e8      	lsrs	r0, r5, #3
  404634:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  404638:	68dc      	ldr	r4, [r3, #12]
  40463a:	429c      	cmp	r4, r3
  40463c:	f000 81c8 	beq.w	4049d0 <_malloc_r+0x3c8>
  404640:	6863      	ldr	r3, [r4, #4]
  404642:	68e1      	ldr	r1, [r4, #12]
  404644:	68a5      	ldr	r5, [r4, #8]
  404646:	f023 0303 	bic.w	r3, r3, #3
  40464a:	4423      	add	r3, r4
  40464c:	4630      	mov	r0, r6
  40464e:	685a      	ldr	r2, [r3, #4]
  404650:	60e9      	str	r1, [r5, #12]
  404652:	f042 0201 	orr.w	r2, r2, #1
  404656:	608d      	str	r5, [r1, #8]
  404658:	605a      	str	r2, [r3, #4]
  40465a:	f000 fbb1 	bl	404dc0 <__malloc_unlock>
  40465e:	3408      	adds	r4, #8
  404660:	4620      	mov	r0, r4
  404662:	b003      	add	sp, #12
  404664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404668:	2910      	cmp	r1, #16
  40466a:	f200 808f 	bhi.w	40478c <_malloc_r+0x184>
  40466e:	f000 fba5 	bl	404dbc <__malloc_lock>
  404672:	2510      	movs	r5, #16
  404674:	e7dc      	b.n	404630 <_malloc_r+0x28>
  404676:	0a68      	lsrs	r0, r5, #9
  404678:	f000 808f 	beq.w	40479a <_malloc_r+0x192>
  40467c:	2804      	cmp	r0, #4
  40467e:	f200 8154 	bhi.w	40492a <_malloc_r+0x322>
  404682:	09a8      	lsrs	r0, r5, #6
  404684:	3038      	adds	r0, #56	; 0x38
  404686:	0041      	lsls	r1, r0, #1
  404688:	4fac      	ldr	r7, [pc, #688]	; (40493c <_malloc_r+0x334>)
  40468a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40468e:	68cc      	ldr	r4, [r1, #12]
  404690:	42a1      	cmp	r1, r4
  404692:	d106      	bne.n	4046a2 <_malloc_r+0x9a>
  404694:	e00c      	b.n	4046b0 <_malloc_r+0xa8>
  404696:	2a00      	cmp	r2, #0
  404698:	f280 8082 	bge.w	4047a0 <_malloc_r+0x198>
  40469c:	68e4      	ldr	r4, [r4, #12]
  40469e:	42a1      	cmp	r1, r4
  4046a0:	d006      	beq.n	4046b0 <_malloc_r+0xa8>
  4046a2:	6863      	ldr	r3, [r4, #4]
  4046a4:	f023 0303 	bic.w	r3, r3, #3
  4046a8:	1b5a      	subs	r2, r3, r5
  4046aa:	2a0f      	cmp	r2, #15
  4046ac:	ddf3      	ble.n	404696 <_malloc_r+0x8e>
  4046ae:	3801      	subs	r0, #1
  4046b0:	3001      	adds	r0, #1
  4046b2:	49a2      	ldr	r1, [pc, #648]	; (40493c <_malloc_r+0x334>)
  4046b4:	693c      	ldr	r4, [r7, #16]
  4046b6:	f101 0e08 	add.w	lr, r1, #8
  4046ba:	4574      	cmp	r4, lr
  4046bc:	f000 817d 	beq.w	4049ba <_malloc_r+0x3b2>
  4046c0:	6863      	ldr	r3, [r4, #4]
  4046c2:	f023 0303 	bic.w	r3, r3, #3
  4046c6:	1b5a      	subs	r2, r3, r5
  4046c8:	2a0f      	cmp	r2, #15
  4046ca:	f300 8163 	bgt.w	404994 <_malloc_r+0x38c>
  4046ce:	2a00      	cmp	r2, #0
  4046d0:	f8c1 e014 	str.w	lr, [r1, #20]
  4046d4:	f8c1 e010 	str.w	lr, [r1, #16]
  4046d8:	da73      	bge.n	4047c2 <_malloc_r+0x1ba>
  4046da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4046de:	f080 8139 	bcs.w	404954 <_malloc_r+0x34c>
  4046e2:	08db      	lsrs	r3, r3, #3
  4046e4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4046e8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4046ec:	684a      	ldr	r2, [r1, #4]
  4046ee:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4046f2:	f8c4 9008 	str.w	r9, [r4, #8]
  4046f6:	2301      	movs	r3, #1
  4046f8:	fa03 f30c 	lsl.w	r3, r3, ip
  4046fc:	4313      	orrs	r3, r2
  4046fe:	f8c4 800c 	str.w	r8, [r4, #12]
  404702:	604b      	str	r3, [r1, #4]
  404704:	f8c8 4008 	str.w	r4, [r8, #8]
  404708:	f8c9 400c 	str.w	r4, [r9, #12]
  40470c:	1082      	asrs	r2, r0, #2
  40470e:	2401      	movs	r4, #1
  404710:	4094      	lsls	r4, r2
  404712:	429c      	cmp	r4, r3
  404714:	d862      	bhi.n	4047dc <_malloc_r+0x1d4>
  404716:	4223      	tst	r3, r4
  404718:	d106      	bne.n	404728 <_malloc_r+0x120>
  40471a:	f020 0003 	bic.w	r0, r0, #3
  40471e:	0064      	lsls	r4, r4, #1
  404720:	4223      	tst	r3, r4
  404722:	f100 0004 	add.w	r0, r0, #4
  404726:	d0fa      	beq.n	40471e <_malloc_r+0x116>
  404728:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  40472c:	46c4      	mov	ip, r8
  40472e:	4681      	mov	r9, r0
  404730:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404734:	459c      	cmp	ip, r3
  404736:	d107      	bne.n	404748 <_malloc_r+0x140>
  404738:	e141      	b.n	4049be <_malloc_r+0x3b6>
  40473a:	2900      	cmp	r1, #0
  40473c:	f280 8151 	bge.w	4049e2 <_malloc_r+0x3da>
  404740:	68db      	ldr	r3, [r3, #12]
  404742:	459c      	cmp	ip, r3
  404744:	f000 813b 	beq.w	4049be <_malloc_r+0x3b6>
  404748:	685a      	ldr	r2, [r3, #4]
  40474a:	f022 0203 	bic.w	r2, r2, #3
  40474e:	1b51      	subs	r1, r2, r5
  404750:	290f      	cmp	r1, #15
  404752:	ddf2      	ble.n	40473a <_malloc_r+0x132>
  404754:	461c      	mov	r4, r3
  404756:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40475a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40475e:	195a      	adds	r2, r3, r5
  404760:	f045 0901 	orr.w	r9, r5, #1
  404764:	f041 0501 	orr.w	r5, r1, #1
  404768:	f8c3 9004 	str.w	r9, [r3, #4]
  40476c:	4630      	mov	r0, r6
  40476e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404772:	f8cc 8008 	str.w	r8, [ip, #8]
  404776:	617a      	str	r2, [r7, #20]
  404778:	613a      	str	r2, [r7, #16]
  40477a:	f8c2 e00c 	str.w	lr, [r2, #12]
  40477e:	f8c2 e008 	str.w	lr, [r2, #8]
  404782:	6055      	str	r5, [r2, #4]
  404784:	5051      	str	r1, [r2, r1]
  404786:	f000 fb1b 	bl	404dc0 <__malloc_unlock>
  40478a:	e769      	b.n	404660 <_malloc_r+0x58>
  40478c:	2400      	movs	r4, #0
  40478e:	230c      	movs	r3, #12
  404790:	4620      	mov	r0, r4
  404792:	6033      	str	r3, [r6, #0]
  404794:	b003      	add	sp, #12
  404796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40479a:	217e      	movs	r1, #126	; 0x7e
  40479c:	203f      	movs	r0, #63	; 0x3f
  40479e:	e773      	b.n	404688 <_malloc_r+0x80>
  4047a0:	4423      	add	r3, r4
  4047a2:	68e1      	ldr	r1, [r4, #12]
  4047a4:	685a      	ldr	r2, [r3, #4]
  4047a6:	68a5      	ldr	r5, [r4, #8]
  4047a8:	f042 0201 	orr.w	r2, r2, #1
  4047ac:	60e9      	str	r1, [r5, #12]
  4047ae:	4630      	mov	r0, r6
  4047b0:	608d      	str	r5, [r1, #8]
  4047b2:	605a      	str	r2, [r3, #4]
  4047b4:	f000 fb04 	bl	404dc0 <__malloc_unlock>
  4047b8:	3408      	adds	r4, #8
  4047ba:	4620      	mov	r0, r4
  4047bc:	b003      	add	sp, #12
  4047be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047c2:	4423      	add	r3, r4
  4047c4:	4630      	mov	r0, r6
  4047c6:	685a      	ldr	r2, [r3, #4]
  4047c8:	f042 0201 	orr.w	r2, r2, #1
  4047cc:	605a      	str	r2, [r3, #4]
  4047ce:	f000 faf7 	bl	404dc0 <__malloc_unlock>
  4047d2:	3408      	adds	r4, #8
  4047d4:	4620      	mov	r0, r4
  4047d6:	b003      	add	sp, #12
  4047d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047dc:	68bc      	ldr	r4, [r7, #8]
  4047de:	6863      	ldr	r3, [r4, #4]
  4047e0:	f023 0803 	bic.w	r8, r3, #3
  4047e4:	4545      	cmp	r5, r8
  4047e6:	d804      	bhi.n	4047f2 <_malloc_r+0x1ea>
  4047e8:	ebc5 0308 	rsb	r3, r5, r8
  4047ec:	2b0f      	cmp	r3, #15
  4047ee:	f300 808c 	bgt.w	40490a <_malloc_r+0x302>
  4047f2:	4b53      	ldr	r3, [pc, #332]	; (404940 <_malloc_r+0x338>)
  4047f4:	f8df a158 	ldr.w	sl, [pc, #344]	; 404950 <_malloc_r+0x348>
  4047f8:	681a      	ldr	r2, [r3, #0]
  4047fa:	f8da 3000 	ldr.w	r3, [sl]
  4047fe:	3301      	adds	r3, #1
  404800:	442a      	add	r2, r5
  404802:	eb04 0b08 	add.w	fp, r4, r8
  404806:	f000 8150 	beq.w	404aaa <_malloc_r+0x4a2>
  40480a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40480e:	320f      	adds	r2, #15
  404810:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404814:	f022 020f 	bic.w	r2, r2, #15
  404818:	4611      	mov	r1, r2
  40481a:	4630      	mov	r0, r6
  40481c:	9201      	str	r2, [sp, #4]
  40481e:	f000 ffe7 	bl	4057f0 <_sbrk_r>
  404822:	f1b0 3fff 	cmp.w	r0, #4294967295
  404826:	4681      	mov	r9, r0
  404828:	9a01      	ldr	r2, [sp, #4]
  40482a:	f000 8147 	beq.w	404abc <_malloc_r+0x4b4>
  40482e:	4583      	cmp	fp, r0
  404830:	f200 80ee 	bhi.w	404a10 <_malloc_r+0x408>
  404834:	4b43      	ldr	r3, [pc, #268]	; (404944 <_malloc_r+0x33c>)
  404836:	6819      	ldr	r1, [r3, #0]
  404838:	45cb      	cmp	fp, r9
  40483a:	4411      	add	r1, r2
  40483c:	6019      	str	r1, [r3, #0]
  40483e:	f000 8142 	beq.w	404ac6 <_malloc_r+0x4be>
  404842:	f8da 0000 	ldr.w	r0, [sl]
  404846:	f8df e108 	ldr.w	lr, [pc, #264]	; 404950 <_malloc_r+0x348>
  40484a:	3001      	adds	r0, #1
  40484c:	bf1b      	ittet	ne
  40484e:	ebcb 0b09 	rsbne	fp, fp, r9
  404852:	4459      	addne	r1, fp
  404854:	f8ce 9000 	streq.w	r9, [lr]
  404858:	6019      	strne	r1, [r3, #0]
  40485a:	f019 0107 	ands.w	r1, r9, #7
  40485e:	f000 8107 	beq.w	404a70 <_malloc_r+0x468>
  404862:	f1c1 0008 	rsb	r0, r1, #8
  404866:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40486a:	4481      	add	r9, r0
  40486c:	3108      	adds	r1, #8
  40486e:	444a      	add	r2, r9
  404870:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404874:	ebc2 0a01 	rsb	sl, r2, r1
  404878:	4651      	mov	r1, sl
  40487a:	4630      	mov	r0, r6
  40487c:	9301      	str	r3, [sp, #4]
  40487e:	f000 ffb7 	bl	4057f0 <_sbrk_r>
  404882:	1c43      	adds	r3, r0, #1
  404884:	9b01      	ldr	r3, [sp, #4]
  404886:	f000 812c 	beq.w	404ae2 <_malloc_r+0x4da>
  40488a:	ebc9 0200 	rsb	r2, r9, r0
  40488e:	4452      	add	r2, sl
  404890:	f042 0201 	orr.w	r2, r2, #1
  404894:	6819      	ldr	r1, [r3, #0]
  404896:	f8c7 9008 	str.w	r9, [r7, #8]
  40489a:	4451      	add	r1, sl
  40489c:	42bc      	cmp	r4, r7
  40489e:	f8c9 2004 	str.w	r2, [r9, #4]
  4048a2:	6019      	str	r1, [r3, #0]
  4048a4:	f8df a09c 	ldr.w	sl, [pc, #156]	; 404944 <_malloc_r+0x33c>
  4048a8:	d016      	beq.n	4048d8 <_malloc_r+0x2d0>
  4048aa:	f1b8 0f0f 	cmp.w	r8, #15
  4048ae:	f240 80ee 	bls.w	404a8e <_malloc_r+0x486>
  4048b2:	6862      	ldr	r2, [r4, #4]
  4048b4:	f1a8 030c 	sub.w	r3, r8, #12
  4048b8:	f023 0307 	bic.w	r3, r3, #7
  4048bc:	18e0      	adds	r0, r4, r3
  4048be:	f002 0201 	and.w	r2, r2, #1
  4048c2:	f04f 0e05 	mov.w	lr, #5
  4048c6:	431a      	orrs	r2, r3
  4048c8:	2b0f      	cmp	r3, #15
  4048ca:	6062      	str	r2, [r4, #4]
  4048cc:	f8c0 e004 	str.w	lr, [r0, #4]
  4048d0:	f8c0 e008 	str.w	lr, [r0, #8]
  4048d4:	f200 8109 	bhi.w	404aea <_malloc_r+0x4e2>
  4048d8:	4b1b      	ldr	r3, [pc, #108]	; (404948 <_malloc_r+0x340>)
  4048da:	68bc      	ldr	r4, [r7, #8]
  4048dc:	681a      	ldr	r2, [r3, #0]
  4048de:	4291      	cmp	r1, r2
  4048e0:	bf88      	it	hi
  4048e2:	6019      	strhi	r1, [r3, #0]
  4048e4:	4b19      	ldr	r3, [pc, #100]	; (40494c <_malloc_r+0x344>)
  4048e6:	681a      	ldr	r2, [r3, #0]
  4048e8:	4291      	cmp	r1, r2
  4048ea:	6862      	ldr	r2, [r4, #4]
  4048ec:	bf88      	it	hi
  4048ee:	6019      	strhi	r1, [r3, #0]
  4048f0:	f022 0203 	bic.w	r2, r2, #3
  4048f4:	4295      	cmp	r5, r2
  4048f6:	eba2 0305 	sub.w	r3, r2, r5
  4048fa:	d801      	bhi.n	404900 <_malloc_r+0x2f8>
  4048fc:	2b0f      	cmp	r3, #15
  4048fe:	dc04      	bgt.n	40490a <_malloc_r+0x302>
  404900:	4630      	mov	r0, r6
  404902:	f000 fa5d 	bl	404dc0 <__malloc_unlock>
  404906:	2400      	movs	r4, #0
  404908:	e6aa      	b.n	404660 <_malloc_r+0x58>
  40490a:	1962      	adds	r2, r4, r5
  40490c:	f043 0301 	orr.w	r3, r3, #1
  404910:	f045 0501 	orr.w	r5, r5, #1
  404914:	6065      	str	r5, [r4, #4]
  404916:	4630      	mov	r0, r6
  404918:	60ba      	str	r2, [r7, #8]
  40491a:	6053      	str	r3, [r2, #4]
  40491c:	f000 fa50 	bl	404dc0 <__malloc_unlock>
  404920:	3408      	adds	r4, #8
  404922:	4620      	mov	r0, r4
  404924:	b003      	add	sp, #12
  404926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40492a:	2814      	cmp	r0, #20
  40492c:	d968      	bls.n	404a00 <_malloc_r+0x3f8>
  40492e:	2854      	cmp	r0, #84	; 0x54
  404930:	f200 8097 	bhi.w	404a62 <_malloc_r+0x45a>
  404934:	0b28      	lsrs	r0, r5, #12
  404936:	306e      	adds	r0, #110	; 0x6e
  404938:	0041      	lsls	r1, r0, #1
  40493a:	e6a5      	b.n	404688 <_malloc_r+0x80>
  40493c:	2000047c 	.word	0x2000047c
  404940:	20000cf8 	.word	0x20000cf8
  404944:	20000cfc 	.word	0x20000cfc
  404948:	20000cf4 	.word	0x20000cf4
  40494c:	20000cf0 	.word	0x20000cf0
  404950:	20000888 	.word	0x20000888
  404954:	0a5a      	lsrs	r2, r3, #9
  404956:	2a04      	cmp	r2, #4
  404958:	d955      	bls.n	404a06 <_malloc_r+0x3fe>
  40495a:	2a14      	cmp	r2, #20
  40495c:	f200 80a7 	bhi.w	404aae <_malloc_r+0x4a6>
  404960:	325b      	adds	r2, #91	; 0x5b
  404962:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404966:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40496a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 404b28 <_malloc_r+0x520>
  40496e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  404972:	4561      	cmp	r1, ip
  404974:	d07f      	beq.n	404a76 <_malloc_r+0x46e>
  404976:	684a      	ldr	r2, [r1, #4]
  404978:	f022 0203 	bic.w	r2, r2, #3
  40497c:	4293      	cmp	r3, r2
  40497e:	d202      	bcs.n	404986 <_malloc_r+0x37e>
  404980:	6889      	ldr	r1, [r1, #8]
  404982:	458c      	cmp	ip, r1
  404984:	d1f7      	bne.n	404976 <_malloc_r+0x36e>
  404986:	68ca      	ldr	r2, [r1, #12]
  404988:	687b      	ldr	r3, [r7, #4]
  40498a:	60e2      	str	r2, [r4, #12]
  40498c:	60a1      	str	r1, [r4, #8]
  40498e:	6094      	str	r4, [r2, #8]
  404990:	60cc      	str	r4, [r1, #12]
  404992:	e6bb      	b.n	40470c <_malloc_r+0x104>
  404994:	1963      	adds	r3, r4, r5
  404996:	f042 0701 	orr.w	r7, r2, #1
  40499a:	f045 0501 	orr.w	r5, r5, #1
  40499e:	6065      	str	r5, [r4, #4]
  4049a0:	4630      	mov	r0, r6
  4049a2:	614b      	str	r3, [r1, #20]
  4049a4:	610b      	str	r3, [r1, #16]
  4049a6:	f8c3 e00c 	str.w	lr, [r3, #12]
  4049aa:	f8c3 e008 	str.w	lr, [r3, #8]
  4049ae:	605f      	str	r7, [r3, #4]
  4049b0:	509a      	str	r2, [r3, r2]
  4049b2:	3408      	adds	r4, #8
  4049b4:	f000 fa04 	bl	404dc0 <__malloc_unlock>
  4049b8:	e652      	b.n	404660 <_malloc_r+0x58>
  4049ba:	684b      	ldr	r3, [r1, #4]
  4049bc:	e6a6      	b.n	40470c <_malloc_r+0x104>
  4049be:	f109 0901 	add.w	r9, r9, #1
  4049c2:	f019 0f03 	tst.w	r9, #3
  4049c6:	f10c 0c08 	add.w	ip, ip, #8
  4049ca:	f47f aeb1 	bne.w	404730 <_malloc_r+0x128>
  4049ce:	e02c      	b.n	404a2a <_malloc_r+0x422>
  4049d0:	f104 0308 	add.w	r3, r4, #8
  4049d4:	6964      	ldr	r4, [r4, #20]
  4049d6:	42a3      	cmp	r3, r4
  4049d8:	bf08      	it	eq
  4049da:	3002      	addeq	r0, #2
  4049dc:	f43f ae69 	beq.w	4046b2 <_malloc_r+0xaa>
  4049e0:	e62e      	b.n	404640 <_malloc_r+0x38>
  4049e2:	441a      	add	r2, r3
  4049e4:	461c      	mov	r4, r3
  4049e6:	6851      	ldr	r1, [r2, #4]
  4049e8:	68db      	ldr	r3, [r3, #12]
  4049ea:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4049ee:	f041 0101 	orr.w	r1, r1, #1
  4049f2:	6051      	str	r1, [r2, #4]
  4049f4:	4630      	mov	r0, r6
  4049f6:	60eb      	str	r3, [r5, #12]
  4049f8:	609d      	str	r5, [r3, #8]
  4049fa:	f000 f9e1 	bl	404dc0 <__malloc_unlock>
  4049fe:	e62f      	b.n	404660 <_malloc_r+0x58>
  404a00:	305b      	adds	r0, #91	; 0x5b
  404a02:	0041      	lsls	r1, r0, #1
  404a04:	e640      	b.n	404688 <_malloc_r+0x80>
  404a06:	099a      	lsrs	r2, r3, #6
  404a08:	3238      	adds	r2, #56	; 0x38
  404a0a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404a0e:	e7aa      	b.n	404966 <_malloc_r+0x35e>
  404a10:	42bc      	cmp	r4, r7
  404a12:	4b45      	ldr	r3, [pc, #276]	; (404b28 <_malloc_r+0x520>)
  404a14:	f43f af0e 	beq.w	404834 <_malloc_r+0x22c>
  404a18:	689c      	ldr	r4, [r3, #8]
  404a1a:	6862      	ldr	r2, [r4, #4]
  404a1c:	f022 0203 	bic.w	r2, r2, #3
  404a20:	e768      	b.n	4048f4 <_malloc_r+0x2ec>
  404a22:	f8d8 8000 	ldr.w	r8, [r8]
  404a26:	4598      	cmp	r8, r3
  404a28:	d17c      	bne.n	404b24 <_malloc_r+0x51c>
  404a2a:	f010 0f03 	tst.w	r0, #3
  404a2e:	f1a8 0308 	sub.w	r3, r8, #8
  404a32:	f100 30ff 	add.w	r0, r0, #4294967295
  404a36:	d1f4      	bne.n	404a22 <_malloc_r+0x41a>
  404a38:	687b      	ldr	r3, [r7, #4]
  404a3a:	ea23 0304 	bic.w	r3, r3, r4
  404a3e:	607b      	str	r3, [r7, #4]
  404a40:	0064      	lsls	r4, r4, #1
  404a42:	429c      	cmp	r4, r3
  404a44:	f63f aeca 	bhi.w	4047dc <_malloc_r+0x1d4>
  404a48:	2c00      	cmp	r4, #0
  404a4a:	f43f aec7 	beq.w	4047dc <_malloc_r+0x1d4>
  404a4e:	4223      	tst	r3, r4
  404a50:	4648      	mov	r0, r9
  404a52:	f47f ae69 	bne.w	404728 <_malloc_r+0x120>
  404a56:	0064      	lsls	r4, r4, #1
  404a58:	4223      	tst	r3, r4
  404a5a:	f100 0004 	add.w	r0, r0, #4
  404a5e:	d0fa      	beq.n	404a56 <_malloc_r+0x44e>
  404a60:	e662      	b.n	404728 <_malloc_r+0x120>
  404a62:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  404a66:	d818      	bhi.n	404a9a <_malloc_r+0x492>
  404a68:	0be8      	lsrs	r0, r5, #15
  404a6a:	3077      	adds	r0, #119	; 0x77
  404a6c:	0041      	lsls	r1, r0, #1
  404a6e:	e60b      	b.n	404688 <_malloc_r+0x80>
  404a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404a74:	e6fb      	b.n	40486e <_malloc_r+0x266>
  404a76:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404a7a:	1092      	asrs	r2, r2, #2
  404a7c:	f04f 0c01 	mov.w	ip, #1
  404a80:	fa0c f202 	lsl.w	r2, ip, r2
  404a84:	4313      	orrs	r3, r2
  404a86:	f8c8 3004 	str.w	r3, [r8, #4]
  404a8a:	460a      	mov	r2, r1
  404a8c:	e77d      	b.n	40498a <_malloc_r+0x382>
  404a8e:	2301      	movs	r3, #1
  404a90:	f8c9 3004 	str.w	r3, [r9, #4]
  404a94:	464c      	mov	r4, r9
  404a96:	2200      	movs	r2, #0
  404a98:	e72c      	b.n	4048f4 <_malloc_r+0x2ec>
  404a9a:	f240 5354 	movw	r3, #1364	; 0x554
  404a9e:	4298      	cmp	r0, r3
  404aa0:	d81c      	bhi.n	404adc <_malloc_r+0x4d4>
  404aa2:	0ca8      	lsrs	r0, r5, #18
  404aa4:	307c      	adds	r0, #124	; 0x7c
  404aa6:	0041      	lsls	r1, r0, #1
  404aa8:	e5ee      	b.n	404688 <_malloc_r+0x80>
  404aaa:	3210      	adds	r2, #16
  404aac:	e6b4      	b.n	404818 <_malloc_r+0x210>
  404aae:	2a54      	cmp	r2, #84	; 0x54
  404ab0:	d823      	bhi.n	404afa <_malloc_r+0x4f2>
  404ab2:	0b1a      	lsrs	r2, r3, #12
  404ab4:	326e      	adds	r2, #110	; 0x6e
  404ab6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404aba:	e754      	b.n	404966 <_malloc_r+0x35e>
  404abc:	68bc      	ldr	r4, [r7, #8]
  404abe:	6862      	ldr	r2, [r4, #4]
  404ac0:	f022 0203 	bic.w	r2, r2, #3
  404ac4:	e716      	b.n	4048f4 <_malloc_r+0x2ec>
  404ac6:	f3cb 000b 	ubfx	r0, fp, #0, #12
  404aca:	2800      	cmp	r0, #0
  404acc:	f47f aeb9 	bne.w	404842 <_malloc_r+0x23a>
  404ad0:	4442      	add	r2, r8
  404ad2:	68bb      	ldr	r3, [r7, #8]
  404ad4:	f042 0201 	orr.w	r2, r2, #1
  404ad8:	605a      	str	r2, [r3, #4]
  404ada:	e6fd      	b.n	4048d8 <_malloc_r+0x2d0>
  404adc:	21fc      	movs	r1, #252	; 0xfc
  404ade:	207e      	movs	r0, #126	; 0x7e
  404ae0:	e5d2      	b.n	404688 <_malloc_r+0x80>
  404ae2:	2201      	movs	r2, #1
  404ae4:	f04f 0a00 	mov.w	sl, #0
  404ae8:	e6d4      	b.n	404894 <_malloc_r+0x28c>
  404aea:	f104 0108 	add.w	r1, r4, #8
  404aee:	4630      	mov	r0, r6
  404af0:	f7ff fc7c 	bl	4043ec <_free_r>
  404af4:	f8da 1000 	ldr.w	r1, [sl]
  404af8:	e6ee      	b.n	4048d8 <_malloc_r+0x2d0>
  404afa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404afe:	d804      	bhi.n	404b0a <_malloc_r+0x502>
  404b00:	0bda      	lsrs	r2, r3, #15
  404b02:	3277      	adds	r2, #119	; 0x77
  404b04:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404b08:	e72d      	b.n	404966 <_malloc_r+0x35e>
  404b0a:	f240 5154 	movw	r1, #1364	; 0x554
  404b0e:	428a      	cmp	r2, r1
  404b10:	d804      	bhi.n	404b1c <_malloc_r+0x514>
  404b12:	0c9a      	lsrs	r2, r3, #18
  404b14:	327c      	adds	r2, #124	; 0x7c
  404b16:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404b1a:	e724      	b.n	404966 <_malloc_r+0x35e>
  404b1c:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  404b20:	227e      	movs	r2, #126	; 0x7e
  404b22:	e720      	b.n	404966 <_malloc_r+0x35e>
  404b24:	687b      	ldr	r3, [r7, #4]
  404b26:	e78b      	b.n	404a40 <_malloc_r+0x438>
  404b28:	2000047c 	.word	0x2000047c

00404b2c <memchr>:
  404b2c:	0783      	lsls	r3, r0, #30
  404b2e:	b470      	push	{r4, r5, r6}
  404b30:	b2c9      	uxtb	r1, r1
  404b32:	d040      	beq.n	404bb6 <memchr+0x8a>
  404b34:	1e54      	subs	r4, r2, #1
  404b36:	2a00      	cmp	r2, #0
  404b38:	d03f      	beq.n	404bba <memchr+0x8e>
  404b3a:	7803      	ldrb	r3, [r0, #0]
  404b3c:	428b      	cmp	r3, r1
  404b3e:	bf18      	it	ne
  404b40:	1c43      	addne	r3, r0, #1
  404b42:	d106      	bne.n	404b52 <memchr+0x26>
  404b44:	e01d      	b.n	404b82 <memchr+0x56>
  404b46:	b1f4      	cbz	r4, 404b86 <memchr+0x5a>
  404b48:	7802      	ldrb	r2, [r0, #0]
  404b4a:	428a      	cmp	r2, r1
  404b4c:	f104 34ff 	add.w	r4, r4, #4294967295
  404b50:	d017      	beq.n	404b82 <memchr+0x56>
  404b52:	f013 0f03 	tst.w	r3, #3
  404b56:	4618      	mov	r0, r3
  404b58:	f103 0301 	add.w	r3, r3, #1
  404b5c:	d1f3      	bne.n	404b46 <memchr+0x1a>
  404b5e:	2c03      	cmp	r4, #3
  404b60:	d814      	bhi.n	404b8c <memchr+0x60>
  404b62:	b184      	cbz	r4, 404b86 <memchr+0x5a>
  404b64:	7803      	ldrb	r3, [r0, #0]
  404b66:	428b      	cmp	r3, r1
  404b68:	d00b      	beq.n	404b82 <memchr+0x56>
  404b6a:	1905      	adds	r5, r0, r4
  404b6c:	1c43      	adds	r3, r0, #1
  404b6e:	e002      	b.n	404b76 <memchr+0x4a>
  404b70:	7802      	ldrb	r2, [r0, #0]
  404b72:	428a      	cmp	r2, r1
  404b74:	d005      	beq.n	404b82 <memchr+0x56>
  404b76:	42ab      	cmp	r3, r5
  404b78:	4618      	mov	r0, r3
  404b7a:	f103 0301 	add.w	r3, r3, #1
  404b7e:	d1f7      	bne.n	404b70 <memchr+0x44>
  404b80:	2000      	movs	r0, #0
  404b82:	bc70      	pop	{r4, r5, r6}
  404b84:	4770      	bx	lr
  404b86:	4620      	mov	r0, r4
  404b88:	bc70      	pop	{r4, r5, r6}
  404b8a:	4770      	bx	lr
  404b8c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  404b90:	4602      	mov	r2, r0
  404b92:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  404b96:	4610      	mov	r0, r2
  404b98:	3204      	adds	r2, #4
  404b9a:	6803      	ldr	r3, [r0, #0]
  404b9c:	4073      	eors	r3, r6
  404b9e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  404ba2:	ea25 0303 	bic.w	r3, r5, r3
  404ba6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  404baa:	d1da      	bne.n	404b62 <memchr+0x36>
  404bac:	3c04      	subs	r4, #4
  404bae:	2c03      	cmp	r4, #3
  404bb0:	4610      	mov	r0, r2
  404bb2:	d8f0      	bhi.n	404b96 <memchr+0x6a>
  404bb4:	e7d5      	b.n	404b62 <memchr+0x36>
  404bb6:	4614      	mov	r4, r2
  404bb8:	e7d1      	b.n	404b5e <memchr+0x32>
  404bba:	4610      	mov	r0, r2
  404bbc:	e7e1      	b.n	404b82 <memchr+0x56>
  404bbe:	bf00      	nop

00404bc0 <memcpy>:
  404bc0:	4684      	mov	ip, r0
  404bc2:	ea41 0300 	orr.w	r3, r1, r0
  404bc6:	f013 0303 	ands.w	r3, r3, #3
  404bca:	d16d      	bne.n	404ca8 <memcpy+0xe8>
  404bcc:	3a40      	subs	r2, #64	; 0x40
  404bce:	d341      	bcc.n	404c54 <memcpy+0x94>
  404bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bd4:	f840 3b04 	str.w	r3, [r0], #4
  404bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bdc:	f840 3b04 	str.w	r3, [r0], #4
  404be0:	f851 3b04 	ldr.w	r3, [r1], #4
  404be4:	f840 3b04 	str.w	r3, [r0], #4
  404be8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bec:	f840 3b04 	str.w	r3, [r0], #4
  404bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bf4:	f840 3b04 	str.w	r3, [r0], #4
  404bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bfc:	f840 3b04 	str.w	r3, [r0], #4
  404c00:	f851 3b04 	ldr.w	r3, [r1], #4
  404c04:	f840 3b04 	str.w	r3, [r0], #4
  404c08:	f851 3b04 	ldr.w	r3, [r1], #4
  404c0c:	f840 3b04 	str.w	r3, [r0], #4
  404c10:	f851 3b04 	ldr.w	r3, [r1], #4
  404c14:	f840 3b04 	str.w	r3, [r0], #4
  404c18:	f851 3b04 	ldr.w	r3, [r1], #4
  404c1c:	f840 3b04 	str.w	r3, [r0], #4
  404c20:	f851 3b04 	ldr.w	r3, [r1], #4
  404c24:	f840 3b04 	str.w	r3, [r0], #4
  404c28:	f851 3b04 	ldr.w	r3, [r1], #4
  404c2c:	f840 3b04 	str.w	r3, [r0], #4
  404c30:	f851 3b04 	ldr.w	r3, [r1], #4
  404c34:	f840 3b04 	str.w	r3, [r0], #4
  404c38:	f851 3b04 	ldr.w	r3, [r1], #4
  404c3c:	f840 3b04 	str.w	r3, [r0], #4
  404c40:	f851 3b04 	ldr.w	r3, [r1], #4
  404c44:	f840 3b04 	str.w	r3, [r0], #4
  404c48:	f851 3b04 	ldr.w	r3, [r1], #4
  404c4c:	f840 3b04 	str.w	r3, [r0], #4
  404c50:	3a40      	subs	r2, #64	; 0x40
  404c52:	d2bd      	bcs.n	404bd0 <memcpy+0x10>
  404c54:	3230      	adds	r2, #48	; 0x30
  404c56:	d311      	bcc.n	404c7c <memcpy+0xbc>
  404c58:	f851 3b04 	ldr.w	r3, [r1], #4
  404c5c:	f840 3b04 	str.w	r3, [r0], #4
  404c60:	f851 3b04 	ldr.w	r3, [r1], #4
  404c64:	f840 3b04 	str.w	r3, [r0], #4
  404c68:	f851 3b04 	ldr.w	r3, [r1], #4
  404c6c:	f840 3b04 	str.w	r3, [r0], #4
  404c70:	f851 3b04 	ldr.w	r3, [r1], #4
  404c74:	f840 3b04 	str.w	r3, [r0], #4
  404c78:	3a10      	subs	r2, #16
  404c7a:	d2ed      	bcs.n	404c58 <memcpy+0x98>
  404c7c:	320c      	adds	r2, #12
  404c7e:	d305      	bcc.n	404c8c <memcpy+0xcc>
  404c80:	f851 3b04 	ldr.w	r3, [r1], #4
  404c84:	f840 3b04 	str.w	r3, [r0], #4
  404c88:	3a04      	subs	r2, #4
  404c8a:	d2f9      	bcs.n	404c80 <memcpy+0xc0>
  404c8c:	3204      	adds	r2, #4
  404c8e:	d008      	beq.n	404ca2 <memcpy+0xe2>
  404c90:	07d2      	lsls	r2, r2, #31
  404c92:	bf1c      	itt	ne
  404c94:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c98:	f800 3b01 	strbne.w	r3, [r0], #1
  404c9c:	d301      	bcc.n	404ca2 <memcpy+0xe2>
  404c9e:	880b      	ldrh	r3, [r1, #0]
  404ca0:	8003      	strh	r3, [r0, #0]
  404ca2:	4660      	mov	r0, ip
  404ca4:	4770      	bx	lr
  404ca6:	bf00      	nop
  404ca8:	2a08      	cmp	r2, #8
  404caa:	d313      	bcc.n	404cd4 <memcpy+0x114>
  404cac:	078b      	lsls	r3, r1, #30
  404cae:	d08d      	beq.n	404bcc <memcpy+0xc>
  404cb0:	f010 0303 	ands.w	r3, r0, #3
  404cb4:	d08a      	beq.n	404bcc <memcpy+0xc>
  404cb6:	f1c3 0304 	rsb	r3, r3, #4
  404cba:	1ad2      	subs	r2, r2, r3
  404cbc:	07db      	lsls	r3, r3, #31
  404cbe:	bf1c      	itt	ne
  404cc0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404cc4:	f800 3b01 	strbne.w	r3, [r0], #1
  404cc8:	d380      	bcc.n	404bcc <memcpy+0xc>
  404cca:	f831 3b02 	ldrh.w	r3, [r1], #2
  404cce:	f820 3b02 	strh.w	r3, [r0], #2
  404cd2:	e77b      	b.n	404bcc <memcpy+0xc>
  404cd4:	3a04      	subs	r2, #4
  404cd6:	d3d9      	bcc.n	404c8c <memcpy+0xcc>
  404cd8:	3a01      	subs	r2, #1
  404cda:	f811 3b01 	ldrb.w	r3, [r1], #1
  404cde:	f800 3b01 	strb.w	r3, [r0], #1
  404ce2:	d2f9      	bcs.n	404cd8 <memcpy+0x118>
  404ce4:	780b      	ldrb	r3, [r1, #0]
  404ce6:	7003      	strb	r3, [r0, #0]
  404ce8:	784b      	ldrb	r3, [r1, #1]
  404cea:	7043      	strb	r3, [r0, #1]
  404cec:	788b      	ldrb	r3, [r1, #2]
  404cee:	7083      	strb	r3, [r0, #2]
  404cf0:	4660      	mov	r0, ip
  404cf2:	4770      	bx	lr

00404cf4 <memmove>:
  404cf4:	4288      	cmp	r0, r1
  404cf6:	b5f0      	push	{r4, r5, r6, r7, lr}
  404cf8:	d90d      	bls.n	404d16 <memmove+0x22>
  404cfa:	188b      	adds	r3, r1, r2
  404cfc:	4298      	cmp	r0, r3
  404cfe:	d20a      	bcs.n	404d16 <memmove+0x22>
  404d00:	1881      	adds	r1, r0, r2
  404d02:	2a00      	cmp	r2, #0
  404d04:	d054      	beq.n	404db0 <memmove+0xbc>
  404d06:	1a9a      	subs	r2, r3, r2
  404d08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404d0c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404d10:	4293      	cmp	r3, r2
  404d12:	d1f9      	bne.n	404d08 <memmove+0x14>
  404d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d16:	2a0f      	cmp	r2, #15
  404d18:	d948      	bls.n	404dac <memmove+0xb8>
  404d1a:	ea40 0301 	orr.w	r3, r0, r1
  404d1e:	079b      	lsls	r3, r3, #30
  404d20:	d147      	bne.n	404db2 <memmove+0xbe>
  404d22:	f100 0410 	add.w	r4, r0, #16
  404d26:	f101 0310 	add.w	r3, r1, #16
  404d2a:	4615      	mov	r5, r2
  404d2c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404d30:	f844 6c10 	str.w	r6, [r4, #-16]
  404d34:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404d38:	f844 6c0c 	str.w	r6, [r4, #-12]
  404d3c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404d40:	f844 6c08 	str.w	r6, [r4, #-8]
  404d44:	3d10      	subs	r5, #16
  404d46:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404d4a:	f844 6c04 	str.w	r6, [r4, #-4]
  404d4e:	2d0f      	cmp	r5, #15
  404d50:	f103 0310 	add.w	r3, r3, #16
  404d54:	f104 0410 	add.w	r4, r4, #16
  404d58:	d8e8      	bhi.n	404d2c <memmove+0x38>
  404d5a:	f1a2 0310 	sub.w	r3, r2, #16
  404d5e:	f023 030f 	bic.w	r3, r3, #15
  404d62:	f002 0e0f 	and.w	lr, r2, #15
  404d66:	3310      	adds	r3, #16
  404d68:	f1be 0f03 	cmp.w	lr, #3
  404d6c:	4419      	add	r1, r3
  404d6e:	4403      	add	r3, r0
  404d70:	d921      	bls.n	404db6 <memmove+0xc2>
  404d72:	1f1e      	subs	r6, r3, #4
  404d74:	460d      	mov	r5, r1
  404d76:	4674      	mov	r4, lr
  404d78:	3c04      	subs	r4, #4
  404d7a:	f855 7b04 	ldr.w	r7, [r5], #4
  404d7e:	f846 7f04 	str.w	r7, [r6, #4]!
  404d82:	2c03      	cmp	r4, #3
  404d84:	d8f8      	bhi.n	404d78 <memmove+0x84>
  404d86:	f1ae 0404 	sub.w	r4, lr, #4
  404d8a:	f024 0403 	bic.w	r4, r4, #3
  404d8e:	3404      	adds	r4, #4
  404d90:	4423      	add	r3, r4
  404d92:	4421      	add	r1, r4
  404d94:	f002 0203 	and.w	r2, r2, #3
  404d98:	b152      	cbz	r2, 404db0 <memmove+0xbc>
  404d9a:	3b01      	subs	r3, #1
  404d9c:	440a      	add	r2, r1
  404d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404da2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404da6:	4291      	cmp	r1, r2
  404da8:	d1f9      	bne.n	404d9e <memmove+0xaa>
  404daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404dac:	4603      	mov	r3, r0
  404dae:	e7f3      	b.n	404d98 <memmove+0xa4>
  404db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404db2:	4603      	mov	r3, r0
  404db4:	e7f1      	b.n	404d9a <memmove+0xa6>
  404db6:	4672      	mov	r2, lr
  404db8:	e7ee      	b.n	404d98 <memmove+0xa4>
  404dba:	bf00      	nop

00404dbc <__malloc_lock>:
  404dbc:	4770      	bx	lr
  404dbe:	bf00      	nop

00404dc0 <__malloc_unlock>:
  404dc0:	4770      	bx	lr
  404dc2:	bf00      	nop

00404dc4 <_Balloc>:
  404dc4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404dc6:	b570      	push	{r4, r5, r6, lr}
  404dc8:	4605      	mov	r5, r0
  404dca:	460c      	mov	r4, r1
  404dcc:	b14b      	cbz	r3, 404de2 <_Balloc+0x1e>
  404dce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404dd2:	b180      	cbz	r0, 404df6 <_Balloc+0x32>
  404dd4:	6802      	ldr	r2, [r0, #0]
  404dd6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404dda:	2300      	movs	r3, #0
  404ddc:	6103      	str	r3, [r0, #16]
  404dde:	60c3      	str	r3, [r0, #12]
  404de0:	bd70      	pop	{r4, r5, r6, pc}
  404de2:	2104      	movs	r1, #4
  404de4:	2221      	movs	r2, #33	; 0x21
  404de6:	f000 fe6d 	bl	405ac4 <_calloc_r>
  404dea:	64e8      	str	r0, [r5, #76]	; 0x4c
  404dec:	4603      	mov	r3, r0
  404dee:	2800      	cmp	r0, #0
  404df0:	d1ed      	bne.n	404dce <_Balloc+0xa>
  404df2:	2000      	movs	r0, #0
  404df4:	bd70      	pop	{r4, r5, r6, pc}
  404df6:	2101      	movs	r1, #1
  404df8:	fa01 f604 	lsl.w	r6, r1, r4
  404dfc:	1d72      	adds	r2, r6, #5
  404dfe:	4628      	mov	r0, r5
  404e00:	0092      	lsls	r2, r2, #2
  404e02:	f000 fe5f 	bl	405ac4 <_calloc_r>
  404e06:	2800      	cmp	r0, #0
  404e08:	d0f3      	beq.n	404df2 <_Balloc+0x2e>
  404e0a:	6044      	str	r4, [r0, #4]
  404e0c:	6086      	str	r6, [r0, #8]
  404e0e:	e7e4      	b.n	404dda <_Balloc+0x16>

00404e10 <_Bfree>:
  404e10:	b131      	cbz	r1, 404e20 <_Bfree+0x10>
  404e12:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404e14:	684a      	ldr	r2, [r1, #4]
  404e16:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404e1a:	6008      	str	r0, [r1, #0]
  404e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404e20:	4770      	bx	lr
  404e22:	bf00      	nop

00404e24 <__multadd>:
  404e24:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e26:	690c      	ldr	r4, [r1, #16]
  404e28:	b083      	sub	sp, #12
  404e2a:	460d      	mov	r5, r1
  404e2c:	4606      	mov	r6, r0
  404e2e:	f101 0e14 	add.w	lr, r1, #20
  404e32:	2700      	movs	r7, #0
  404e34:	f8de 1000 	ldr.w	r1, [lr]
  404e38:	b288      	uxth	r0, r1
  404e3a:	0c09      	lsrs	r1, r1, #16
  404e3c:	fb02 3300 	mla	r3, r2, r0, r3
  404e40:	fb02 f101 	mul.w	r1, r2, r1
  404e44:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404e48:	3701      	adds	r7, #1
  404e4a:	b29b      	uxth	r3, r3
  404e4c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404e50:	42bc      	cmp	r4, r7
  404e52:	f84e 3b04 	str.w	r3, [lr], #4
  404e56:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404e5a:	dceb      	bgt.n	404e34 <__multadd+0x10>
  404e5c:	b13b      	cbz	r3, 404e6e <__multadd+0x4a>
  404e5e:	68aa      	ldr	r2, [r5, #8]
  404e60:	4294      	cmp	r4, r2
  404e62:	da07      	bge.n	404e74 <__multadd+0x50>
  404e64:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404e68:	3401      	adds	r4, #1
  404e6a:	6153      	str	r3, [r2, #20]
  404e6c:	612c      	str	r4, [r5, #16]
  404e6e:	4628      	mov	r0, r5
  404e70:	b003      	add	sp, #12
  404e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e74:	6869      	ldr	r1, [r5, #4]
  404e76:	9301      	str	r3, [sp, #4]
  404e78:	3101      	adds	r1, #1
  404e7a:	4630      	mov	r0, r6
  404e7c:	f7ff ffa2 	bl	404dc4 <_Balloc>
  404e80:	692a      	ldr	r2, [r5, #16]
  404e82:	3202      	adds	r2, #2
  404e84:	f105 010c 	add.w	r1, r5, #12
  404e88:	4607      	mov	r7, r0
  404e8a:	0092      	lsls	r2, r2, #2
  404e8c:	300c      	adds	r0, #12
  404e8e:	f7ff fe97 	bl	404bc0 <memcpy>
  404e92:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404e94:	6869      	ldr	r1, [r5, #4]
  404e96:	9b01      	ldr	r3, [sp, #4]
  404e98:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404e9c:	6028      	str	r0, [r5, #0]
  404e9e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404ea2:	463d      	mov	r5, r7
  404ea4:	e7de      	b.n	404e64 <__multadd+0x40>
  404ea6:	bf00      	nop

00404ea8 <__hi0bits>:
  404ea8:	0c03      	lsrs	r3, r0, #16
  404eaa:	041b      	lsls	r3, r3, #16
  404eac:	b9b3      	cbnz	r3, 404edc <__hi0bits+0x34>
  404eae:	0400      	lsls	r0, r0, #16
  404eb0:	2310      	movs	r3, #16
  404eb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404eb6:	bf04      	itt	eq
  404eb8:	0200      	lsleq	r0, r0, #8
  404eba:	3308      	addeq	r3, #8
  404ebc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404ec0:	bf04      	itt	eq
  404ec2:	0100      	lsleq	r0, r0, #4
  404ec4:	3304      	addeq	r3, #4
  404ec6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404eca:	bf04      	itt	eq
  404ecc:	0080      	lsleq	r0, r0, #2
  404ece:	3302      	addeq	r3, #2
  404ed0:	2800      	cmp	r0, #0
  404ed2:	db07      	blt.n	404ee4 <__hi0bits+0x3c>
  404ed4:	0042      	lsls	r2, r0, #1
  404ed6:	d403      	bmi.n	404ee0 <__hi0bits+0x38>
  404ed8:	2020      	movs	r0, #32
  404eda:	4770      	bx	lr
  404edc:	2300      	movs	r3, #0
  404ede:	e7e8      	b.n	404eb2 <__hi0bits+0xa>
  404ee0:	1c58      	adds	r0, r3, #1
  404ee2:	4770      	bx	lr
  404ee4:	4618      	mov	r0, r3
  404ee6:	4770      	bx	lr

00404ee8 <__lo0bits>:
  404ee8:	6803      	ldr	r3, [r0, #0]
  404eea:	f013 0207 	ands.w	r2, r3, #7
  404eee:	d007      	beq.n	404f00 <__lo0bits+0x18>
  404ef0:	07d9      	lsls	r1, r3, #31
  404ef2:	d420      	bmi.n	404f36 <__lo0bits+0x4e>
  404ef4:	079a      	lsls	r2, r3, #30
  404ef6:	d420      	bmi.n	404f3a <__lo0bits+0x52>
  404ef8:	089b      	lsrs	r3, r3, #2
  404efa:	6003      	str	r3, [r0, #0]
  404efc:	2002      	movs	r0, #2
  404efe:	4770      	bx	lr
  404f00:	b299      	uxth	r1, r3
  404f02:	b909      	cbnz	r1, 404f08 <__lo0bits+0x20>
  404f04:	0c1b      	lsrs	r3, r3, #16
  404f06:	2210      	movs	r2, #16
  404f08:	f013 0fff 	tst.w	r3, #255	; 0xff
  404f0c:	bf04      	itt	eq
  404f0e:	0a1b      	lsreq	r3, r3, #8
  404f10:	3208      	addeq	r2, #8
  404f12:	0719      	lsls	r1, r3, #28
  404f14:	bf04      	itt	eq
  404f16:	091b      	lsreq	r3, r3, #4
  404f18:	3204      	addeq	r2, #4
  404f1a:	0799      	lsls	r1, r3, #30
  404f1c:	bf04      	itt	eq
  404f1e:	089b      	lsreq	r3, r3, #2
  404f20:	3202      	addeq	r2, #2
  404f22:	07d9      	lsls	r1, r3, #31
  404f24:	d404      	bmi.n	404f30 <__lo0bits+0x48>
  404f26:	085b      	lsrs	r3, r3, #1
  404f28:	d101      	bne.n	404f2e <__lo0bits+0x46>
  404f2a:	2020      	movs	r0, #32
  404f2c:	4770      	bx	lr
  404f2e:	3201      	adds	r2, #1
  404f30:	6003      	str	r3, [r0, #0]
  404f32:	4610      	mov	r0, r2
  404f34:	4770      	bx	lr
  404f36:	2000      	movs	r0, #0
  404f38:	4770      	bx	lr
  404f3a:	085b      	lsrs	r3, r3, #1
  404f3c:	6003      	str	r3, [r0, #0]
  404f3e:	2001      	movs	r0, #1
  404f40:	4770      	bx	lr
  404f42:	bf00      	nop

00404f44 <__i2b>:
  404f44:	b510      	push	{r4, lr}
  404f46:	460c      	mov	r4, r1
  404f48:	2101      	movs	r1, #1
  404f4a:	f7ff ff3b 	bl	404dc4 <_Balloc>
  404f4e:	2201      	movs	r2, #1
  404f50:	6144      	str	r4, [r0, #20]
  404f52:	6102      	str	r2, [r0, #16]
  404f54:	bd10      	pop	{r4, pc}
  404f56:	bf00      	nop

00404f58 <__multiply>:
  404f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f5c:	690f      	ldr	r7, [r1, #16]
  404f5e:	6916      	ldr	r6, [r2, #16]
  404f60:	42b7      	cmp	r7, r6
  404f62:	b083      	sub	sp, #12
  404f64:	460d      	mov	r5, r1
  404f66:	4614      	mov	r4, r2
  404f68:	f2c0 808d 	blt.w	405086 <__multiply+0x12e>
  404f6c:	4633      	mov	r3, r6
  404f6e:	463e      	mov	r6, r7
  404f70:	461f      	mov	r7, r3
  404f72:	68ab      	ldr	r3, [r5, #8]
  404f74:	6869      	ldr	r1, [r5, #4]
  404f76:	eb06 0807 	add.w	r8, r6, r7
  404f7a:	4598      	cmp	r8, r3
  404f7c:	bfc8      	it	gt
  404f7e:	3101      	addgt	r1, #1
  404f80:	f7ff ff20 	bl	404dc4 <_Balloc>
  404f84:	f100 0c14 	add.w	ip, r0, #20
  404f88:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  404f8c:	45cc      	cmp	ip, r9
  404f8e:	9000      	str	r0, [sp, #0]
  404f90:	d205      	bcs.n	404f9e <__multiply+0x46>
  404f92:	4663      	mov	r3, ip
  404f94:	2100      	movs	r1, #0
  404f96:	f843 1b04 	str.w	r1, [r3], #4
  404f9a:	4599      	cmp	r9, r3
  404f9c:	d8fb      	bhi.n	404f96 <__multiply+0x3e>
  404f9e:	f104 0214 	add.w	r2, r4, #20
  404fa2:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  404fa6:	f105 0314 	add.w	r3, r5, #20
  404faa:	4552      	cmp	r2, sl
  404fac:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  404fb0:	d254      	bcs.n	40505c <__multiply+0x104>
  404fb2:	f8cd 9004 	str.w	r9, [sp, #4]
  404fb6:	4699      	mov	r9, r3
  404fb8:	f852 3b04 	ldr.w	r3, [r2], #4
  404fbc:	fa1f fb83 	uxth.w	fp, r3
  404fc0:	f1bb 0f00 	cmp.w	fp, #0
  404fc4:	d020      	beq.n	405008 <__multiply+0xb0>
  404fc6:	2000      	movs	r0, #0
  404fc8:	464f      	mov	r7, r9
  404fca:	4666      	mov	r6, ip
  404fcc:	4605      	mov	r5, r0
  404fce:	e000      	b.n	404fd2 <__multiply+0x7a>
  404fd0:	461e      	mov	r6, r3
  404fd2:	f857 4b04 	ldr.w	r4, [r7], #4
  404fd6:	6830      	ldr	r0, [r6, #0]
  404fd8:	b2a1      	uxth	r1, r4
  404fda:	b283      	uxth	r3, r0
  404fdc:	fb0b 3101 	mla	r1, fp, r1, r3
  404fe0:	0c24      	lsrs	r4, r4, #16
  404fe2:	0c00      	lsrs	r0, r0, #16
  404fe4:	194b      	adds	r3, r1, r5
  404fe6:	fb0b 0004 	mla	r0, fp, r4, r0
  404fea:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  404fee:	b299      	uxth	r1, r3
  404ff0:	4633      	mov	r3, r6
  404ff2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  404ff6:	45be      	cmp	lr, r7
  404ff8:	ea4f 4510 	mov.w	r5, r0, lsr #16
  404ffc:	f843 1b04 	str.w	r1, [r3], #4
  405000:	d8e6      	bhi.n	404fd0 <__multiply+0x78>
  405002:	6075      	str	r5, [r6, #4]
  405004:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405008:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  40500c:	d020      	beq.n	405050 <__multiply+0xf8>
  40500e:	f8dc 3000 	ldr.w	r3, [ip]
  405012:	4667      	mov	r7, ip
  405014:	4618      	mov	r0, r3
  405016:	464d      	mov	r5, r9
  405018:	2100      	movs	r1, #0
  40501a:	e000      	b.n	40501e <__multiply+0xc6>
  40501c:	4637      	mov	r7, r6
  40501e:	882c      	ldrh	r4, [r5, #0]
  405020:	0c00      	lsrs	r0, r0, #16
  405022:	fb0b 0004 	mla	r0, fp, r4, r0
  405026:	4401      	add	r1, r0
  405028:	b29c      	uxth	r4, r3
  40502a:	463e      	mov	r6, r7
  40502c:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  405030:	f846 3b04 	str.w	r3, [r6], #4
  405034:	6878      	ldr	r0, [r7, #4]
  405036:	f855 4b04 	ldr.w	r4, [r5], #4
  40503a:	b283      	uxth	r3, r0
  40503c:	0c24      	lsrs	r4, r4, #16
  40503e:	fb0b 3404 	mla	r4, fp, r4, r3
  405042:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  405046:	45ae      	cmp	lr, r5
  405048:	ea4f 4113 	mov.w	r1, r3, lsr #16
  40504c:	d8e6      	bhi.n	40501c <__multiply+0xc4>
  40504e:	607b      	str	r3, [r7, #4]
  405050:	4592      	cmp	sl, r2
  405052:	f10c 0c04 	add.w	ip, ip, #4
  405056:	d8af      	bhi.n	404fb8 <__multiply+0x60>
  405058:	f8dd 9004 	ldr.w	r9, [sp, #4]
  40505c:	f1b8 0f00 	cmp.w	r8, #0
  405060:	dd0b      	ble.n	40507a <__multiply+0x122>
  405062:	f859 3c04 	ldr.w	r3, [r9, #-4]
  405066:	f1a9 0904 	sub.w	r9, r9, #4
  40506a:	b11b      	cbz	r3, 405074 <__multiply+0x11c>
  40506c:	e005      	b.n	40507a <__multiply+0x122>
  40506e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  405072:	b913      	cbnz	r3, 40507a <__multiply+0x122>
  405074:	f1b8 0801 	subs.w	r8, r8, #1
  405078:	d1f9      	bne.n	40506e <__multiply+0x116>
  40507a:	9800      	ldr	r0, [sp, #0]
  40507c:	f8c0 8010 	str.w	r8, [r0, #16]
  405080:	b003      	add	sp, #12
  405082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405086:	4615      	mov	r5, r2
  405088:	460c      	mov	r4, r1
  40508a:	e772      	b.n	404f72 <__multiply+0x1a>

0040508c <__pow5mult>:
  40508c:	f012 0303 	ands.w	r3, r2, #3
  405090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405094:	4614      	mov	r4, r2
  405096:	4607      	mov	r7, r0
  405098:	460e      	mov	r6, r1
  40509a:	d12d      	bne.n	4050f8 <__pow5mult+0x6c>
  40509c:	10a4      	asrs	r4, r4, #2
  40509e:	d01c      	beq.n	4050da <__pow5mult+0x4e>
  4050a0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4050a2:	b395      	cbz	r5, 40510a <__pow5mult+0x7e>
  4050a4:	07e3      	lsls	r3, r4, #31
  4050a6:	f04f 0800 	mov.w	r8, #0
  4050aa:	d406      	bmi.n	4050ba <__pow5mult+0x2e>
  4050ac:	1064      	asrs	r4, r4, #1
  4050ae:	d014      	beq.n	4050da <__pow5mult+0x4e>
  4050b0:	6828      	ldr	r0, [r5, #0]
  4050b2:	b1a8      	cbz	r0, 4050e0 <__pow5mult+0x54>
  4050b4:	4605      	mov	r5, r0
  4050b6:	07e3      	lsls	r3, r4, #31
  4050b8:	d5f8      	bpl.n	4050ac <__pow5mult+0x20>
  4050ba:	4638      	mov	r0, r7
  4050bc:	4631      	mov	r1, r6
  4050be:	462a      	mov	r2, r5
  4050c0:	f7ff ff4a 	bl	404f58 <__multiply>
  4050c4:	b1b6      	cbz	r6, 4050f4 <__pow5mult+0x68>
  4050c6:	6872      	ldr	r2, [r6, #4]
  4050c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4050ca:	1064      	asrs	r4, r4, #1
  4050cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4050d0:	6031      	str	r1, [r6, #0]
  4050d2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4050d6:	4606      	mov	r6, r0
  4050d8:	d1ea      	bne.n	4050b0 <__pow5mult+0x24>
  4050da:	4630      	mov	r0, r6
  4050dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050e0:	4629      	mov	r1, r5
  4050e2:	462a      	mov	r2, r5
  4050e4:	4638      	mov	r0, r7
  4050e6:	f7ff ff37 	bl	404f58 <__multiply>
  4050ea:	6028      	str	r0, [r5, #0]
  4050ec:	f8c0 8000 	str.w	r8, [r0]
  4050f0:	4605      	mov	r5, r0
  4050f2:	e7e0      	b.n	4050b6 <__pow5mult+0x2a>
  4050f4:	4606      	mov	r6, r0
  4050f6:	e7d9      	b.n	4050ac <__pow5mult+0x20>
  4050f8:	1e5a      	subs	r2, r3, #1
  4050fa:	4d0b      	ldr	r5, [pc, #44]	; (405128 <__pow5mult+0x9c>)
  4050fc:	2300      	movs	r3, #0
  4050fe:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405102:	f7ff fe8f 	bl	404e24 <__multadd>
  405106:	4606      	mov	r6, r0
  405108:	e7c8      	b.n	40509c <__pow5mult+0x10>
  40510a:	2101      	movs	r1, #1
  40510c:	4638      	mov	r0, r7
  40510e:	f7ff fe59 	bl	404dc4 <_Balloc>
  405112:	f240 2171 	movw	r1, #625	; 0x271
  405116:	2201      	movs	r2, #1
  405118:	2300      	movs	r3, #0
  40511a:	6141      	str	r1, [r0, #20]
  40511c:	6102      	str	r2, [r0, #16]
  40511e:	4605      	mov	r5, r0
  405120:	64b8      	str	r0, [r7, #72]	; 0x48
  405122:	6003      	str	r3, [r0, #0]
  405124:	e7be      	b.n	4050a4 <__pow5mult+0x18>
  405126:	bf00      	nop
  405128:	004073c8 	.word	0x004073c8

0040512c <__lshift>:
  40512c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405130:	690f      	ldr	r7, [r1, #16]
  405132:	688b      	ldr	r3, [r1, #8]
  405134:	ea4f 1962 	mov.w	r9, r2, asr #5
  405138:	444f      	add	r7, r9
  40513a:	1c7d      	adds	r5, r7, #1
  40513c:	429d      	cmp	r5, r3
  40513e:	460e      	mov	r6, r1
  405140:	4614      	mov	r4, r2
  405142:	6849      	ldr	r1, [r1, #4]
  405144:	4680      	mov	r8, r0
  405146:	dd04      	ble.n	405152 <__lshift+0x26>
  405148:	005b      	lsls	r3, r3, #1
  40514a:	429d      	cmp	r5, r3
  40514c:	f101 0101 	add.w	r1, r1, #1
  405150:	dcfa      	bgt.n	405148 <__lshift+0x1c>
  405152:	4640      	mov	r0, r8
  405154:	f7ff fe36 	bl	404dc4 <_Balloc>
  405158:	f1b9 0f00 	cmp.w	r9, #0
  40515c:	f100 0114 	add.w	r1, r0, #20
  405160:	dd09      	ble.n	405176 <__lshift+0x4a>
  405162:	2300      	movs	r3, #0
  405164:	469e      	mov	lr, r3
  405166:	460a      	mov	r2, r1
  405168:	3301      	adds	r3, #1
  40516a:	454b      	cmp	r3, r9
  40516c:	f842 eb04 	str.w	lr, [r2], #4
  405170:	d1fa      	bne.n	405168 <__lshift+0x3c>
  405172:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  405176:	6932      	ldr	r2, [r6, #16]
  405178:	f106 0314 	add.w	r3, r6, #20
  40517c:	f014 0c1f 	ands.w	ip, r4, #31
  405180:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  405184:	d01f      	beq.n	4051c6 <__lshift+0x9a>
  405186:	f1cc 0920 	rsb	r9, ip, #32
  40518a:	2200      	movs	r2, #0
  40518c:	681c      	ldr	r4, [r3, #0]
  40518e:	fa04 f40c 	lsl.w	r4, r4, ip
  405192:	4314      	orrs	r4, r2
  405194:	468a      	mov	sl, r1
  405196:	f841 4b04 	str.w	r4, [r1], #4
  40519a:	f853 4b04 	ldr.w	r4, [r3], #4
  40519e:	459e      	cmp	lr, r3
  4051a0:	fa24 f209 	lsr.w	r2, r4, r9
  4051a4:	d8f2      	bhi.n	40518c <__lshift+0x60>
  4051a6:	f8ca 2004 	str.w	r2, [sl, #4]
  4051aa:	b102      	cbz	r2, 4051ae <__lshift+0x82>
  4051ac:	1cbd      	adds	r5, r7, #2
  4051ae:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4051b2:	6872      	ldr	r2, [r6, #4]
  4051b4:	3d01      	subs	r5, #1
  4051b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4051ba:	6105      	str	r5, [r0, #16]
  4051bc:	6031      	str	r1, [r6, #0]
  4051be:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4051c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4051c6:	3904      	subs	r1, #4
  4051c8:	f853 2b04 	ldr.w	r2, [r3], #4
  4051cc:	f841 2f04 	str.w	r2, [r1, #4]!
  4051d0:	459e      	cmp	lr, r3
  4051d2:	d8f9      	bhi.n	4051c8 <__lshift+0x9c>
  4051d4:	e7eb      	b.n	4051ae <__lshift+0x82>
  4051d6:	bf00      	nop

004051d8 <__mcmp>:
  4051d8:	6902      	ldr	r2, [r0, #16]
  4051da:	690b      	ldr	r3, [r1, #16]
  4051dc:	1ad2      	subs	r2, r2, r3
  4051de:	d113      	bne.n	405208 <__mcmp+0x30>
  4051e0:	009b      	lsls	r3, r3, #2
  4051e2:	3014      	adds	r0, #20
  4051e4:	3114      	adds	r1, #20
  4051e6:	4419      	add	r1, r3
  4051e8:	b410      	push	{r4}
  4051ea:	4403      	add	r3, r0
  4051ec:	e001      	b.n	4051f2 <__mcmp+0x1a>
  4051ee:	4298      	cmp	r0, r3
  4051f0:	d20c      	bcs.n	40520c <__mcmp+0x34>
  4051f2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4051f6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4051fa:	4294      	cmp	r4, r2
  4051fc:	d0f7      	beq.n	4051ee <__mcmp+0x16>
  4051fe:	d309      	bcc.n	405214 <__mcmp+0x3c>
  405200:	2001      	movs	r0, #1
  405202:	f85d 4b04 	ldr.w	r4, [sp], #4
  405206:	4770      	bx	lr
  405208:	4610      	mov	r0, r2
  40520a:	4770      	bx	lr
  40520c:	2000      	movs	r0, #0
  40520e:	f85d 4b04 	ldr.w	r4, [sp], #4
  405212:	4770      	bx	lr
  405214:	f04f 30ff 	mov.w	r0, #4294967295
  405218:	f85d 4b04 	ldr.w	r4, [sp], #4
  40521c:	4770      	bx	lr
  40521e:	bf00      	nop

00405220 <__mdiff>:
  405220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405224:	460e      	mov	r6, r1
  405226:	4605      	mov	r5, r0
  405228:	4611      	mov	r1, r2
  40522a:	4630      	mov	r0, r6
  40522c:	4614      	mov	r4, r2
  40522e:	f7ff ffd3 	bl	4051d8 <__mcmp>
  405232:	1e07      	subs	r7, r0, #0
  405234:	d054      	beq.n	4052e0 <__mdiff+0xc0>
  405236:	db4d      	blt.n	4052d4 <__mdiff+0xb4>
  405238:	f04f 0800 	mov.w	r8, #0
  40523c:	6871      	ldr	r1, [r6, #4]
  40523e:	4628      	mov	r0, r5
  405240:	f7ff fdc0 	bl	404dc4 <_Balloc>
  405244:	6937      	ldr	r7, [r6, #16]
  405246:	6923      	ldr	r3, [r4, #16]
  405248:	f8c0 800c 	str.w	r8, [r0, #12]
  40524c:	3614      	adds	r6, #20
  40524e:	f104 0214 	add.w	r2, r4, #20
  405252:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  405256:	f100 0514 	add.w	r5, r0, #20
  40525a:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  40525e:	2300      	movs	r3, #0
  405260:	f856 8b04 	ldr.w	r8, [r6], #4
  405264:	f852 4b04 	ldr.w	r4, [r2], #4
  405268:	fa13 f388 	uxtah	r3, r3, r8
  40526c:	b2a1      	uxth	r1, r4
  40526e:	0c24      	lsrs	r4, r4, #16
  405270:	1a59      	subs	r1, r3, r1
  405272:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  405276:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40527a:	b289      	uxth	r1, r1
  40527c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405280:	4594      	cmp	ip, r2
  405282:	f845 1b04 	str.w	r1, [r5], #4
  405286:	ea4f 4323 	mov.w	r3, r3, asr #16
  40528a:	4634      	mov	r4, r6
  40528c:	d8e8      	bhi.n	405260 <__mdiff+0x40>
  40528e:	45b6      	cmp	lr, r6
  405290:	46ac      	mov	ip, r5
  405292:	d915      	bls.n	4052c0 <__mdiff+0xa0>
  405294:	f854 2b04 	ldr.w	r2, [r4], #4
  405298:	fa13 f182 	uxtah	r1, r3, r2
  40529c:	0c13      	lsrs	r3, r2, #16
  40529e:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4052a2:	b289      	uxth	r1, r1
  4052a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4052a8:	45a6      	cmp	lr, r4
  4052aa:	f845 1b04 	str.w	r1, [r5], #4
  4052ae:	ea4f 4323 	mov.w	r3, r3, asr #16
  4052b2:	d8ef      	bhi.n	405294 <__mdiff+0x74>
  4052b4:	43f6      	mvns	r6, r6
  4052b6:	4476      	add	r6, lr
  4052b8:	f026 0503 	bic.w	r5, r6, #3
  4052bc:	3504      	adds	r5, #4
  4052be:	4465      	add	r5, ip
  4052c0:	3d04      	subs	r5, #4
  4052c2:	b921      	cbnz	r1, 4052ce <__mdiff+0xae>
  4052c4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4052c8:	3f01      	subs	r7, #1
  4052ca:	2b00      	cmp	r3, #0
  4052cc:	d0fa      	beq.n	4052c4 <__mdiff+0xa4>
  4052ce:	6107      	str	r7, [r0, #16]
  4052d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052d4:	4633      	mov	r3, r6
  4052d6:	f04f 0801 	mov.w	r8, #1
  4052da:	4626      	mov	r6, r4
  4052dc:	461c      	mov	r4, r3
  4052de:	e7ad      	b.n	40523c <__mdiff+0x1c>
  4052e0:	4628      	mov	r0, r5
  4052e2:	4639      	mov	r1, r7
  4052e4:	f7ff fd6e 	bl	404dc4 <_Balloc>
  4052e8:	2301      	movs	r3, #1
  4052ea:	6147      	str	r7, [r0, #20]
  4052ec:	6103      	str	r3, [r0, #16]
  4052ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052f2:	bf00      	nop

004052f4 <__d2b>:
  4052f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052f8:	b082      	sub	sp, #8
  4052fa:	2101      	movs	r1, #1
  4052fc:	461c      	mov	r4, r3
  4052fe:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405302:	4615      	mov	r5, r2
  405304:	9e08      	ldr	r6, [sp, #32]
  405306:	f7ff fd5d 	bl	404dc4 <_Balloc>
  40530a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40530e:	4680      	mov	r8, r0
  405310:	b10f      	cbz	r7, 405316 <__d2b+0x22>
  405312:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405316:	9401      	str	r4, [sp, #4]
  405318:	b31d      	cbz	r5, 405362 <__d2b+0x6e>
  40531a:	a802      	add	r0, sp, #8
  40531c:	f840 5d08 	str.w	r5, [r0, #-8]!
  405320:	f7ff fde2 	bl	404ee8 <__lo0bits>
  405324:	2800      	cmp	r0, #0
  405326:	d134      	bne.n	405392 <__d2b+0x9e>
  405328:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40532c:	f8c8 2014 	str.w	r2, [r8, #20]
  405330:	2b00      	cmp	r3, #0
  405332:	bf14      	ite	ne
  405334:	2402      	movne	r4, #2
  405336:	2401      	moveq	r4, #1
  405338:	f8c8 3018 	str.w	r3, [r8, #24]
  40533c:	f8c8 4010 	str.w	r4, [r8, #16]
  405340:	b9df      	cbnz	r7, 40537a <__d2b+0x86>
  405342:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  405346:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40534a:	6030      	str	r0, [r6, #0]
  40534c:	6918      	ldr	r0, [r3, #16]
  40534e:	f7ff fdab 	bl	404ea8 <__hi0bits>
  405352:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405354:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  405358:	6018      	str	r0, [r3, #0]
  40535a:	4640      	mov	r0, r8
  40535c:	b002      	add	sp, #8
  40535e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405362:	a801      	add	r0, sp, #4
  405364:	f7ff fdc0 	bl	404ee8 <__lo0bits>
  405368:	2401      	movs	r4, #1
  40536a:	9b01      	ldr	r3, [sp, #4]
  40536c:	f8c8 3014 	str.w	r3, [r8, #20]
  405370:	3020      	adds	r0, #32
  405372:	f8c8 4010 	str.w	r4, [r8, #16]
  405376:	2f00      	cmp	r7, #0
  405378:	d0e3      	beq.n	405342 <__d2b+0x4e>
  40537a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40537c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405380:	4407      	add	r7, r0
  405382:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405386:	6037      	str	r7, [r6, #0]
  405388:	6018      	str	r0, [r3, #0]
  40538a:	4640      	mov	r0, r8
  40538c:	b002      	add	sp, #8
  40538e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405392:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405396:	f1c0 0120 	rsb	r1, r0, #32
  40539a:	fa03 f101 	lsl.w	r1, r3, r1
  40539e:	430a      	orrs	r2, r1
  4053a0:	40c3      	lsrs	r3, r0
  4053a2:	9301      	str	r3, [sp, #4]
  4053a4:	f8c8 2014 	str.w	r2, [r8, #20]
  4053a8:	e7c2      	b.n	405330 <__d2b+0x3c>
  4053aa:	bf00      	nop

004053ac <_realloc_r>:
  4053ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4053b0:	4617      	mov	r7, r2
  4053b2:	b083      	sub	sp, #12
  4053b4:	460e      	mov	r6, r1
  4053b6:	2900      	cmp	r1, #0
  4053b8:	f000 80e7 	beq.w	40558a <_realloc_r+0x1de>
  4053bc:	4681      	mov	r9, r0
  4053be:	f107 050b 	add.w	r5, r7, #11
  4053c2:	f7ff fcfb 	bl	404dbc <__malloc_lock>
  4053c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4053ca:	2d16      	cmp	r5, #22
  4053cc:	f023 0403 	bic.w	r4, r3, #3
  4053d0:	f1a6 0808 	sub.w	r8, r6, #8
  4053d4:	d84c      	bhi.n	405470 <_realloc_r+0xc4>
  4053d6:	2210      	movs	r2, #16
  4053d8:	4615      	mov	r5, r2
  4053da:	42af      	cmp	r7, r5
  4053dc:	d84d      	bhi.n	40547a <_realloc_r+0xce>
  4053de:	4294      	cmp	r4, r2
  4053e0:	f280 8084 	bge.w	4054ec <_realloc_r+0x140>
  4053e4:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 405794 <_realloc_r+0x3e8>
  4053e8:	f8db 0008 	ldr.w	r0, [fp, #8]
  4053ec:	eb08 0104 	add.w	r1, r8, r4
  4053f0:	4288      	cmp	r0, r1
  4053f2:	f000 80d6 	beq.w	4055a2 <_realloc_r+0x1f6>
  4053f6:	6848      	ldr	r0, [r1, #4]
  4053f8:	f020 0e01 	bic.w	lr, r0, #1
  4053fc:	448e      	add	lr, r1
  4053fe:	f8de e004 	ldr.w	lr, [lr, #4]
  405402:	f01e 0f01 	tst.w	lr, #1
  405406:	d13f      	bne.n	405488 <_realloc_r+0xdc>
  405408:	f020 0003 	bic.w	r0, r0, #3
  40540c:	4420      	add	r0, r4
  40540e:	4290      	cmp	r0, r2
  405410:	f280 80c1 	bge.w	405596 <_realloc_r+0x1ea>
  405414:	07db      	lsls	r3, r3, #31
  405416:	f100 808f 	bmi.w	405538 <_realloc_r+0x18c>
  40541a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40541e:	ebc3 0a08 	rsb	sl, r3, r8
  405422:	f8da 3004 	ldr.w	r3, [sl, #4]
  405426:	f023 0303 	bic.w	r3, r3, #3
  40542a:	eb00 0e03 	add.w	lr, r0, r3
  40542e:	4596      	cmp	lr, r2
  405430:	db34      	blt.n	40549c <_realloc_r+0xf0>
  405432:	68cb      	ldr	r3, [r1, #12]
  405434:	688a      	ldr	r2, [r1, #8]
  405436:	4657      	mov	r7, sl
  405438:	60d3      	str	r3, [r2, #12]
  40543a:	609a      	str	r2, [r3, #8]
  40543c:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405440:	f8da 300c 	ldr.w	r3, [sl, #12]
  405444:	60cb      	str	r3, [r1, #12]
  405446:	1f22      	subs	r2, r4, #4
  405448:	2a24      	cmp	r2, #36	; 0x24
  40544a:	6099      	str	r1, [r3, #8]
  40544c:	f200 8136 	bhi.w	4056bc <_realloc_r+0x310>
  405450:	2a13      	cmp	r2, #19
  405452:	f240 80fd 	bls.w	405650 <_realloc_r+0x2a4>
  405456:	6833      	ldr	r3, [r6, #0]
  405458:	f8ca 3008 	str.w	r3, [sl, #8]
  40545c:	6873      	ldr	r3, [r6, #4]
  40545e:	f8ca 300c 	str.w	r3, [sl, #12]
  405462:	2a1b      	cmp	r2, #27
  405464:	f200 8140 	bhi.w	4056e8 <_realloc_r+0x33c>
  405468:	3608      	adds	r6, #8
  40546a:	f10a 0310 	add.w	r3, sl, #16
  40546e:	e0f0      	b.n	405652 <_realloc_r+0x2a6>
  405470:	f025 0507 	bic.w	r5, r5, #7
  405474:	2d00      	cmp	r5, #0
  405476:	462a      	mov	r2, r5
  405478:	daaf      	bge.n	4053da <_realloc_r+0x2e>
  40547a:	230c      	movs	r3, #12
  40547c:	2000      	movs	r0, #0
  40547e:	f8c9 3000 	str.w	r3, [r9]
  405482:	b003      	add	sp, #12
  405484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405488:	07d9      	lsls	r1, r3, #31
  40548a:	d455      	bmi.n	405538 <_realloc_r+0x18c>
  40548c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405490:	ebc3 0a08 	rsb	sl, r3, r8
  405494:	f8da 3004 	ldr.w	r3, [sl, #4]
  405498:	f023 0303 	bic.w	r3, r3, #3
  40549c:	4423      	add	r3, r4
  40549e:	4293      	cmp	r3, r2
  4054a0:	db4a      	blt.n	405538 <_realloc_r+0x18c>
  4054a2:	4657      	mov	r7, sl
  4054a4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4054a8:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4054ac:	1f22      	subs	r2, r4, #4
  4054ae:	2a24      	cmp	r2, #36	; 0x24
  4054b0:	60c1      	str	r1, [r0, #12]
  4054b2:	6088      	str	r0, [r1, #8]
  4054b4:	f200 810e 	bhi.w	4056d4 <_realloc_r+0x328>
  4054b8:	2a13      	cmp	r2, #19
  4054ba:	f240 8109 	bls.w	4056d0 <_realloc_r+0x324>
  4054be:	6831      	ldr	r1, [r6, #0]
  4054c0:	f8ca 1008 	str.w	r1, [sl, #8]
  4054c4:	6871      	ldr	r1, [r6, #4]
  4054c6:	f8ca 100c 	str.w	r1, [sl, #12]
  4054ca:	2a1b      	cmp	r2, #27
  4054cc:	f200 8121 	bhi.w	405712 <_realloc_r+0x366>
  4054d0:	3608      	adds	r6, #8
  4054d2:	f10a 0210 	add.w	r2, sl, #16
  4054d6:	6831      	ldr	r1, [r6, #0]
  4054d8:	6011      	str	r1, [r2, #0]
  4054da:	6871      	ldr	r1, [r6, #4]
  4054dc:	6051      	str	r1, [r2, #4]
  4054de:	68b1      	ldr	r1, [r6, #8]
  4054e0:	6091      	str	r1, [r2, #8]
  4054e2:	461c      	mov	r4, r3
  4054e4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4054e8:	463e      	mov	r6, r7
  4054ea:	46d0      	mov	r8, sl
  4054ec:	1b62      	subs	r2, r4, r5
  4054ee:	2a0f      	cmp	r2, #15
  4054f0:	f003 0301 	and.w	r3, r3, #1
  4054f4:	d80e      	bhi.n	405514 <_realloc_r+0x168>
  4054f6:	4323      	orrs	r3, r4
  4054f8:	4444      	add	r4, r8
  4054fa:	f8c8 3004 	str.w	r3, [r8, #4]
  4054fe:	6863      	ldr	r3, [r4, #4]
  405500:	f043 0301 	orr.w	r3, r3, #1
  405504:	6063      	str	r3, [r4, #4]
  405506:	4648      	mov	r0, r9
  405508:	f7ff fc5a 	bl	404dc0 <__malloc_unlock>
  40550c:	4630      	mov	r0, r6
  40550e:	b003      	add	sp, #12
  405510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405514:	eb08 0105 	add.w	r1, r8, r5
  405518:	431d      	orrs	r5, r3
  40551a:	f042 0301 	orr.w	r3, r2, #1
  40551e:	440a      	add	r2, r1
  405520:	f8c8 5004 	str.w	r5, [r8, #4]
  405524:	604b      	str	r3, [r1, #4]
  405526:	6853      	ldr	r3, [r2, #4]
  405528:	f043 0301 	orr.w	r3, r3, #1
  40552c:	3108      	adds	r1, #8
  40552e:	6053      	str	r3, [r2, #4]
  405530:	4648      	mov	r0, r9
  405532:	f7fe ff5b 	bl	4043ec <_free_r>
  405536:	e7e6      	b.n	405506 <_realloc_r+0x15a>
  405538:	4639      	mov	r1, r7
  40553a:	4648      	mov	r0, r9
  40553c:	f7ff f864 	bl	404608 <_malloc_r>
  405540:	4607      	mov	r7, r0
  405542:	b1d8      	cbz	r0, 40557c <_realloc_r+0x1d0>
  405544:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405548:	f023 0201 	bic.w	r2, r3, #1
  40554c:	4442      	add	r2, r8
  40554e:	f1a0 0108 	sub.w	r1, r0, #8
  405552:	4291      	cmp	r1, r2
  405554:	f000 80ac 	beq.w	4056b0 <_realloc_r+0x304>
  405558:	1f22      	subs	r2, r4, #4
  40555a:	2a24      	cmp	r2, #36	; 0x24
  40555c:	f200 8099 	bhi.w	405692 <_realloc_r+0x2e6>
  405560:	2a13      	cmp	r2, #19
  405562:	d86a      	bhi.n	40563a <_realloc_r+0x28e>
  405564:	4603      	mov	r3, r0
  405566:	4632      	mov	r2, r6
  405568:	6811      	ldr	r1, [r2, #0]
  40556a:	6019      	str	r1, [r3, #0]
  40556c:	6851      	ldr	r1, [r2, #4]
  40556e:	6059      	str	r1, [r3, #4]
  405570:	6892      	ldr	r2, [r2, #8]
  405572:	609a      	str	r2, [r3, #8]
  405574:	4631      	mov	r1, r6
  405576:	4648      	mov	r0, r9
  405578:	f7fe ff38 	bl	4043ec <_free_r>
  40557c:	4648      	mov	r0, r9
  40557e:	f7ff fc1f 	bl	404dc0 <__malloc_unlock>
  405582:	4638      	mov	r0, r7
  405584:	b003      	add	sp, #12
  405586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40558a:	4611      	mov	r1, r2
  40558c:	b003      	add	sp, #12
  40558e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405592:	f7ff b839 	b.w	404608 <_malloc_r>
  405596:	68ca      	ldr	r2, [r1, #12]
  405598:	6889      	ldr	r1, [r1, #8]
  40559a:	4604      	mov	r4, r0
  40559c:	60ca      	str	r2, [r1, #12]
  40559e:	6091      	str	r1, [r2, #8]
  4055a0:	e7a4      	b.n	4054ec <_realloc_r+0x140>
  4055a2:	6841      	ldr	r1, [r0, #4]
  4055a4:	f021 0103 	bic.w	r1, r1, #3
  4055a8:	4421      	add	r1, r4
  4055aa:	f105 0010 	add.w	r0, r5, #16
  4055ae:	4281      	cmp	r1, r0
  4055b0:	da5b      	bge.n	40566a <_realloc_r+0x2be>
  4055b2:	07db      	lsls	r3, r3, #31
  4055b4:	d4c0      	bmi.n	405538 <_realloc_r+0x18c>
  4055b6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4055ba:	ebc3 0a08 	rsb	sl, r3, r8
  4055be:	f8da 3004 	ldr.w	r3, [sl, #4]
  4055c2:	f023 0303 	bic.w	r3, r3, #3
  4055c6:	eb01 0c03 	add.w	ip, r1, r3
  4055ca:	4560      	cmp	r0, ip
  4055cc:	f73f af66 	bgt.w	40549c <_realloc_r+0xf0>
  4055d0:	4657      	mov	r7, sl
  4055d2:	f8da 300c 	ldr.w	r3, [sl, #12]
  4055d6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4055da:	1f22      	subs	r2, r4, #4
  4055dc:	2a24      	cmp	r2, #36	; 0x24
  4055de:	60cb      	str	r3, [r1, #12]
  4055e0:	6099      	str	r1, [r3, #8]
  4055e2:	f200 80b8 	bhi.w	405756 <_realloc_r+0x3aa>
  4055e6:	2a13      	cmp	r2, #19
  4055e8:	f240 80a9 	bls.w	40573e <_realloc_r+0x392>
  4055ec:	6833      	ldr	r3, [r6, #0]
  4055ee:	f8ca 3008 	str.w	r3, [sl, #8]
  4055f2:	6873      	ldr	r3, [r6, #4]
  4055f4:	f8ca 300c 	str.w	r3, [sl, #12]
  4055f8:	2a1b      	cmp	r2, #27
  4055fa:	f200 80b5 	bhi.w	405768 <_realloc_r+0x3bc>
  4055fe:	3608      	adds	r6, #8
  405600:	f10a 0310 	add.w	r3, sl, #16
  405604:	6832      	ldr	r2, [r6, #0]
  405606:	601a      	str	r2, [r3, #0]
  405608:	6872      	ldr	r2, [r6, #4]
  40560a:	605a      	str	r2, [r3, #4]
  40560c:	68b2      	ldr	r2, [r6, #8]
  40560e:	609a      	str	r2, [r3, #8]
  405610:	eb0a 0205 	add.w	r2, sl, r5
  405614:	ebc5 030c 	rsb	r3, r5, ip
  405618:	f043 0301 	orr.w	r3, r3, #1
  40561c:	f8cb 2008 	str.w	r2, [fp, #8]
  405620:	6053      	str	r3, [r2, #4]
  405622:	f8da 3004 	ldr.w	r3, [sl, #4]
  405626:	f003 0301 	and.w	r3, r3, #1
  40562a:	431d      	orrs	r5, r3
  40562c:	4648      	mov	r0, r9
  40562e:	f8ca 5004 	str.w	r5, [sl, #4]
  405632:	f7ff fbc5 	bl	404dc0 <__malloc_unlock>
  405636:	4638      	mov	r0, r7
  405638:	e769      	b.n	40550e <_realloc_r+0x162>
  40563a:	6833      	ldr	r3, [r6, #0]
  40563c:	6003      	str	r3, [r0, #0]
  40563e:	6873      	ldr	r3, [r6, #4]
  405640:	6043      	str	r3, [r0, #4]
  405642:	2a1b      	cmp	r2, #27
  405644:	d829      	bhi.n	40569a <_realloc_r+0x2ee>
  405646:	f100 0308 	add.w	r3, r0, #8
  40564a:	f106 0208 	add.w	r2, r6, #8
  40564e:	e78b      	b.n	405568 <_realloc_r+0x1bc>
  405650:	463b      	mov	r3, r7
  405652:	6832      	ldr	r2, [r6, #0]
  405654:	601a      	str	r2, [r3, #0]
  405656:	6872      	ldr	r2, [r6, #4]
  405658:	605a      	str	r2, [r3, #4]
  40565a:	68b2      	ldr	r2, [r6, #8]
  40565c:	609a      	str	r2, [r3, #8]
  40565e:	463e      	mov	r6, r7
  405660:	4674      	mov	r4, lr
  405662:	f8da 3004 	ldr.w	r3, [sl, #4]
  405666:	46d0      	mov	r8, sl
  405668:	e740      	b.n	4054ec <_realloc_r+0x140>
  40566a:	eb08 0205 	add.w	r2, r8, r5
  40566e:	1b4b      	subs	r3, r1, r5
  405670:	f043 0301 	orr.w	r3, r3, #1
  405674:	f8cb 2008 	str.w	r2, [fp, #8]
  405678:	6053      	str	r3, [r2, #4]
  40567a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40567e:	f003 0301 	and.w	r3, r3, #1
  405682:	431d      	orrs	r5, r3
  405684:	4648      	mov	r0, r9
  405686:	f846 5c04 	str.w	r5, [r6, #-4]
  40568a:	f7ff fb99 	bl	404dc0 <__malloc_unlock>
  40568e:	4630      	mov	r0, r6
  405690:	e73d      	b.n	40550e <_realloc_r+0x162>
  405692:	4631      	mov	r1, r6
  405694:	f7ff fb2e 	bl	404cf4 <memmove>
  405698:	e76c      	b.n	405574 <_realloc_r+0x1c8>
  40569a:	68b3      	ldr	r3, [r6, #8]
  40569c:	6083      	str	r3, [r0, #8]
  40569e:	68f3      	ldr	r3, [r6, #12]
  4056a0:	60c3      	str	r3, [r0, #12]
  4056a2:	2a24      	cmp	r2, #36	; 0x24
  4056a4:	d02c      	beq.n	405700 <_realloc_r+0x354>
  4056a6:	f100 0310 	add.w	r3, r0, #16
  4056aa:	f106 0210 	add.w	r2, r6, #16
  4056ae:	e75b      	b.n	405568 <_realloc_r+0x1bc>
  4056b0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4056b4:	f022 0203 	bic.w	r2, r2, #3
  4056b8:	4414      	add	r4, r2
  4056ba:	e717      	b.n	4054ec <_realloc_r+0x140>
  4056bc:	4631      	mov	r1, r6
  4056be:	4638      	mov	r0, r7
  4056c0:	4674      	mov	r4, lr
  4056c2:	463e      	mov	r6, r7
  4056c4:	f7ff fb16 	bl	404cf4 <memmove>
  4056c8:	46d0      	mov	r8, sl
  4056ca:	f8da 3004 	ldr.w	r3, [sl, #4]
  4056ce:	e70d      	b.n	4054ec <_realloc_r+0x140>
  4056d0:	463a      	mov	r2, r7
  4056d2:	e700      	b.n	4054d6 <_realloc_r+0x12a>
  4056d4:	4631      	mov	r1, r6
  4056d6:	4638      	mov	r0, r7
  4056d8:	461c      	mov	r4, r3
  4056da:	463e      	mov	r6, r7
  4056dc:	f7ff fb0a 	bl	404cf4 <memmove>
  4056e0:	46d0      	mov	r8, sl
  4056e2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4056e6:	e701      	b.n	4054ec <_realloc_r+0x140>
  4056e8:	68b3      	ldr	r3, [r6, #8]
  4056ea:	f8ca 3010 	str.w	r3, [sl, #16]
  4056ee:	68f3      	ldr	r3, [r6, #12]
  4056f0:	f8ca 3014 	str.w	r3, [sl, #20]
  4056f4:	2a24      	cmp	r2, #36	; 0x24
  4056f6:	d018      	beq.n	40572a <_realloc_r+0x37e>
  4056f8:	3610      	adds	r6, #16
  4056fa:	f10a 0318 	add.w	r3, sl, #24
  4056fe:	e7a8      	b.n	405652 <_realloc_r+0x2a6>
  405700:	6933      	ldr	r3, [r6, #16]
  405702:	6103      	str	r3, [r0, #16]
  405704:	6973      	ldr	r3, [r6, #20]
  405706:	6143      	str	r3, [r0, #20]
  405708:	f106 0218 	add.w	r2, r6, #24
  40570c:	f100 0318 	add.w	r3, r0, #24
  405710:	e72a      	b.n	405568 <_realloc_r+0x1bc>
  405712:	68b1      	ldr	r1, [r6, #8]
  405714:	f8ca 1010 	str.w	r1, [sl, #16]
  405718:	68f1      	ldr	r1, [r6, #12]
  40571a:	f8ca 1014 	str.w	r1, [sl, #20]
  40571e:	2a24      	cmp	r2, #36	; 0x24
  405720:	d00f      	beq.n	405742 <_realloc_r+0x396>
  405722:	3610      	adds	r6, #16
  405724:	f10a 0218 	add.w	r2, sl, #24
  405728:	e6d5      	b.n	4054d6 <_realloc_r+0x12a>
  40572a:	6933      	ldr	r3, [r6, #16]
  40572c:	f8ca 3018 	str.w	r3, [sl, #24]
  405730:	6973      	ldr	r3, [r6, #20]
  405732:	f8ca 301c 	str.w	r3, [sl, #28]
  405736:	3618      	adds	r6, #24
  405738:	f10a 0320 	add.w	r3, sl, #32
  40573c:	e789      	b.n	405652 <_realloc_r+0x2a6>
  40573e:	463b      	mov	r3, r7
  405740:	e760      	b.n	405604 <_realloc_r+0x258>
  405742:	6932      	ldr	r2, [r6, #16]
  405744:	f8ca 2018 	str.w	r2, [sl, #24]
  405748:	6972      	ldr	r2, [r6, #20]
  40574a:	f8ca 201c 	str.w	r2, [sl, #28]
  40574e:	3618      	adds	r6, #24
  405750:	f10a 0220 	add.w	r2, sl, #32
  405754:	e6bf      	b.n	4054d6 <_realloc_r+0x12a>
  405756:	4631      	mov	r1, r6
  405758:	4638      	mov	r0, r7
  40575a:	f8cd c004 	str.w	ip, [sp, #4]
  40575e:	f7ff fac9 	bl	404cf4 <memmove>
  405762:	f8dd c004 	ldr.w	ip, [sp, #4]
  405766:	e753      	b.n	405610 <_realloc_r+0x264>
  405768:	68b3      	ldr	r3, [r6, #8]
  40576a:	f8ca 3010 	str.w	r3, [sl, #16]
  40576e:	68f3      	ldr	r3, [r6, #12]
  405770:	f8ca 3014 	str.w	r3, [sl, #20]
  405774:	2a24      	cmp	r2, #36	; 0x24
  405776:	d003      	beq.n	405780 <_realloc_r+0x3d4>
  405778:	3610      	adds	r6, #16
  40577a:	f10a 0318 	add.w	r3, sl, #24
  40577e:	e741      	b.n	405604 <_realloc_r+0x258>
  405780:	6933      	ldr	r3, [r6, #16]
  405782:	f8ca 3018 	str.w	r3, [sl, #24]
  405786:	6973      	ldr	r3, [r6, #20]
  405788:	f8ca 301c 	str.w	r3, [sl, #28]
  40578c:	3618      	adds	r6, #24
  40578e:	f10a 0320 	add.w	r3, sl, #32
  405792:	e737      	b.n	405604 <_realloc_r+0x258>
  405794:	2000047c 	.word	0x2000047c

00405798 <__fpclassifyd>:
  405798:	b410      	push	{r4}
  40579a:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  40579e:	d008      	beq.n	4057b2 <__fpclassifyd+0x1a>
  4057a0:	4b11      	ldr	r3, [pc, #68]	; (4057e8 <__fpclassifyd+0x50>)
  4057a2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  4057a6:	429a      	cmp	r2, r3
  4057a8:	d808      	bhi.n	4057bc <__fpclassifyd+0x24>
  4057aa:	2004      	movs	r0, #4
  4057ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  4057b0:	4770      	bx	lr
  4057b2:	b918      	cbnz	r0, 4057bc <__fpclassifyd+0x24>
  4057b4:	2002      	movs	r0, #2
  4057b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4057ba:	4770      	bx	lr
  4057bc:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  4057c0:	4b09      	ldr	r3, [pc, #36]	; (4057e8 <__fpclassifyd+0x50>)
  4057c2:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  4057c6:	4299      	cmp	r1, r3
  4057c8:	d9ef      	bls.n	4057aa <__fpclassifyd+0x12>
  4057ca:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  4057ce:	d201      	bcs.n	4057d4 <__fpclassifyd+0x3c>
  4057d0:	2003      	movs	r0, #3
  4057d2:	e7eb      	b.n	4057ac <__fpclassifyd+0x14>
  4057d4:	4b05      	ldr	r3, [pc, #20]	; (4057ec <__fpclassifyd+0x54>)
  4057d6:	429c      	cmp	r4, r3
  4057d8:	d001      	beq.n	4057de <__fpclassifyd+0x46>
  4057da:	2000      	movs	r0, #0
  4057dc:	e7e6      	b.n	4057ac <__fpclassifyd+0x14>
  4057de:	fab0 f080 	clz	r0, r0
  4057e2:	0940      	lsrs	r0, r0, #5
  4057e4:	e7e2      	b.n	4057ac <__fpclassifyd+0x14>
  4057e6:	bf00      	nop
  4057e8:	7fdfffff 	.word	0x7fdfffff
  4057ec:	7ff00000 	.word	0x7ff00000

004057f0 <_sbrk_r>:
  4057f0:	b538      	push	{r3, r4, r5, lr}
  4057f2:	4c07      	ldr	r4, [pc, #28]	; (405810 <_sbrk_r+0x20>)
  4057f4:	2300      	movs	r3, #0
  4057f6:	4605      	mov	r5, r0
  4057f8:	4608      	mov	r0, r1
  4057fa:	6023      	str	r3, [r4, #0]
  4057fc:	f7fb fdf2 	bl	4013e4 <_sbrk>
  405800:	1c43      	adds	r3, r0, #1
  405802:	d000      	beq.n	405806 <_sbrk_r+0x16>
  405804:	bd38      	pop	{r3, r4, r5, pc}
  405806:	6823      	ldr	r3, [r4, #0]
  405808:	2b00      	cmp	r3, #0
  40580a:	d0fb      	beq.n	405804 <_sbrk_r+0x14>
  40580c:	602b      	str	r3, [r5, #0]
  40580e:	bd38      	pop	{r3, r4, r5, pc}
  405810:	20000db4 	.word	0x20000db4

00405814 <__sread>:
  405814:	b510      	push	{r4, lr}
  405816:	460c      	mov	r4, r1
  405818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40581c:	f000 f9ea 	bl	405bf4 <_read_r>
  405820:	2800      	cmp	r0, #0
  405822:	db03      	blt.n	40582c <__sread+0x18>
  405824:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405826:	4403      	add	r3, r0
  405828:	6523      	str	r3, [r4, #80]	; 0x50
  40582a:	bd10      	pop	{r4, pc}
  40582c:	89a3      	ldrh	r3, [r4, #12]
  40582e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405832:	81a3      	strh	r3, [r4, #12]
  405834:	bd10      	pop	{r4, pc}
  405836:	bf00      	nop

00405838 <__swrite>:
  405838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40583c:	4616      	mov	r6, r2
  40583e:	898a      	ldrh	r2, [r1, #12]
  405840:	461d      	mov	r5, r3
  405842:	05d3      	lsls	r3, r2, #23
  405844:	460c      	mov	r4, r1
  405846:	4607      	mov	r7, r0
  405848:	d506      	bpl.n	405858 <__swrite+0x20>
  40584a:	2200      	movs	r2, #0
  40584c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405850:	2302      	movs	r3, #2
  405852:	f000 f9bb 	bl	405bcc <_lseek_r>
  405856:	89a2      	ldrh	r2, [r4, #12]
  405858:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40585c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405860:	81a2      	strh	r2, [r4, #12]
  405862:	4638      	mov	r0, r7
  405864:	4632      	mov	r2, r6
  405866:	462b      	mov	r3, r5
  405868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40586c:	f000 b8c4 	b.w	4059f8 <_write_r>

00405870 <__sseek>:
  405870:	b510      	push	{r4, lr}
  405872:	460c      	mov	r4, r1
  405874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405878:	f000 f9a8 	bl	405bcc <_lseek_r>
  40587c:	89a3      	ldrh	r3, [r4, #12]
  40587e:	1c42      	adds	r2, r0, #1
  405880:	bf0e      	itee	eq
  405882:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405886:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40588a:	6520      	strne	r0, [r4, #80]	; 0x50
  40588c:	81a3      	strh	r3, [r4, #12]
  40588e:	bd10      	pop	{r4, pc}

00405890 <__sclose>:
  405890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405894:	f000 b946 	b.w	405b24 <_close_r>

00405898 <strlen>:
  405898:	f020 0103 	bic.w	r1, r0, #3
  40589c:	f010 0003 	ands.w	r0, r0, #3
  4058a0:	f1c0 0000 	rsb	r0, r0, #0
  4058a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4058a8:	f100 0c04 	add.w	ip, r0, #4
  4058ac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4058b0:	f06f 0200 	mvn.w	r2, #0
  4058b4:	bf1c      	itt	ne
  4058b6:	fa22 f20c 	lsrne.w	r2, r2, ip
  4058ba:	4313      	orrne	r3, r2
  4058bc:	f04f 0c01 	mov.w	ip, #1
  4058c0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4058c4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4058c8:	eba3 020c 	sub.w	r2, r3, ip
  4058cc:	ea22 0203 	bic.w	r2, r2, r3
  4058d0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4058d4:	bf04      	itt	eq
  4058d6:	f851 3b04 	ldreq.w	r3, [r1], #4
  4058da:	3004      	addeq	r0, #4
  4058dc:	d0f4      	beq.n	4058c8 <strlen+0x30>
  4058de:	f1c2 0100 	rsb	r1, r2, #0
  4058e2:	ea02 0201 	and.w	r2, r2, r1
  4058e6:	fab2 f282 	clz	r2, r2
  4058ea:	f1c2 021f 	rsb	r2, r2, #31
  4058ee:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4058f2:	4770      	bx	lr

004058f4 <__ssprint_r>:
  4058f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4058f8:	6893      	ldr	r3, [r2, #8]
  4058fa:	f8d2 8000 	ldr.w	r8, [r2]
  4058fe:	b083      	sub	sp, #12
  405900:	4691      	mov	r9, r2
  405902:	2b00      	cmp	r3, #0
  405904:	d072      	beq.n	4059ec <__ssprint_r+0xf8>
  405906:	4607      	mov	r7, r0
  405908:	f04f 0b00 	mov.w	fp, #0
  40590c:	6808      	ldr	r0, [r1, #0]
  40590e:	688b      	ldr	r3, [r1, #8]
  405910:	460d      	mov	r5, r1
  405912:	465c      	mov	r4, fp
  405914:	2c00      	cmp	r4, #0
  405916:	d045      	beq.n	4059a4 <__ssprint_r+0xb0>
  405918:	429c      	cmp	r4, r3
  40591a:	461e      	mov	r6, r3
  40591c:	469a      	mov	sl, r3
  40591e:	d348      	bcc.n	4059b2 <__ssprint_r+0xbe>
  405920:	89ab      	ldrh	r3, [r5, #12]
  405922:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405926:	d02d      	beq.n	405984 <__ssprint_r+0x90>
  405928:	696e      	ldr	r6, [r5, #20]
  40592a:	6929      	ldr	r1, [r5, #16]
  40592c:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  405930:	ebc1 0a00 	rsb	sl, r1, r0
  405934:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  405938:	1c60      	adds	r0, r4, #1
  40593a:	1076      	asrs	r6, r6, #1
  40593c:	4450      	add	r0, sl
  40593e:	4286      	cmp	r6, r0
  405940:	4632      	mov	r2, r6
  405942:	bf3c      	itt	cc
  405944:	4606      	movcc	r6, r0
  405946:	4632      	movcc	r2, r6
  405948:	055b      	lsls	r3, r3, #21
  40594a:	d535      	bpl.n	4059b8 <__ssprint_r+0xc4>
  40594c:	4611      	mov	r1, r2
  40594e:	4638      	mov	r0, r7
  405950:	f7fe fe5a 	bl	404608 <_malloc_r>
  405954:	2800      	cmp	r0, #0
  405956:	d039      	beq.n	4059cc <__ssprint_r+0xd8>
  405958:	4652      	mov	r2, sl
  40595a:	6929      	ldr	r1, [r5, #16]
  40595c:	9001      	str	r0, [sp, #4]
  40595e:	f7ff f92f 	bl	404bc0 <memcpy>
  405962:	89aa      	ldrh	r2, [r5, #12]
  405964:	9b01      	ldr	r3, [sp, #4]
  405966:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40596a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40596e:	81aa      	strh	r2, [r5, #12]
  405970:	ebca 0206 	rsb	r2, sl, r6
  405974:	eb03 000a 	add.w	r0, r3, sl
  405978:	616e      	str	r6, [r5, #20]
  40597a:	612b      	str	r3, [r5, #16]
  40597c:	6028      	str	r0, [r5, #0]
  40597e:	60aa      	str	r2, [r5, #8]
  405980:	4626      	mov	r6, r4
  405982:	46a2      	mov	sl, r4
  405984:	4652      	mov	r2, sl
  405986:	4659      	mov	r1, fp
  405988:	f7ff f9b4 	bl	404cf4 <memmove>
  40598c:	f8d9 2008 	ldr.w	r2, [r9, #8]
  405990:	68ab      	ldr	r3, [r5, #8]
  405992:	6828      	ldr	r0, [r5, #0]
  405994:	1b9b      	subs	r3, r3, r6
  405996:	4450      	add	r0, sl
  405998:	1b14      	subs	r4, r2, r4
  40599a:	60ab      	str	r3, [r5, #8]
  40599c:	6028      	str	r0, [r5, #0]
  40599e:	f8c9 4008 	str.w	r4, [r9, #8]
  4059a2:	b31c      	cbz	r4, 4059ec <__ssprint_r+0xf8>
  4059a4:	f8d8 b000 	ldr.w	fp, [r8]
  4059a8:	f8d8 4004 	ldr.w	r4, [r8, #4]
  4059ac:	f108 0808 	add.w	r8, r8, #8
  4059b0:	e7b0      	b.n	405914 <__ssprint_r+0x20>
  4059b2:	4626      	mov	r6, r4
  4059b4:	46a2      	mov	sl, r4
  4059b6:	e7e5      	b.n	405984 <__ssprint_r+0x90>
  4059b8:	4638      	mov	r0, r7
  4059ba:	f7ff fcf7 	bl	4053ac <_realloc_r>
  4059be:	4603      	mov	r3, r0
  4059c0:	2800      	cmp	r0, #0
  4059c2:	d1d5      	bne.n	405970 <__ssprint_r+0x7c>
  4059c4:	4638      	mov	r0, r7
  4059c6:	6929      	ldr	r1, [r5, #16]
  4059c8:	f7fe fd10 	bl	4043ec <_free_r>
  4059cc:	230c      	movs	r3, #12
  4059ce:	603b      	str	r3, [r7, #0]
  4059d0:	89ab      	ldrh	r3, [r5, #12]
  4059d2:	2200      	movs	r2, #0
  4059d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4059d8:	f04f 30ff 	mov.w	r0, #4294967295
  4059dc:	81ab      	strh	r3, [r5, #12]
  4059de:	f8c9 2008 	str.w	r2, [r9, #8]
  4059e2:	f8c9 2004 	str.w	r2, [r9, #4]
  4059e6:	b003      	add	sp, #12
  4059e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059ec:	2000      	movs	r0, #0
  4059ee:	f8c9 0004 	str.w	r0, [r9, #4]
  4059f2:	b003      	add	sp, #12
  4059f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004059f8 <_write_r>:
  4059f8:	b570      	push	{r4, r5, r6, lr}
  4059fa:	4c08      	ldr	r4, [pc, #32]	; (405a1c <_write_r+0x24>)
  4059fc:	4606      	mov	r6, r0
  4059fe:	2500      	movs	r5, #0
  405a00:	4608      	mov	r0, r1
  405a02:	4611      	mov	r1, r2
  405a04:	461a      	mov	r2, r3
  405a06:	6025      	str	r5, [r4, #0]
  405a08:	f7fa fbfc 	bl	400204 <_write>
  405a0c:	1c43      	adds	r3, r0, #1
  405a0e:	d000      	beq.n	405a12 <_write_r+0x1a>
  405a10:	bd70      	pop	{r4, r5, r6, pc}
  405a12:	6823      	ldr	r3, [r4, #0]
  405a14:	2b00      	cmp	r3, #0
  405a16:	d0fb      	beq.n	405a10 <_write_r+0x18>
  405a18:	6033      	str	r3, [r6, #0]
  405a1a:	bd70      	pop	{r4, r5, r6, pc}
  405a1c:	20000db4 	.word	0x20000db4

00405a20 <__register_exitproc>:
  405a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405a24:	4c25      	ldr	r4, [pc, #148]	; (405abc <__register_exitproc+0x9c>)
  405a26:	6825      	ldr	r5, [r4, #0]
  405a28:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405a2c:	4606      	mov	r6, r0
  405a2e:	4688      	mov	r8, r1
  405a30:	4692      	mov	sl, r2
  405a32:	4699      	mov	r9, r3
  405a34:	b3cc      	cbz	r4, 405aaa <__register_exitproc+0x8a>
  405a36:	6860      	ldr	r0, [r4, #4]
  405a38:	281f      	cmp	r0, #31
  405a3a:	dc18      	bgt.n	405a6e <__register_exitproc+0x4e>
  405a3c:	1c43      	adds	r3, r0, #1
  405a3e:	b17e      	cbz	r6, 405a60 <__register_exitproc+0x40>
  405a40:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405a44:	2101      	movs	r1, #1
  405a46:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405a4a:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  405a4e:	fa01 f200 	lsl.w	r2, r1, r0
  405a52:	4317      	orrs	r7, r2
  405a54:	2e02      	cmp	r6, #2
  405a56:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405a5a:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405a5e:	d01e      	beq.n	405a9e <__register_exitproc+0x7e>
  405a60:	3002      	adds	r0, #2
  405a62:	6063      	str	r3, [r4, #4]
  405a64:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405a68:	2000      	movs	r0, #0
  405a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a6e:	4b14      	ldr	r3, [pc, #80]	; (405ac0 <__register_exitproc+0xa0>)
  405a70:	b303      	cbz	r3, 405ab4 <__register_exitproc+0x94>
  405a72:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405a76:	f7fe fdbf 	bl	4045f8 <malloc>
  405a7a:	4604      	mov	r4, r0
  405a7c:	b1d0      	cbz	r0, 405ab4 <__register_exitproc+0x94>
  405a7e:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405a82:	2700      	movs	r7, #0
  405a84:	e880 0088 	stmia.w	r0, {r3, r7}
  405a88:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405a8c:	4638      	mov	r0, r7
  405a8e:	2301      	movs	r3, #1
  405a90:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405a94:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405a98:	2e00      	cmp	r6, #0
  405a9a:	d0e1      	beq.n	405a60 <__register_exitproc+0x40>
  405a9c:	e7d0      	b.n	405a40 <__register_exitproc+0x20>
  405a9e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405aa2:	430a      	orrs	r2, r1
  405aa4:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  405aa8:	e7da      	b.n	405a60 <__register_exitproc+0x40>
  405aaa:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405aae:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405ab2:	e7c0      	b.n	405a36 <__register_exitproc+0x16>
  405ab4:	f04f 30ff 	mov.w	r0, #4294967295
  405ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405abc:	0040727c 	.word	0x0040727c
  405ac0:	004045f9 	.word	0x004045f9

00405ac4 <_calloc_r>:
  405ac4:	b510      	push	{r4, lr}
  405ac6:	fb02 f101 	mul.w	r1, r2, r1
  405aca:	f7fe fd9d 	bl	404608 <_malloc_r>
  405ace:	4604      	mov	r4, r0
  405ad0:	b168      	cbz	r0, 405aee <_calloc_r+0x2a>
  405ad2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405ad6:	f022 0203 	bic.w	r2, r2, #3
  405ada:	3a04      	subs	r2, #4
  405adc:	2a24      	cmp	r2, #36	; 0x24
  405ade:	d818      	bhi.n	405b12 <_calloc_r+0x4e>
  405ae0:	2a13      	cmp	r2, #19
  405ae2:	d806      	bhi.n	405af2 <_calloc_r+0x2e>
  405ae4:	4603      	mov	r3, r0
  405ae6:	2200      	movs	r2, #0
  405ae8:	601a      	str	r2, [r3, #0]
  405aea:	605a      	str	r2, [r3, #4]
  405aec:	609a      	str	r2, [r3, #8]
  405aee:	4620      	mov	r0, r4
  405af0:	bd10      	pop	{r4, pc}
  405af2:	2300      	movs	r3, #0
  405af4:	2a1b      	cmp	r2, #27
  405af6:	6003      	str	r3, [r0, #0]
  405af8:	6043      	str	r3, [r0, #4]
  405afa:	d90f      	bls.n	405b1c <_calloc_r+0x58>
  405afc:	2a24      	cmp	r2, #36	; 0x24
  405afe:	6083      	str	r3, [r0, #8]
  405b00:	60c3      	str	r3, [r0, #12]
  405b02:	bf05      	ittet	eq
  405b04:	6103      	streq	r3, [r0, #16]
  405b06:	6143      	streq	r3, [r0, #20]
  405b08:	f100 0310 	addne.w	r3, r0, #16
  405b0c:	f100 0318 	addeq.w	r3, r0, #24
  405b10:	e7e9      	b.n	405ae6 <_calloc_r+0x22>
  405b12:	2100      	movs	r1, #0
  405b14:	f7fb ff6a 	bl	4019ec <memset>
  405b18:	4620      	mov	r0, r4
  405b1a:	bd10      	pop	{r4, pc}
  405b1c:	f100 0308 	add.w	r3, r0, #8
  405b20:	e7e1      	b.n	405ae6 <_calloc_r+0x22>
  405b22:	bf00      	nop

00405b24 <_close_r>:
  405b24:	b538      	push	{r3, r4, r5, lr}
  405b26:	4c07      	ldr	r4, [pc, #28]	; (405b44 <_close_r+0x20>)
  405b28:	2300      	movs	r3, #0
  405b2a:	4605      	mov	r5, r0
  405b2c:	4608      	mov	r0, r1
  405b2e:	6023      	str	r3, [r4, #0]
  405b30:	f7fb fc72 	bl	401418 <_close>
  405b34:	1c43      	adds	r3, r0, #1
  405b36:	d000      	beq.n	405b3a <_close_r+0x16>
  405b38:	bd38      	pop	{r3, r4, r5, pc}
  405b3a:	6823      	ldr	r3, [r4, #0]
  405b3c:	2b00      	cmp	r3, #0
  405b3e:	d0fb      	beq.n	405b38 <_close_r+0x14>
  405b40:	602b      	str	r3, [r5, #0]
  405b42:	bd38      	pop	{r3, r4, r5, pc}
  405b44:	20000db4 	.word	0x20000db4

00405b48 <_fclose_r>:
  405b48:	2900      	cmp	r1, #0
  405b4a:	d03d      	beq.n	405bc8 <_fclose_r+0x80>
  405b4c:	b570      	push	{r4, r5, r6, lr}
  405b4e:	4605      	mov	r5, r0
  405b50:	460c      	mov	r4, r1
  405b52:	b108      	cbz	r0, 405b58 <_fclose_r+0x10>
  405b54:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405b56:	b37b      	cbz	r3, 405bb8 <_fclose_r+0x70>
  405b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b5c:	b90b      	cbnz	r3, 405b62 <_fclose_r+0x1a>
  405b5e:	2000      	movs	r0, #0
  405b60:	bd70      	pop	{r4, r5, r6, pc}
  405b62:	4628      	mov	r0, r5
  405b64:	4621      	mov	r1, r4
  405b66:	f7fe fa95 	bl	404094 <__sflush_r>
  405b6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405b6c:	4606      	mov	r6, r0
  405b6e:	b133      	cbz	r3, 405b7e <_fclose_r+0x36>
  405b70:	4628      	mov	r0, r5
  405b72:	69e1      	ldr	r1, [r4, #28]
  405b74:	4798      	blx	r3
  405b76:	2800      	cmp	r0, #0
  405b78:	bfb8      	it	lt
  405b7a:	f04f 36ff 	movlt.w	r6, #4294967295
  405b7e:	89a3      	ldrh	r3, [r4, #12]
  405b80:	061b      	lsls	r3, r3, #24
  405b82:	d41c      	bmi.n	405bbe <_fclose_r+0x76>
  405b84:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405b86:	b141      	cbz	r1, 405b9a <_fclose_r+0x52>
  405b88:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405b8c:	4299      	cmp	r1, r3
  405b8e:	d002      	beq.n	405b96 <_fclose_r+0x4e>
  405b90:	4628      	mov	r0, r5
  405b92:	f7fe fc2b 	bl	4043ec <_free_r>
  405b96:	2300      	movs	r3, #0
  405b98:	6323      	str	r3, [r4, #48]	; 0x30
  405b9a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405b9c:	b121      	cbz	r1, 405ba8 <_fclose_r+0x60>
  405b9e:	4628      	mov	r0, r5
  405ba0:	f7fe fc24 	bl	4043ec <_free_r>
  405ba4:	2300      	movs	r3, #0
  405ba6:	6463      	str	r3, [r4, #68]	; 0x44
  405ba8:	f7fe fbb8 	bl	40431c <__sfp_lock_acquire>
  405bac:	2300      	movs	r3, #0
  405bae:	81a3      	strh	r3, [r4, #12]
  405bb0:	f7fe fbb6 	bl	404320 <__sfp_lock_release>
  405bb4:	4630      	mov	r0, r6
  405bb6:	bd70      	pop	{r4, r5, r6, pc}
  405bb8:	f7fe fbaa 	bl	404310 <__sinit>
  405bbc:	e7cc      	b.n	405b58 <_fclose_r+0x10>
  405bbe:	4628      	mov	r0, r5
  405bc0:	6921      	ldr	r1, [r4, #16]
  405bc2:	f7fe fc13 	bl	4043ec <_free_r>
  405bc6:	e7dd      	b.n	405b84 <_fclose_r+0x3c>
  405bc8:	2000      	movs	r0, #0
  405bca:	4770      	bx	lr

00405bcc <_lseek_r>:
  405bcc:	b570      	push	{r4, r5, r6, lr}
  405bce:	4c08      	ldr	r4, [pc, #32]	; (405bf0 <_lseek_r+0x24>)
  405bd0:	4606      	mov	r6, r0
  405bd2:	2500      	movs	r5, #0
  405bd4:	4608      	mov	r0, r1
  405bd6:	4611      	mov	r1, r2
  405bd8:	461a      	mov	r2, r3
  405bda:	6025      	str	r5, [r4, #0]
  405bdc:	f7fb fc20 	bl	401420 <_lseek>
  405be0:	1c43      	adds	r3, r0, #1
  405be2:	d000      	beq.n	405be6 <_lseek_r+0x1a>
  405be4:	bd70      	pop	{r4, r5, r6, pc}
  405be6:	6823      	ldr	r3, [r4, #0]
  405be8:	2b00      	cmp	r3, #0
  405bea:	d0fb      	beq.n	405be4 <_lseek_r+0x18>
  405bec:	6033      	str	r3, [r6, #0]
  405bee:	bd70      	pop	{r4, r5, r6, pc}
  405bf0:	20000db4 	.word	0x20000db4

00405bf4 <_read_r>:
  405bf4:	b570      	push	{r4, r5, r6, lr}
  405bf6:	4c08      	ldr	r4, [pc, #32]	; (405c18 <_read_r+0x24>)
  405bf8:	4606      	mov	r6, r0
  405bfa:	2500      	movs	r5, #0
  405bfc:	4608      	mov	r0, r1
  405bfe:	4611      	mov	r1, r2
  405c00:	461a      	mov	r2, r3
  405c02:	6025      	str	r5, [r4, #0]
  405c04:	f7fa fae0 	bl	4001c8 <_read>
  405c08:	1c43      	adds	r3, r0, #1
  405c0a:	d000      	beq.n	405c0e <_read_r+0x1a>
  405c0c:	bd70      	pop	{r4, r5, r6, pc}
  405c0e:	6823      	ldr	r3, [r4, #0]
  405c10:	2b00      	cmp	r3, #0
  405c12:	d0fb      	beq.n	405c0c <_read_r+0x18>
  405c14:	6033      	str	r3, [r6, #0]
  405c16:	bd70      	pop	{r4, r5, r6, pc}
  405c18:	20000db4 	.word	0x20000db4

00405c1c <__aeabi_drsub>:
  405c1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405c20:	e002      	b.n	405c28 <__adddf3>
  405c22:	bf00      	nop

00405c24 <__aeabi_dsub>:
  405c24:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405c28 <__adddf3>:
  405c28:	b530      	push	{r4, r5, lr}
  405c2a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405c2e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405c32:	ea94 0f05 	teq	r4, r5
  405c36:	bf08      	it	eq
  405c38:	ea90 0f02 	teqeq	r0, r2
  405c3c:	bf1f      	itttt	ne
  405c3e:	ea54 0c00 	orrsne.w	ip, r4, r0
  405c42:	ea55 0c02 	orrsne.w	ip, r5, r2
  405c46:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405c4a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405c4e:	f000 80e2 	beq.w	405e16 <__adddf3+0x1ee>
  405c52:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405c56:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405c5a:	bfb8      	it	lt
  405c5c:	426d      	neglt	r5, r5
  405c5e:	dd0c      	ble.n	405c7a <__adddf3+0x52>
  405c60:	442c      	add	r4, r5
  405c62:	ea80 0202 	eor.w	r2, r0, r2
  405c66:	ea81 0303 	eor.w	r3, r1, r3
  405c6a:	ea82 0000 	eor.w	r0, r2, r0
  405c6e:	ea83 0101 	eor.w	r1, r3, r1
  405c72:	ea80 0202 	eor.w	r2, r0, r2
  405c76:	ea81 0303 	eor.w	r3, r1, r3
  405c7a:	2d36      	cmp	r5, #54	; 0x36
  405c7c:	bf88      	it	hi
  405c7e:	bd30      	pophi	{r4, r5, pc}
  405c80:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405c84:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405c88:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405c8c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405c90:	d002      	beq.n	405c98 <__adddf3+0x70>
  405c92:	4240      	negs	r0, r0
  405c94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405c98:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405c9c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405ca0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405ca4:	d002      	beq.n	405cac <__adddf3+0x84>
  405ca6:	4252      	negs	r2, r2
  405ca8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405cac:	ea94 0f05 	teq	r4, r5
  405cb0:	f000 80a7 	beq.w	405e02 <__adddf3+0x1da>
  405cb4:	f1a4 0401 	sub.w	r4, r4, #1
  405cb8:	f1d5 0e20 	rsbs	lr, r5, #32
  405cbc:	db0d      	blt.n	405cda <__adddf3+0xb2>
  405cbe:	fa02 fc0e 	lsl.w	ip, r2, lr
  405cc2:	fa22 f205 	lsr.w	r2, r2, r5
  405cc6:	1880      	adds	r0, r0, r2
  405cc8:	f141 0100 	adc.w	r1, r1, #0
  405ccc:	fa03 f20e 	lsl.w	r2, r3, lr
  405cd0:	1880      	adds	r0, r0, r2
  405cd2:	fa43 f305 	asr.w	r3, r3, r5
  405cd6:	4159      	adcs	r1, r3
  405cd8:	e00e      	b.n	405cf8 <__adddf3+0xd0>
  405cda:	f1a5 0520 	sub.w	r5, r5, #32
  405cde:	f10e 0e20 	add.w	lr, lr, #32
  405ce2:	2a01      	cmp	r2, #1
  405ce4:	fa03 fc0e 	lsl.w	ip, r3, lr
  405ce8:	bf28      	it	cs
  405cea:	f04c 0c02 	orrcs.w	ip, ip, #2
  405cee:	fa43 f305 	asr.w	r3, r3, r5
  405cf2:	18c0      	adds	r0, r0, r3
  405cf4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405cf8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405cfc:	d507      	bpl.n	405d0e <__adddf3+0xe6>
  405cfe:	f04f 0e00 	mov.w	lr, #0
  405d02:	f1dc 0c00 	rsbs	ip, ip, #0
  405d06:	eb7e 0000 	sbcs.w	r0, lr, r0
  405d0a:	eb6e 0101 	sbc.w	r1, lr, r1
  405d0e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405d12:	d31b      	bcc.n	405d4c <__adddf3+0x124>
  405d14:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405d18:	d30c      	bcc.n	405d34 <__adddf3+0x10c>
  405d1a:	0849      	lsrs	r1, r1, #1
  405d1c:	ea5f 0030 	movs.w	r0, r0, rrx
  405d20:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405d24:	f104 0401 	add.w	r4, r4, #1
  405d28:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405d2c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405d30:	f080 809a 	bcs.w	405e68 <__adddf3+0x240>
  405d34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405d38:	bf08      	it	eq
  405d3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405d3e:	f150 0000 	adcs.w	r0, r0, #0
  405d42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405d46:	ea41 0105 	orr.w	r1, r1, r5
  405d4a:	bd30      	pop	{r4, r5, pc}
  405d4c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405d50:	4140      	adcs	r0, r0
  405d52:	eb41 0101 	adc.w	r1, r1, r1
  405d56:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d5a:	f1a4 0401 	sub.w	r4, r4, #1
  405d5e:	d1e9      	bne.n	405d34 <__adddf3+0x10c>
  405d60:	f091 0f00 	teq	r1, #0
  405d64:	bf04      	itt	eq
  405d66:	4601      	moveq	r1, r0
  405d68:	2000      	moveq	r0, #0
  405d6a:	fab1 f381 	clz	r3, r1
  405d6e:	bf08      	it	eq
  405d70:	3320      	addeq	r3, #32
  405d72:	f1a3 030b 	sub.w	r3, r3, #11
  405d76:	f1b3 0220 	subs.w	r2, r3, #32
  405d7a:	da0c      	bge.n	405d96 <__adddf3+0x16e>
  405d7c:	320c      	adds	r2, #12
  405d7e:	dd08      	ble.n	405d92 <__adddf3+0x16a>
  405d80:	f102 0c14 	add.w	ip, r2, #20
  405d84:	f1c2 020c 	rsb	r2, r2, #12
  405d88:	fa01 f00c 	lsl.w	r0, r1, ip
  405d8c:	fa21 f102 	lsr.w	r1, r1, r2
  405d90:	e00c      	b.n	405dac <__adddf3+0x184>
  405d92:	f102 0214 	add.w	r2, r2, #20
  405d96:	bfd8      	it	le
  405d98:	f1c2 0c20 	rsble	ip, r2, #32
  405d9c:	fa01 f102 	lsl.w	r1, r1, r2
  405da0:	fa20 fc0c 	lsr.w	ip, r0, ip
  405da4:	bfdc      	itt	le
  405da6:	ea41 010c 	orrle.w	r1, r1, ip
  405daa:	4090      	lslle	r0, r2
  405dac:	1ae4      	subs	r4, r4, r3
  405dae:	bfa2      	ittt	ge
  405db0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405db4:	4329      	orrge	r1, r5
  405db6:	bd30      	popge	{r4, r5, pc}
  405db8:	ea6f 0404 	mvn.w	r4, r4
  405dbc:	3c1f      	subs	r4, #31
  405dbe:	da1c      	bge.n	405dfa <__adddf3+0x1d2>
  405dc0:	340c      	adds	r4, #12
  405dc2:	dc0e      	bgt.n	405de2 <__adddf3+0x1ba>
  405dc4:	f104 0414 	add.w	r4, r4, #20
  405dc8:	f1c4 0220 	rsb	r2, r4, #32
  405dcc:	fa20 f004 	lsr.w	r0, r0, r4
  405dd0:	fa01 f302 	lsl.w	r3, r1, r2
  405dd4:	ea40 0003 	orr.w	r0, r0, r3
  405dd8:	fa21 f304 	lsr.w	r3, r1, r4
  405ddc:	ea45 0103 	orr.w	r1, r5, r3
  405de0:	bd30      	pop	{r4, r5, pc}
  405de2:	f1c4 040c 	rsb	r4, r4, #12
  405de6:	f1c4 0220 	rsb	r2, r4, #32
  405dea:	fa20 f002 	lsr.w	r0, r0, r2
  405dee:	fa01 f304 	lsl.w	r3, r1, r4
  405df2:	ea40 0003 	orr.w	r0, r0, r3
  405df6:	4629      	mov	r1, r5
  405df8:	bd30      	pop	{r4, r5, pc}
  405dfa:	fa21 f004 	lsr.w	r0, r1, r4
  405dfe:	4629      	mov	r1, r5
  405e00:	bd30      	pop	{r4, r5, pc}
  405e02:	f094 0f00 	teq	r4, #0
  405e06:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405e0a:	bf06      	itte	eq
  405e0c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405e10:	3401      	addeq	r4, #1
  405e12:	3d01      	subne	r5, #1
  405e14:	e74e      	b.n	405cb4 <__adddf3+0x8c>
  405e16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405e1a:	bf18      	it	ne
  405e1c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405e20:	d029      	beq.n	405e76 <__adddf3+0x24e>
  405e22:	ea94 0f05 	teq	r4, r5
  405e26:	bf08      	it	eq
  405e28:	ea90 0f02 	teqeq	r0, r2
  405e2c:	d005      	beq.n	405e3a <__adddf3+0x212>
  405e2e:	ea54 0c00 	orrs.w	ip, r4, r0
  405e32:	bf04      	itt	eq
  405e34:	4619      	moveq	r1, r3
  405e36:	4610      	moveq	r0, r2
  405e38:	bd30      	pop	{r4, r5, pc}
  405e3a:	ea91 0f03 	teq	r1, r3
  405e3e:	bf1e      	ittt	ne
  405e40:	2100      	movne	r1, #0
  405e42:	2000      	movne	r0, #0
  405e44:	bd30      	popne	{r4, r5, pc}
  405e46:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405e4a:	d105      	bne.n	405e58 <__adddf3+0x230>
  405e4c:	0040      	lsls	r0, r0, #1
  405e4e:	4149      	adcs	r1, r1
  405e50:	bf28      	it	cs
  405e52:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405e56:	bd30      	pop	{r4, r5, pc}
  405e58:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405e5c:	bf3c      	itt	cc
  405e5e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405e62:	bd30      	popcc	{r4, r5, pc}
  405e64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405e68:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405e6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405e70:	f04f 0000 	mov.w	r0, #0
  405e74:	bd30      	pop	{r4, r5, pc}
  405e76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405e7a:	bf1a      	itte	ne
  405e7c:	4619      	movne	r1, r3
  405e7e:	4610      	movne	r0, r2
  405e80:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405e84:	bf1c      	itt	ne
  405e86:	460b      	movne	r3, r1
  405e88:	4602      	movne	r2, r0
  405e8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405e8e:	bf06      	itte	eq
  405e90:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405e94:	ea91 0f03 	teqeq	r1, r3
  405e98:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405e9c:	bd30      	pop	{r4, r5, pc}
  405e9e:	bf00      	nop

00405ea0 <__aeabi_ui2d>:
  405ea0:	f090 0f00 	teq	r0, #0
  405ea4:	bf04      	itt	eq
  405ea6:	2100      	moveq	r1, #0
  405ea8:	4770      	bxeq	lr
  405eaa:	b530      	push	{r4, r5, lr}
  405eac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405eb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405eb4:	f04f 0500 	mov.w	r5, #0
  405eb8:	f04f 0100 	mov.w	r1, #0
  405ebc:	e750      	b.n	405d60 <__adddf3+0x138>
  405ebe:	bf00      	nop

00405ec0 <__aeabi_i2d>:
  405ec0:	f090 0f00 	teq	r0, #0
  405ec4:	bf04      	itt	eq
  405ec6:	2100      	moveq	r1, #0
  405ec8:	4770      	bxeq	lr
  405eca:	b530      	push	{r4, r5, lr}
  405ecc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ed0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405ed4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405ed8:	bf48      	it	mi
  405eda:	4240      	negmi	r0, r0
  405edc:	f04f 0100 	mov.w	r1, #0
  405ee0:	e73e      	b.n	405d60 <__adddf3+0x138>
  405ee2:	bf00      	nop

00405ee4 <__aeabi_f2d>:
  405ee4:	0042      	lsls	r2, r0, #1
  405ee6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405eea:	ea4f 0131 	mov.w	r1, r1, rrx
  405eee:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405ef2:	bf1f      	itttt	ne
  405ef4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405ef8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405efc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405f00:	4770      	bxne	lr
  405f02:	f092 0f00 	teq	r2, #0
  405f06:	bf14      	ite	ne
  405f08:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405f0c:	4770      	bxeq	lr
  405f0e:	b530      	push	{r4, r5, lr}
  405f10:	f44f 7460 	mov.w	r4, #896	; 0x380
  405f14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f18:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405f1c:	e720      	b.n	405d60 <__adddf3+0x138>
  405f1e:	bf00      	nop

00405f20 <__aeabi_ul2d>:
  405f20:	ea50 0201 	orrs.w	r2, r0, r1
  405f24:	bf08      	it	eq
  405f26:	4770      	bxeq	lr
  405f28:	b530      	push	{r4, r5, lr}
  405f2a:	f04f 0500 	mov.w	r5, #0
  405f2e:	e00a      	b.n	405f46 <__aeabi_l2d+0x16>

00405f30 <__aeabi_l2d>:
  405f30:	ea50 0201 	orrs.w	r2, r0, r1
  405f34:	bf08      	it	eq
  405f36:	4770      	bxeq	lr
  405f38:	b530      	push	{r4, r5, lr}
  405f3a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405f3e:	d502      	bpl.n	405f46 <__aeabi_l2d+0x16>
  405f40:	4240      	negs	r0, r0
  405f42:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405f46:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405f4a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405f4e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405f52:	f43f aedc 	beq.w	405d0e <__adddf3+0xe6>
  405f56:	f04f 0203 	mov.w	r2, #3
  405f5a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405f5e:	bf18      	it	ne
  405f60:	3203      	addne	r2, #3
  405f62:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405f66:	bf18      	it	ne
  405f68:	3203      	addne	r2, #3
  405f6a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405f6e:	f1c2 0320 	rsb	r3, r2, #32
  405f72:	fa00 fc03 	lsl.w	ip, r0, r3
  405f76:	fa20 f002 	lsr.w	r0, r0, r2
  405f7a:	fa01 fe03 	lsl.w	lr, r1, r3
  405f7e:	ea40 000e 	orr.w	r0, r0, lr
  405f82:	fa21 f102 	lsr.w	r1, r1, r2
  405f86:	4414      	add	r4, r2
  405f88:	e6c1      	b.n	405d0e <__adddf3+0xe6>
  405f8a:	bf00      	nop

00405f8c <__aeabi_dmul>:
  405f8c:	b570      	push	{r4, r5, r6, lr}
  405f8e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405f92:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405f96:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405f9a:	bf1d      	ittte	ne
  405f9c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405fa0:	ea94 0f0c 	teqne	r4, ip
  405fa4:	ea95 0f0c 	teqne	r5, ip
  405fa8:	f000 f8de 	bleq	406168 <__aeabi_dmul+0x1dc>
  405fac:	442c      	add	r4, r5
  405fae:	ea81 0603 	eor.w	r6, r1, r3
  405fb2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405fb6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405fba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405fbe:	bf18      	it	ne
  405fc0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405fc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405fc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405fcc:	d038      	beq.n	406040 <__aeabi_dmul+0xb4>
  405fce:	fba0 ce02 	umull	ip, lr, r0, r2
  405fd2:	f04f 0500 	mov.w	r5, #0
  405fd6:	fbe1 e502 	umlal	lr, r5, r1, r2
  405fda:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405fde:	fbe0 e503 	umlal	lr, r5, r0, r3
  405fe2:	f04f 0600 	mov.w	r6, #0
  405fe6:	fbe1 5603 	umlal	r5, r6, r1, r3
  405fea:	f09c 0f00 	teq	ip, #0
  405fee:	bf18      	it	ne
  405ff0:	f04e 0e01 	orrne.w	lr, lr, #1
  405ff4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405ff8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405ffc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406000:	d204      	bcs.n	40600c <__aeabi_dmul+0x80>
  406002:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406006:	416d      	adcs	r5, r5
  406008:	eb46 0606 	adc.w	r6, r6, r6
  40600c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406010:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406014:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406018:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40601c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406020:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406024:	bf88      	it	hi
  406026:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40602a:	d81e      	bhi.n	40606a <__aeabi_dmul+0xde>
  40602c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406030:	bf08      	it	eq
  406032:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406036:	f150 0000 	adcs.w	r0, r0, #0
  40603a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40603e:	bd70      	pop	{r4, r5, r6, pc}
  406040:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406044:	ea46 0101 	orr.w	r1, r6, r1
  406048:	ea40 0002 	orr.w	r0, r0, r2
  40604c:	ea81 0103 	eor.w	r1, r1, r3
  406050:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406054:	bfc2      	ittt	gt
  406056:	ebd4 050c 	rsbsgt	r5, r4, ip
  40605a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40605e:	bd70      	popgt	{r4, r5, r6, pc}
  406060:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406064:	f04f 0e00 	mov.w	lr, #0
  406068:	3c01      	subs	r4, #1
  40606a:	f300 80ab 	bgt.w	4061c4 <__aeabi_dmul+0x238>
  40606e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406072:	bfde      	ittt	le
  406074:	2000      	movle	r0, #0
  406076:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40607a:	bd70      	pople	{r4, r5, r6, pc}
  40607c:	f1c4 0400 	rsb	r4, r4, #0
  406080:	3c20      	subs	r4, #32
  406082:	da35      	bge.n	4060f0 <__aeabi_dmul+0x164>
  406084:	340c      	adds	r4, #12
  406086:	dc1b      	bgt.n	4060c0 <__aeabi_dmul+0x134>
  406088:	f104 0414 	add.w	r4, r4, #20
  40608c:	f1c4 0520 	rsb	r5, r4, #32
  406090:	fa00 f305 	lsl.w	r3, r0, r5
  406094:	fa20 f004 	lsr.w	r0, r0, r4
  406098:	fa01 f205 	lsl.w	r2, r1, r5
  40609c:	ea40 0002 	orr.w	r0, r0, r2
  4060a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4060a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4060a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4060ac:	fa21 f604 	lsr.w	r6, r1, r4
  4060b0:	eb42 0106 	adc.w	r1, r2, r6
  4060b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4060b8:	bf08      	it	eq
  4060ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4060be:	bd70      	pop	{r4, r5, r6, pc}
  4060c0:	f1c4 040c 	rsb	r4, r4, #12
  4060c4:	f1c4 0520 	rsb	r5, r4, #32
  4060c8:	fa00 f304 	lsl.w	r3, r0, r4
  4060cc:	fa20 f005 	lsr.w	r0, r0, r5
  4060d0:	fa01 f204 	lsl.w	r2, r1, r4
  4060d4:	ea40 0002 	orr.w	r0, r0, r2
  4060d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4060dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4060e0:	f141 0100 	adc.w	r1, r1, #0
  4060e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4060e8:	bf08      	it	eq
  4060ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4060ee:	bd70      	pop	{r4, r5, r6, pc}
  4060f0:	f1c4 0520 	rsb	r5, r4, #32
  4060f4:	fa00 f205 	lsl.w	r2, r0, r5
  4060f8:	ea4e 0e02 	orr.w	lr, lr, r2
  4060fc:	fa20 f304 	lsr.w	r3, r0, r4
  406100:	fa01 f205 	lsl.w	r2, r1, r5
  406104:	ea43 0302 	orr.w	r3, r3, r2
  406108:	fa21 f004 	lsr.w	r0, r1, r4
  40610c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406110:	fa21 f204 	lsr.w	r2, r1, r4
  406114:	ea20 0002 	bic.w	r0, r0, r2
  406118:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40611c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406120:	bf08      	it	eq
  406122:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406126:	bd70      	pop	{r4, r5, r6, pc}
  406128:	f094 0f00 	teq	r4, #0
  40612c:	d10f      	bne.n	40614e <__aeabi_dmul+0x1c2>
  40612e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406132:	0040      	lsls	r0, r0, #1
  406134:	eb41 0101 	adc.w	r1, r1, r1
  406138:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40613c:	bf08      	it	eq
  40613e:	3c01      	subeq	r4, #1
  406140:	d0f7      	beq.n	406132 <__aeabi_dmul+0x1a6>
  406142:	ea41 0106 	orr.w	r1, r1, r6
  406146:	f095 0f00 	teq	r5, #0
  40614a:	bf18      	it	ne
  40614c:	4770      	bxne	lr
  40614e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406152:	0052      	lsls	r2, r2, #1
  406154:	eb43 0303 	adc.w	r3, r3, r3
  406158:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40615c:	bf08      	it	eq
  40615e:	3d01      	subeq	r5, #1
  406160:	d0f7      	beq.n	406152 <__aeabi_dmul+0x1c6>
  406162:	ea43 0306 	orr.w	r3, r3, r6
  406166:	4770      	bx	lr
  406168:	ea94 0f0c 	teq	r4, ip
  40616c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406170:	bf18      	it	ne
  406172:	ea95 0f0c 	teqne	r5, ip
  406176:	d00c      	beq.n	406192 <__aeabi_dmul+0x206>
  406178:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40617c:	bf18      	it	ne
  40617e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406182:	d1d1      	bne.n	406128 <__aeabi_dmul+0x19c>
  406184:	ea81 0103 	eor.w	r1, r1, r3
  406188:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40618c:	f04f 0000 	mov.w	r0, #0
  406190:	bd70      	pop	{r4, r5, r6, pc}
  406192:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406196:	bf06      	itte	eq
  406198:	4610      	moveq	r0, r2
  40619a:	4619      	moveq	r1, r3
  40619c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4061a0:	d019      	beq.n	4061d6 <__aeabi_dmul+0x24a>
  4061a2:	ea94 0f0c 	teq	r4, ip
  4061a6:	d102      	bne.n	4061ae <__aeabi_dmul+0x222>
  4061a8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4061ac:	d113      	bne.n	4061d6 <__aeabi_dmul+0x24a>
  4061ae:	ea95 0f0c 	teq	r5, ip
  4061b2:	d105      	bne.n	4061c0 <__aeabi_dmul+0x234>
  4061b4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4061b8:	bf1c      	itt	ne
  4061ba:	4610      	movne	r0, r2
  4061bc:	4619      	movne	r1, r3
  4061be:	d10a      	bne.n	4061d6 <__aeabi_dmul+0x24a>
  4061c0:	ea81 0103 	eor.w	r1, r1, r3
  4061c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4061c8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4061cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4061d0:	f04f 0000 	mov.w	r0, #0
  4061d4:	bd70      	pop	{r4, r5, r6, pc}
  4061d6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4061da:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4061de:	bd70      	pop	{r4, r5, r6, pc}

004061e0 <__aeabi_ddiv>:
  4061e0:	b570      	push	{r4, r5, r6, lr}
  4061e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4061e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4061ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4061ee:	bf1d      	ittte	ne
  4061f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4061f4:	ea94 0f0c 	teqne	r4, ip
  4061f8:	ea95 0f0c 	teqne	r5, ip
  4061fc:	f000 f8a7 	bleq	40634e <__aeabi_ddiv+0x16e>
  406200:	eba4 0405 	sub.w	r4, r4, r5
  406204:	ea81 0e03 	eor.w	lr, r1, r3
  406208:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40620c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406210:	f000 8088 	beq.w	406324 <__aeabi_ddiv+0x144>
  406214:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406218:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40621c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406220:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406224:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406228:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40622c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406230:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406234:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406238:	429d      	cmp	r5, r3
  40623a:	bf08      	it	eq
  40623c:	4296      	cmpeq	r6, r2
  40623e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406242:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406246:	d202      	bcs.n	40624e <__aeabi_ddiv+0x6e>
  406248:	085b      	lsrs	r3, r3, #1
  40624a:	ea4f 0232 	mov.w	r2, r2, rrx
  40624e:	1ab6      	subs	r6, r6, r2
  406250:	eb65 0503 	sbc.w	r5, r5, r3
  406254:	085b      	lsrs	r3, r3, #1
  406256:	ea4f 0232 	mov.w	r2, r2, rrx
  40625a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40625e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406262:	ebb6 0e02 	subs.w	lr, r6, r2
  406266:	eb75 0e03 	sbcs.w	lr, r5, r3
  40626a:	bf22      	ittt	cs
  40626c:	1ab6      	subcs	r6, r6, r2
  40626e:	4675      	movcs	r5, lr
  406270:	ea40 000c 	orrcs.w	r0, r0, ip
  406274:	085b      	lsrs	r3, r3, #1
  406276:	ea4f 0232 	mov.w	r2, r2, rrx
  40627a:	ebb6 0e02 	subs.w	lr, r6, r2
  40627e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406282:	bf22      	ittt	cs
  406284:	1ab6      	subcs	r6, r6, r2
  406286:	4675      	movcs	r5, lr
  406288:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40628c:	085b      	lsrs	r3, r3, #1
  40628e:	ea4f 0232 	mov.w	r2, r2, rrx
  406292:	ebb6 0e02 	subs.w	lr, r6, r2
  406296:	eb75 0e03 	sbcs.w	lr, r5, r3
  40629a:	bf22      	ittt	cs
  40629c:	1ab6      	subcs	r6, r6, r2
  40629e:	4675      	movcs	r5, lr
  4062a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4062a4:	085b      	lsrs	r3, r3, #1
  4062a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4062aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4062ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4062b2:	bf22      	ittt	cs
  4062b4:	1ab6      	subcs	r6, r6, r2
  4062b6:	4675      	movcs	r5, lr
  4062b8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4062bc:	ea55 0e06 	orrs.w	lr, r5, r6
  4062c0:	d018      	beq.n	4062f4 <__aeabi_ddiv+0x114>
  4062c2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4062c6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4062ca:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4062ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4062d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4062d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4062da:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4062de:	d1c0      	bne.n	406262 <__aeabi_ddiv+0x82>
  4062e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4062e4:	d10b      	bne.n	4062fe <__aeabi_ddiv+0x11e>
  4062e6:	ea41 0100 	orr.w	r1, r1, r0
  4062ea:	f04f 0000 	mov.w	r0, #0
  4062ee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4062f2:	e7b6      	b.n	406262 <__aeabi_ddiv+0x82>
  4062f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4062f8:	bf04      	itt	eq
  4062fa:	4301      	orreq	r1, r0
  4062fc:	2000      	moveq	r0, #0
  4062fe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406302:	bf88      	it	hi
  406304:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406308:	f63f aeaf 	bhi.w	40606a <__aeabi_dmul+0xde>
  40630c:	ebb5 0c03 	subs.w	ip, r5, r3
  406310:	bf04      	itt	eq
  406312:	ebb6 0c02 	subseq.w	ip, r6, r2
  406316:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40631a:	f150 0000 	adcs.w	r0, r0, #0
  40631e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406322:	bd70      	pop	{r4, r5, r6, pc}
  406324:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406328:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40632c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406330:	bfc2      	ittt	gt
  406332:	ebd4 050c 	rsbsgt	r5, r4, ip
  406336:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40633a:	bd70      	popgt	{r4, r5, r6, pc}
  40633c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406340:	f04f 0e00 	mov.w	lr, #0
  406344:	3c01      	subs	r4, #1
  406346:	e690      	b.n	40606a <__aeabi_dmul+0xde>
  406348:	ea45 0e06 	orr.w	lr, r5, r6
  40634c:	e68d      	b.n	40606a <__aeabi_dmul+0xde>
  40634e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406352:	ea94 0f0c 	teq	r4, ip
  406356:	bf08      	it	eq
  406358:	ea95 0f0c 	teqeq	r5, ip
  40635c:	f43f af3b 	beq.w	4061d6 <__aeabi_dmul+0x24a>
  406360:	ea94 0f0c 	teq	r4, ip
  406364:	d10a      	bne.n	40637c <__aeabi_ddiv+0x19c>
  406366:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40636a:	f47f af34 	bne.w	4061d6 <__aeabi_dmul+0x24a>
  40636e:	ea95 0f0c 	teq	r5, ip
  406372:	f47f af25 	bne.w	4061c0 <__aeabi_dmul+0x234>
  406376:	4610      	mov	r0, r2
  406378:	4619      	mov	r1, r3
  40637a:	e72c      	b.n	4061d6 <__aeabi_dmul+0x24a>
  40637c:	ea95 0f0c 	teq	r5, ip
  406380:	d106      	bne.n	406390 <__aeabi_ddiv+0x1b0>
  406382:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406386:	f43f aefd 	beq.w	406184 <__aeabi_dmul+0x1f8>
  40638a:	4610      	mov	r0, r2
  40638c:	4619      	mov	r1, r3
  40638e:	e722      	b.n	4061d6 <__aeabi_dmul+0x24a>
  406390:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406394:	bf18      	it	ne
  406396:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40639a:	f47f aec5 	bne.w	406128 <__aeabi_dmul+0x19c>
  40639e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4063a2:	f47f af0d 	bne.w	4061c0 <__aeabi_dmul+0x234>
  4063a6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4063aa:	f47f aeeb 	bne.w	406184 <__aeabi_dmul+0x1f8>
  4063ae:	e712      	b.n	4061d6 <__aeabi_dmul+0x24a>

004063b0 <__gedf2>:
  4063b0:	f04f 3cff 	mov.w	ip, #4294967295
  4063b4:	e006      	b.n	4063c4 <__cmpdf2+0x4>
  4063b6:	bf00      	nop

004063b8 <__ledf2>:
  4063b8:	f04f 0c01 	mov.w	ip, #1
  4063bc:	e002      	b.n	4063c4 <__cmpdf2+0x4>
  4063be:	bf00      	nop

004063c0 <__cmpdf2>:
  4063c0:	f04f 0c01 	mov.w	ip, #1
  4063c4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4063c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4063cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4063d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4063d4:	bf18      	it	ne
  4063d6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4063da:	d01b      	beq.n	406414 <__cmpdf2+0x54>
  4063dc:	b001      	add	sp, #4
  4063de:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4063e2:	bf0c      	ite	eq
  4063e4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4063e8:	ea91 0f03 	teqne	r1, r3
  4063ec:	bf02      	ittt	eq
  4063ee:	ea90 0f02 	teqeq	r0, r2
  4063f2:	2000      	moveq	r0, #0
  4063f4:	4770      	bxeq	lr
  4063f6:	f110 0f00 	cmn.w	r0, #0
  4063fa:	ea91 0f03 	teq	r1, r3
  4063fe:	bf58      	it	pl
  406400:	4299      	cmppl	r1, r3
  406402:	bf08      	it	eq
  406404:	4290      	cmpeq	r0, r2
  406406:	bf2c      	ite	cs
  406408:	17d8      	asrcs	r0, r3, #31
  40640a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40640e:	f040 0001 	orr.w	r0, r0, #1
  406412:	4770      	bx	lr
  406414:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406418:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40641c:	d102      	bne.n	406424 <__cmpdf2+0x64>
  40641e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406422:	d107      	bne.n	406434 <__cmpdf2+0x74>
  406424:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406428:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40642c:	d1d6      	bne.n	4063dc <__cmpdf2+0x1c>
  40642e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406432:	d0d3      	beq.n	4063dc <__cmpdf2+0x1c>
  406434:	f85d 0b04 	ldr.w	r0, [sp], #4
  406438:	4770      	bx	lr
  40643a:	bf00      	nop

0040643c <__aeabi_cdrcmple>:
  40643c:	4684      	mov	ip, r0
  40643e:	4610      	mov	r0, r2
  406440:	4662      	mov	r2, ip
  406442:	468c      	mov	ip, r1
  406444:	4619      	mov	r1, r3
  406446:	4663      	mov	r3, ip
  406448:	e000      	b.n	40644c <__aeabi_cdcmpeq>
  40644a:	bf00      	nop

0040644c <__aeabi_cdcmpeq>:
  40644c:	b501      	push	{r0, lr}
  40644e:	f7ff ffb7 	bl	4063c0 <__cmpdf2>
  406452:	2800      	cmp	r0, #0
  406454:	bf48      	it	mi
  406456:	f110 0f00 	cmnmi.w	r0, #0
  40645a:	bd01      	pop	{r0, pc}

0040645c <__aeabi_dcmpeq>:
  40645c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406460:	f7ff fff4 	bl	40644c <__aeabi_cdcmpeq>
  406464:	bf0c      	ite	eq
  406466:	2001      	moveq	r0, #1
  406468:	2000      	movne	r0, #0
  40646a:	f85d fb08 	ldr.w	pc, [sp], #8
  40646e:	bf00      	nop

00406470 <__aeabi_dcmplt>:
  406470:	f84d ed08 	str.w	lr, [sp, #-8]!
  406474:	f7ff ffea 	bl	40644c <__aeabi_cdcmpeq>
  406478:	bf34      	ite	cc
  40647a:	2001      	movcc	r0, #1
  40647c:	2000      	movcs	r0, #0
  40647e:	f85d fb08 	ldr.w	pc, [sp], #8
  406482:	bf00      	nop

00406484 <__aeabi_dcmple>:
  406484:	f84d ed08 	str.w	lr, [sp, #-8]!
  406488:	f7ff ffe0 	bl	40644c <__aeabi_cdcmpeq>
  40648c:	bf94      	ite	ls
  40648e:	2001      	movls	r0, #1
  406490:	2000      	movhi	r0, #0
  406492:	f85d fb08 	ldr.w	pc, [sp], #8
  406496:	bf00      	nop

00406498 <__aeabi_dcmpge>:
  406498:	f84d ed08 	str.w	lr, [sp, #-8]!
  40649c:	f7ff ffce 	bl	40643c <__aeabi_cdrcmple>
  4064a0:	bf94      	ite	ls
  4064a2:	2001      	movls	r0, #1
  4064a4:	2000      	movhi	r0, #0
  4064a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4064aa:	bf00      	nop

004064ac <__aeabi_dcmpgt>:
  4064ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4064b0:	f7ff ffc4 	bl	40643c <__aeabi_cdrcmple>
  4064b4:	bf34      	ite	cc
  4064b6:	2001      	movcc	r0, #1
  4064b8:	2000      	movcs	r0, #0
  4064ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4064be:	bf00      	nop

004064c0 <__aeabi_d2iz>:
  4064c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4064c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4064c8:	d215      	bcs.n	4064f6 <__aeabi_d2iz+0x36>
  4064ca:	d511      	bpl.n	4064f0 <__aeabi_d2iz+0x30>
  4064cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4064d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4064d4:	d912      	bls.n	4064fc <__aeabi_d2iz+0x3c>
  4064d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4064da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4064de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4064e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4064e6:	fa23 f002 	lsr.w	r0, r3, r2
  4064ea:	bf18      	it	ne
  4064ec:	4240      	negne	r0, r0
  4064ee:	4770      	bx	lr
  4064f0:	f04f 0000 	mov.w	r0, #0
  4064f4:	4770      	bx	lr
  4064f6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4064fa:	d105      	bne.n	406508 <__aeabi_d2iz+0x48>
  4064fc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406500:	bf08      	it	eq
  406502:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406506:	4770      	bx	lr
  406508:	f04f 0000 	mov.w	r0, #0
  40650c:	4770      	bx	lr
  40650e:	bf00      	nop

00406510 <__aeabi_uldivmod>:
  406510:	b953      	cbnz	r3, 406528 <__aeabi_uldivmod+0x18>
  406512:	b94a      	cbnz	r2, 406528 <__aeabi_uldivmod+0x18>
  406514:	2900      	cmp	r1, #0
  406516:	bf08      	it	eq
  406518:	2800      	cmpeq	r0, #0
  40651a:	bf1c      	itt	ne
  40651c:	f04f 31ff 	movne.w	r1, #4294967295
  406520:	f04f 30ff 	movne.w	r0, #4294967295
  406524:	f000 b83c 	b.w	4065a0 <__aeabi_idiv0>
  406528:	b082      	sub	sp, #8
  40652a:	46ec      	mov	ip, sp
  40652c:	e92d 5000 	stmdb	sp!, {ip, lr}
  406530:	f000 f81e 	bl	406570 <__gnu_uldivmod_helper>
  406534:	f8dd e004 	ldr.w	lr, [sp, #4]
  406538:	b002      	add	sp, #8
  40653a:	bc0c      	pop	{r2, r3}
  40653c:	4770      	bx	lr
  40653e:	bf00      	nop

00406540 <__gnu_ldivmod_helper>:
  406540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406544:	9c06      	ldr	r4, [sp, #24]
  406546:	4615      	mov	r5, r2
  406548:	4606      	mov	r6, r0
  40654a:	460f      	mov	r7, r1
  40654c:	4698      	mov	r8, r3
  40654e:	f000 f829 	bl	4065a4 <__divdi3>
  406552:	fb05 f301 	mul.w	r3, r5, r1
  406556:	fb00 3808 	mla	r8, r0, r8, r3
  40655a:	fba5 2300 	umull	r2, r3, r5, r0
  40655e:	1ab2      	subs	r2, r6, r2
  406560:	4443      	add	r3, r8
  406562:	eb67 0303 	sbc.w	r3, r7, r3
  406566:	e9c4 2300 	strd	r2, r3, [r4]
  40656a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40656e:	bf00      	nop

00406570 <__gnu_uldivmod_helper>:
  406570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406574:	9c06      	ldr	r4, [sp, #24]
  406576:	4690      	mov	r8, r2
  406578:	4606      	mov	r6, r0
  40657a:	460f      	mov	r7, r1
  40657c:	461d      	mov	r5, r3
  40657e:	f000 f95f 	bl	406840 <__udivdi3>
  406582:	fb00 f505 	mul.w	r5, r0, r5
  406586:	fba0 2308 	umull	r2, r3, r0, r8
  40658a:	fb08 5501 	mla	r5, r8, r1, r5
  40658e:	1ab2      	subs	r2, r6, r2
  406590:	442b      	add	r3, r5
  406592:	eb67 0303 	sbc.w	r3, r7, r3
  406596:	e9c4 2300 	strd	r2, r3, [r4]
  40659a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40659e:	bf00      	nop

004065a0 <__aeabi_idiv0>:
  4065a0:	4770      	bx	lr
  4065a2:	bf00      	nop

004065a4 <__divdi3>:
  4065a4:	2900      	cmp	r1, #0
  4065a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4065aa:	f2c0 80a6 	blt.w	4066fa <__divdi3+0x156>
  4065ae:	2600      	movs	r6, #0
  4065b0:	2b00      	cmp	r3, #0
  4065b2:	f2c0 809c 	blt.w	4066ee <__divdi3+0x14a>
  4065b6:	4688      	mov	r8, r1
  4065b8:	4694      	mov	ip, r2
  4065ba:	469e      	mov	lr, r3
  4065bc:	4615      	mov	r5, r2
  4065be:	4604      	mov	r4, r0
  4065c0:	460f      	mov	r7, r1
  4065c2:	2b00      	cmp	r3, #0
  4065c4:	d13d      	bne.n	406642 <__divdi3+0x9e>
  4065c6:	428a      	cmp	r2, r1
  4065c8:	d959      	bls.n	40667e <__divdi3+0xda>
  4065ca:	fab2 f382 	clz	r3, r2
  4065ce:	b13b      	cbz	r3, 4065e0 <__divdi3+0x3c>
  4065d0:	f1c3 0220 	rsb	r2, r3, #32
  4065d4:	409f      	lsls	r7, r3
  4065d6:	fa20 f202 	lsr.w	r2, r0, r2
  4065da:	409d      	lsls	r5, r3
  4065dc:	4317      	orrs	r7, r2
  4065de:	409c      	lsls	r4, r3
  4065e0:	0c29      	lsrs	r1, r5, #16
  4065e2:	0c22      	lsrs	r2, r4, #16
  4065e4:	fbb7 fef1 	udiv	lr, r7, r1
  4065e8:	b2a8      	uxth	r0, r5
  4065ea:	fb01 771e 	mls	r7, r1, lr, r7
  4065ee:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  4065f2:	fb00 f30e 	mul.w	r3, r0, lr
  4065f6:	42bb      	cmp	r3, r7
  4065f8:	d90a      	bls.n	406610 <__divdi3+0x6c>
  4065fa:	197f      	adds	r7, r7, r5
  4065fc:	f10e 32ff 	add.w	r2, lr, #4294967295
  406600:	f080 8105 	bcs.w	40680e <__divdi3+0x26a>
  406604:	42bb      	cmp	r3, r7
  406606:	f240 8102 	bls.w	40680e <__divdi3+0x26a>
  40660a:	f1ae 0e02 	sub.w	lr, lr, #2
  40660e:	442f      	add	r7, r5
  406610:	1aff      	subs	r7, r7, r3
  406612:	b2a4      	uxth	r4, r4
  406614:	fbb7 f3f1 	udiv	r3, r7, r1
  406618:	fb01 7713 	mls	r7, r1, r3, r7
  40661c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406620:	fb00 f003 	mul.w	r0, r0, r3
  406624:	42b8      	cmp	r0, r7
  406626:	d908      	bls.n	40663a <__divdi3+0x96>
  406628:	197f      	adds	r7, r7, r5
  40662a:	f103 32ff 	add.w	r2, r3, #4294967295
  40662e:	f080 80f0 	bcs.w	406812 <__divdi3+0x26e>
  406632:	42b8      	cmp	r0, r7
  406634:	f240 80ed 	bls.w	406812 <__divdi3+0x26e>
  406638:	3b02      	subs	r3, #2
  40663a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40663e:	2200      	movs	r2, #0
  406640:	e003      	b.n	40664a <__divdi3+0xa6>
  406642:	428b      	cmp	r3, r1
  406644:	d90f      	bls.n	406666 <__divdi3+0xc2>
  406646:	2200      	movs	r2, #0
  406648:	4613      	mov	r3, r2
  40664a:	1c34      	adds	r4, r6, #0
  40664c:	bf18      	it	ne
  40664e:	2401      	movne	r4, #1
  406650:	4260      	negs	r0, r4
  406652:	f04f 0500 	mov.w	r5, #0
  406656:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40665a:	4058      	eors	r0, r3
  40665c:	4051      	eors	r1, r2
  40665e:	1900      	adds	r0, r0, r4
  406660:	4169      	adcs	r1, r5
  406662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406666:	fab3 f283 	clz	r2, r3
  40666a:	2a00      	cmp	r2, #0
  40666c:	f040 8086 	bne.w	40677c <__divdi3+0x1d8>
  406670:	428b      	cmp	r3, r1
  406672:	d302      	bcc.n	40667a <__divdi3+0xd6>
  406674:	4584      	cmp	ip, r0
  406676:	f200 80db 	bhi.w	406830 <__divdi3+0x28c>
  40667a:	2301      	movs	r3, #1
  40667c:	e7e5      	b.n	40664a <__divdi3+0xa6>
  40667e:	b912      	cbnz	r2, 406686 <__divdi3+0xe2>
  406680:	2301      	movs	r3, #1
  406682:	fbb3 f5f2 	udiv	r5, r3, r2
  406686:	fab5 f085 	clz	r0, r5
  40668a:	2800      	cmp	r0, #0
  40668c:	d13b      	bne.n	406706 <__divdi3+0x162>
  40668e:	1b78      	subs	r0, r7, r5
  406690:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406694:	fa1f fc85 	uxth.w	ip, r5
  406698:	2201      	movs	r2, #1
  40669a:	fbb0 f8fe 	udiv	r8, r0, lr
  40669e:	0c21      	lsrs	r1, r4, #16
  4066a0:	fb0e 0718 	mls	r7, lr, r8, r0
  4066a4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  4066a8:	fb0c f308 	mul.w	r3, ip, r8
  4066ac:	42bb      	cmp	r3, r7
  4066ae:	d907      	bls.n	4066c0 <__divdi3+0x11c>
  4066b0:	197f      	adds	r7, r7, r5
  4066b2:	f108 31ff 	add.w	r1, r8, #4294967295
  4066b6:	d202      	bcs.n	4066be <__divdi3+0x11a>
  4066b8:	42bb      	cmp	r3, r7
  4066ba:	f200 80bd 	bhi.w	406838 <__divdi3+0x294>
  4066be:	4688      	mov	r8, r1
  4066c0:	1aff      	subs	r7, r7, r3
  4066c2:	b2a4      	uxth	r4, r4
  4066c4:	fbb7 f3fe 	udiv	r3, r7, lr
  4066c8:	fb0e 7713 	mls	r7, lr, r3, r7
  4066cc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4066d0:	fb0c fc03 	mul.w	ip, ip, r3
  4066d4:	45bc      	cmp	ip, r7
  4066d6:	d907      	bls.n	4066e8 <__divdi3+0x144>
  4066d8:	197f      	adds	r7, r7, r5
  4066da:	f103 31ff 	add.w	r1, r3, #4294967295
  4066de:	d202      	bcs.n	4066e6 <__divdi3+0x142>
  4066e0:	45bc      	cmp	ip, r7
  4066e2:	f200 80a7 	bhi.w	406834 <__divdi3+0x290>
  4066e6:	460b      	mov	r3, r1
  4066e8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4066ec:	e7ad      	b.n	40664a <__divdi3+0xa6>
  4066ee:	4252      	negs	r2, r2
  4066f0:	ea6f 0606 	mvn.w	r6, r6
  4066f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4066f8:	e75d      	b.n	4065b6 <__divdi3+0x12>
  4066fa:	4240      	negs	r0, r0
  4066fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406700:	f04f 36ff 	mov.w	r6, #4294967295
  406704:	e754      	b.n	4065b0 <__divdi3+0xc>
  406706:	f1c0 0220 	rsb	r2, r0, #32
  40670a:	fa24 f102 	lsr.w	r1, r4, r2
  40670e:	fa07 f300 	lsl.w	r3, r7, r0
  406712:	4085      	lsls	r5, r0
  406714:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406718:	40d7      	lsrs	r7, r2
  40671a:	4319      	orrs	r1, r3
  40671c:	fbb7 f2fe 	udiv	r2, r7, lr
  406720:	0c0b      	lsrs	r3, r1, #16
  406722:	fb0e 7712 	mls	r7, lr, r2, r7
  406726:	fa1f fc85 	uxth.w	ip, r5
  40672a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40672e:	fb0c f702 	mul.w	r7, ip, r2
  406732:	429f      	cmp	r7, r3
  406734:	fa04 f400 	lsl.w	r4, r4, r0
  406738:	d907      	bls.n	40674a <__divdi3+0x1a6>
  40673a:	195b      	adds	r3, r3, r5
  40673c:	f102 30ff 	add.w	r0, r2, #4294967295
  406740:	d274      	bcs.n	40682c <__divdi3+0x288>
  406742:	429f      	cmp	r7, r3
  406744:	d972      	bls.n	40682c <__divdi3+0x288>
  406746:	3a02      	subs	r2, #2
  406748:	442b      	add	r3, r5
  40674a:	1bdf      	subs	r7, r3, r7
  40674c:	b289      	uxth	r1, r1
  40674e:	fbb7 f8fe 	udiv	r8, r7, lr
  406752:	fb0e 7318 	mls	r3, lr, r8, r7
  406756:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40675a:	fb0c f708 	mul.w	r7, ip, r8
  40675e:	429f      	cmp	r7, r3
  406760:	d908      	bls.n	406774 <__divdi3+0x1d0>
  406762:	195b      	adds	r3, r3, r5
  406764:	f108 31ff 	add.w	r1, r8, #4294967295
  406768:	d25c      	bcs.n	406824 <__divdi3+0x280>
  40676a:	429f      	cmp	r7, r3
  40676c:	d95a      	bls.n	406824 <__divdi3+0x280>
  40676e:	f1a8 0802 	sub.w	r8, r8, #2
  406772:	442b      	add	r3, r5
  406774:	1bd8      	subs	r0, r3, r7
  406776:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40677a:	e78e      	b.n	40669a <__divdi3+0xf6>
  40677c:	f1c2 0320 	rsb	r3, r2, #32
  406780:	fa2c f103 	lsr.w	r1, ip, r3
  406784:	fa0e fe02 	lsl.w	lr, lr, r2
  406788:	fa20 f703 	lsr.w	r7, r0, r3
  40678c:	ea41 0e0e 	orr.w	lr, r1, lr
  406790:	fa08 f002 	lsl.w	r0, r8, r2
  406794:	fa28 f103 	lsr.w	r1, r8, r3
  406798:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40679c:	4338      	orrs	r0, r7
  40679e:	fbb1 f8f5 	udiv	r8, r1, r5
  4067a2:	0c03      	lsrs	r3, r0, #16
  4067a4:	fb05 1118 	mls	r1, r5, r8, r1
  4067a8:	fa1f f78e 	uxth.w	r7, lr
  4067ac:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4067b0:	fb07 f308 	mul.w	r3, r7, r8
  4067b4:	428b      	cmp	r3, r1
  4067b6:	fa0c fc02 	lsl.w	ip, ip, r2
  4067ba:	d909      	bls.n	4067d0 <__divdi3+0x22c>
  4067bc:	eb11 010e 	adds.w	r1, r1, lr
  4067c0:	f108 39ff 	add.w	r9, r8, #4294967295
  4067c4:	d230      	bcs.n	406828 <__divdi3+0x284>
  4067c6:	428b      	cmp	r3, r1
  4067c8:	d92e      	bls.n	406828 <__divdi3+0x284>
  4067ca:	f1a8 0802 	sub.w	r8, r8, #2
  4067ce:	4471      	add	r1, lr
  4067d0:	1ac9      	subs	r1, r1, r3
  4067d2:	b280      	uxth	r0, r0
  4067d4:	fbb1 f3f5 	udiv	r3, r1, r5
  4067d8:	fb05 1113 	mls	r1, r5, r3, r1
  4067dc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4067e0:	fb07 f703 	mul.w	r7, r7, r3
  4067e4:	428f      	cmp	r7, r1
  4067e6:	d908      	bls.n	4067fa <__divdi3+0x256>
  4067e8:	eb11 010e 	adds.w	r1, r1, lr
  4067ec:	f103 30ff 	add.w	r0, r3, #4294967295
  4067f0:	d216      	bcs.n	406820 <__divdi3+0x27c>
  4067f2:	428f      	cmp	r7, r1
  4067f4:	d914      	bls.n	406820 <__divdi3+0x27c>
  4067f6:	3b02      	subs	r3, #2
  4067f8:	4471      	add	r1, lr
  4067fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4067fe:	1bc9      	subs	r1, r1, r7
  406800:	fba3 890c 	umull	r8, r9, r3, ip
  406804:	4549      	cmp	r1, r9
  406806:	d309      	bcc.n	40681c <__divdi3+0x278>
  406808:	d005      	beq.n	406816 <__divdi3+0x272>
  40680a:	2200      	movs	r2, #0
  40680c:	e71d      	b.n	40664a <__divdi3+0xa6>
  40680e:	4696      	mov	lr, r2
  406810:	e6fe      	b.n	406610 <__divdi3+0x6c>
  406812:	4613      	mov	r3, r2
  406814:	e711      	b.n	40663a <__divdi3+0x96>
  406816:	4094      	lsls	r4, r2
  406818:	4544      	cmp	r4, r8
  40681a:	d2f6      	bcs.n	40680a <__divdi3+0x266>
  40681c:	3b01      	subs	r3, #1
  40681e:	e7f4      	b.n	40680a <__divdi3+0x266>
  406820:	4603      	mov	r3, r0
  406822:	e7ea      	b.n	4067fa <__divdi3+0x256>
  406824:	4688      	mov	r8, r1
  406826:	e7a5      	b.n	406774 <__divdi3+0x1d0>
  406828:	46c8      	mov	r8, r9
  40682a:	e7d1      	b.n	4067d0 <__divdi3+0x22c>
  40682c:	4602      	mov	r2, r0
  40682e:	e78c      	b.n	40674a <__divdi3+0x1a6>
  406830:	4613      	mov	r3, r2
  406832:	e70a      	b.n	40664a <__divdi3+0xa6>
  406834:	3b02      	subs	r3, #2
  406836:	e757      	b.n	4066e8 <__divdi3+0x144>
  406838:	f1a8 0802 	sub.w	r8, r8, #2
  40683c:	442f      	add	r7, r5
  40683e:	e73f      	b.n	4066c0 <__divdi3+0x11c>

00406840 <__udivdi3>:
  406840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406844:	2b00      	cmp	r3, #0
  406846:	d144      	bne.n	4068d2 <__udivdi3+0x92>
  406848:	428a      	cmp	r2, r1
  40684a:	4615      	mov	r5, r2
  40684c:	4604      	mov	r4, r0
  40684e:	d94f      	bls.n	4068f0 <__udivdi3+0xb0>
  406850:	fab2 f782 	clz	r7, r2
  406854:	460e      	mov	r6, r1
  406856:	b14f      	cbz	r7, 40686c <__udivdi3+0x2c>
  406858:	f1c7 0320 	rsb	r3, r7, #32
  40685c:	40b9      	lsls	r1, r7
  40685e:	fa20 f603 	lsr.w	r6, r0, r3
  406862:	fa02 f507 	lsl.w	r5, r2, r7
  406866:	430e      	orrs	r6, r1
  406868:	fa00 f407 	lsl.w	r4, r0, r7
  40686c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406870:	0c23      	lsrs	r3, r4, #16
  406872:	fbb6 f0fe 	udiv	r0, r6, lr
  406876:	b2af      	uxth	r7, r5
  406878:	fb0e 6110 	mls	r1, lr, r0, r6
  40687c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406880:	fb07 f100 	mul.w	r1, r7, r0
  406884:	4299      	cmp	r1, r3
  406886:	d909      	bls.n	40689c <__udivdi3+0x5c>
  406888:	195b      	adds	r3, r3, r5
  40688a:	f100 32ff 	add.w	r2, r0, #4294967295
  40688e:	f080 80ec 	bcs.w	406a6a <__udivdi3+0x22a>
  406892:	4299      	cmp	r1, r3
  406894:	f240 80e9 	bls.w	406a6a <__udivdi3+0x22a>
  406898:	3802      	subs	r0, #2
  40689a:	442b      	add	r3, r5
  40689c:	1a5a      	subs	r2, r3, r1
  40689e:	b2a4      	uxth	r4, r4
  4068a0:	fbb2 f3fe 	udiv	r3, r2, lr
  4068a4:	fb0e 2213 	mls	r2, lr, r3, r2
  4068a8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4068ac:	fb07 f703 	mul.w	r7, r7, r3
  4068b0:	4297      	cmp	r7, r2
  4068b2:	d908      	bls.n	4068c6 <__udivdi3+0x86>
  4068b4:	1952      	adds	r2, r2, r5
  4068b6:	f103 31ff 	add.w	r1, r3, #4294967295
  4068ba:	f080 80d8 	bcs.w	406a6e <__udivdi3+0x22e>
  4068be:	4297      	cmp	r7, r2
  4068c0:	f240 80d5 	bls.w	406a6e <__udivdi3+0x22e>
  4068c4:	3b02      	subs	r3, #2
  4068c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4068ca:	2600      	movs	r6, #0
  4068cc:	4631      	mov	r1, r6
  4068ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068d2:	428b      	cmp	r3, r1
  4068d4:	d847      	bhi.n	406966 <__udivdi3+0x126>
  4068d6:	fab3 f683 	clz	r6, r3
  4068da:	2e00      	cmp	r6, #0
  4068dc:	d148      	bne.n	406970 <__udivdi3+0x130>
  4068de:	428b      	cmp	r3, r1
  4068e0:	d302      	bcc.n	4068e8 <__udivdi3+0xa8>
  4068e2:	4282      	cmp	r2, r0
  4068e4:	f200 80cd 	bhi.w	406a82 <__udivdi3+0x242>
  4068e8:	2001      	movs	r0, #1
  4068ea:	4631      	mov	r1, r6
  4068ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068f0:	b912      	cbnz	r2, 4068f8 <__udivdi3+0xb8>
  4068f2:	2501      	movs	r5, #1
  4068f4:	fbb5 f5f2 	udiv	r5, r5, r2
  4068f8:	fab5 f885 	clz	r8, r5
  4068fc:	f1b8 0f00 	cmp.w	r8, #0
  406900:	d177      	bne.n	4069f2 <__udivdi3+0x1b2>
  406902:	1b4a      	subs	r2, r1, r5
  406904:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406908:	b2af      	uxth	r7, r5
  40690a:	2601      	movs	r6, #1
  40690c:	fbb2 f0fe 	udiv	r0, r2, lr
  406910:	0c23      	lsrs	r3, r4, #16
  406912:	fb0e 2110 	mls	r1, lr, r0, r2
  406916:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40691a:	fb07 f300 	mul.w	r3, r7, r0
  40691e:	428b      	cmp	r3, r1
  406920:	d907      	bls.n	406932 <__udivdi3+0xf2>
  406922:	1949      	adds	r1, r1, r5
  406924:	f100 32ff 	add.w	r2, r0, #4294967295
  406928:	d202      	bcs.n	406930 <__udivdi3+0xf0>
  40692a:	428b      	cmp	r3, r1
  40692c:	f200 80ba 	bhi.w	406aa4 <__udivdi3+0x264>
  406930:	4610      	mov	r0, r2
  406932:	1ac9      	subs	r1, r1, r3
  406934:	b2a4      	uxth	r4, r4
  406936:	fbb1 f3fe 	udiv	r3, r1, lr
  40693a:	fb0e 1113 	mls	r1, lr, r3, r1
  40693e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  406942:	fb07 f703 	mul.w	r7, r7, r3
  406946:	42a7      	cmp	r7, r4
  406948:	d908      	bls.n	40695c <__udivdi3+0x11c>
  40694a:	1964      	adds	r4, r4, r5
  40694c:	f103 32ff 	add.w	r2, r3, #4294967295
  406950:	f080 808f 	bcs.w	406a72 <__udivdi3+0x232>
  406954:	42a7      	cmp	r7, r4
  406956:	f240 808c 	bls.w	406a72 <__udivdi3+0x232>
  40695a:	3b02      	subs	r3, #2
  40695c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406960:	4631      	mov	r1, r6
  406962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406966:	2600      	movs	r6, #0
  406968:	4630      	mov	r0, r6
  40696a:	4631      	mov	r1, r6
  40696c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406970:	f1c6 0420 	rsb	r4, r6, #32
  406974:	fa22 f504 	lsr.w	r5, r2, r4
  406978:	40b3      	lsls	r3, r6
  40697a:	432b      	orrs	r3, r5
  40697c:	fa20 fc04 	lsr.w	ip, r0, r4
  406980:	fa01 f706 	lsl.w	r7, r1, r6
  406984:	fa21 f504 	lsr.w	r5, r1, r4
  406988:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40698c:	ea4c 0707 	orr.w	r7, ip, r7
  406990:	fbb5 f8fe 	udiv	r8, r5, lr
  406994:	0c39      	lsrs	r1, r7, #16
  406996:	fb0e 5518 	mls	r5, lr, r8, r5
  40699a:	fa1f fc83 	uxth.w	ip, r3
  40699e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  4069a2:	fb0c f108 	mul.w	r1, ip, r8
  4069a6:	42a9      	cmp	r1, r5
  4069a8:	fa02 f206 	lsl.w	r2, r2, r6
  4069ac:	d904      	bls.n	4069b8 <__udivdi3+0x178>
  4069ae:	18ed      	adds	r5, r5, r3
  4069b0:	f108 34ff 	add.w	r4, r8, #4294967295
  4069b4:	d367      	bcc.n	406a86 <__udivdi3+0x246>
  4069b6:	46a0      	mov	r8, r4
  4069b8:	1a6d      	subs	r5, r5, r1
  4069ba:	b2bf      	uxth	r7, r7
  4069bc:	fbb5 f4fe 	udiv	r4, r5, lr
  4069c0:	fb0e 5514 	mls	r5, lr, r4, r5
  4069c4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  4069c8:	fb0c fc04 	mul.w	ip, ip, r4
  4069cc:	458c      	cmp	ip, r1
  4069ce:	d904      	bls.n	4069da <__udivdi3+0x19a>
  4069d0:	18c9      	adds	r1, r1, r3
  4069d2:	f104 35ff 	add.w	r5, r4, #4294967295
  4069d6:	d35c      	bcc.n	406a92 <__udivdi3+0x252>
  4069d8:	462c      	mov	r4, r5
  4069da:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  4069de:	ebcc 0101 	rsb	r1, ip, r1
  4069e2:	fba4 2302 	umull	r2, r3, r4, r2
  4069e6:	4299      	cmp	r1, r3
  4069e8:	d348      	bcc.n	406a7c <__udivdi3+0x23c>
  4069ea:	d044      	beq.n	406a76 <__udivdi3+0x236>
  4069ec:	4620      	mov	r0, r4
  4069ee:	2600      	movs	r6, #0
  4069f0:	e76c      	b.n	4068cc <__udivdi3+0x8c>
  4069f2:	f1c8 0420 	rsb	r4, r8, #32
  4069f6:	fa01 f308 	lsl.w	r3, r1, r8
  4069fa:	fa05 f508 	lsl.w	r5, r5, r8
  4069fe:	fa20 f704 	lsr.w	r7, r0, r4
  406a02:	40e1      	lsrs	r1, r4
  406a04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406a08:	431f      	orrs	r7, r3
  406a0a:	fbb1 f6fe 	udiv	r6, r1, lr
  406a0e:	0c3a      	lsrs	r2, r7, #16
  406a10:	fb0e 1116 	mls	r1, lr, r6, r1
  406a14:	fa1f fc85 	uxth.w	ip, r5
  406a18:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  406a1c:	fb0c f206 	mul.w	r2, ip, r6
  406a20:	429a      	cmp	r2, r3
  406a22:	fa00 f408 	lsl.w	r4, r0, r8
  406a26:	d907      	bls.n	406a38 <__udivdi3+0x1f8>
  406a28:	195b      	adds	r3, r3, r5
  406a2a:	f106 31ff 	add.w	r1, r6, #4294967295
  406a2e:	d237      	bcs.n	406aa0 <__udivdi3+0x260>
  406a30:	429a      	cmp	r2, r3
  406a32:	d935      	bls.n	406aa0 <__udivdi3+0x260>
  406a34:	3e02      	subs	r6, #2
  406a36:	442b      	add	r3, r5
  406a38:	1a9b      	subs	r3, r3, r2
  406a3a:	b2bf      	uxth	r7, r7
  406a3c:	fbb3 f0fe 	udiv	r0, r3, lr
  406a40:	fb0e 3310 	mls	r3, lr, r0, r3
  406a44:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  406a48:	fb0c f100 	mul.w	r1, ip, r0
  406a4c:	4299      	cmp	r1, r3
  406a4e:	d907      	bls.n	406a60 <__udivdi3+0x220>
  406a50:	195b      	adds	r3, r3, r5
  406a52:	f100 32ff 	add.w	r2, r0, #4294967295
  406a56:	d221      	bcs.n	406a9c <__udivdi3+0x25c>
  406a58:	4299      	cmp	r1, r3
  406a5a:	d91f      	bls.n	406a9c <__udivdi3+0x25c>
  406a5c:	3802      	subs	r0, #2
  406a5e:	442b      	add	r3, r5
  406a60:	1a5a      	subs	r2, r3, r1
  406a62:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  406a66:	4667      	mov	r7, ip
  406a68:	e750      	b.n	40690c <__udivdi3+0xcc>
  406a6a:	4610      	mov	r0, r2
  406a6c:	e716      	b.n	40689c <__udivdi3+0x5c>
  406a6e:	460b      	mov	r3, r1
  406a70:	e729      	b.n	4068c6 <__udivdi3+0x86>
  406a72:	4613      	mov	r3, r2
  406a74:	e772      	b.n	40695c <__udivdi3+0x11c>
  406a76:	40b0      	lsls	r0, r6
  406a78:	4290      	cmp	r0, r2
  406a7a:	d2b7      	bcs.n	4069ec <__udivdi3+0x1ac>
  406a7c:	1e60      	subs	r0, r4, #1
  406a7e:	2600      	movs	r6, #0
  406a80:	e724      	b.n	4068cc <__udivdi3+0x8c>
  406a82:	4630      	mov	r0, r6
  406a84:	e722      	b.n	4068cc <__udivdi3+0x8c>
  406a86:	42a9      	cmp	r1, r5
  406a88:	d995      	bls.n	4069b6 <__udivdi3+0x176>
  406a8a:	f1a8 0802 	sub.w	r8, r8, #2
  406a8e:	441d      	add	r5, r3
  406a90:	e792      	b.n	4069b8 <__udivdi3+0x178>
  406a92:	458c      	cmp	ip, r1
  406a94:	d9a0      	bls.n	4069d8 <__udivdi3+0x198>
  406a96:	3c02      	subs	r4, #2
  406a98:	4419      	add	r1, r3
  406a9a:	e79e      	b.n	4069da <__udivdi3+0x19a>
  406a9c:	4610      	mov	r0, r2
  406a9e:	e7df      	b.n	406a60 <__udivdi3+0x220>
  406aa0:	460e      	mov	r6, r1
  406aa2:	e7c9      	b.n	406a38 <__udivdi3+0x1f8>
  406aa4:	3802      	subs	r0, #2
  406aa6:	4429      	add	r1, r5
  406aa8:	e743      	b.n	406932 <__udivdi3+0xf2>
  406aaa:	bf00      	nop

00406aac <p_uc_charset10x14>:
	...
  406ac8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406ad8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406ae8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406af8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406b08:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406b18:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406b28:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406b38:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406b50:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406b60:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406b70:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406b80:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406b90:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406ba0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406bb0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406bc0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  406bd8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  406be8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406bf8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406c08:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  406c18:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  406c28:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406c38:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406c48:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406c58:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406c68:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406c78:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406c88:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406c98:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406ca8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406cb8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406cc8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  406cd8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  406ce8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406cf8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406d08:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  406d18:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  406d28:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406d38:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406d48:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406d58:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406d68:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406d78:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406d88:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406d98:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406da8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406db8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406dc8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  406dd8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  406de8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  406df8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  406e08:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  406e18:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  406e28:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  406e38:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  406e48:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  406e58:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406e68:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  406e78:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  406e88:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  406e98:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  406ea8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  406eb8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  406ec8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  406ed8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  406ee8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  406ef8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  406f08:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  406f18:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  406f28:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  406f38:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  406f48:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  406f58:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  406f68:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  406f78:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  406f88:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  406f98:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  406fa8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  406fb8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  406fc8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  406fd8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  406fe8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406ff8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407008:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407018:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407028:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407038:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407048:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407058:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407068:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407078:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407088:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407098:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4070a8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4070b8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4070c8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4070d8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4070e8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4070f8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407108:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407118:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407128:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407138:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407148:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407158:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407168:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407178:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407188:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407198:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4071a8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4071b8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4071c8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4071d8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4071e8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4071f8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407208:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407218:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407228:	fcff fcff 6425 0000 6143 6f69 4120 766c     ....%d..Caio Alv
  407238:	7365 4320 726f 6572 0061 0000 754c 7a69     es Correa...Luiz
  407248:	4720 7375 6174 6f76 0000 0000 6546 696c      Gustavo....Feli
  407258:	6570 4320 7572 007a 6f43 746e 6461 726f     pe Cruz.Contador
  407268:	003a 0000 0030 0000 6554 706d 3a6f 0000     :...0...Tempo:..
  407278:	0043 0000                                   C...

0040727c <_global_impure_ptr>:
  40727c:	0018 2000                                   ... 

00407280 <zeroes.6911>:
  407280:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00407290 <blanks.6910>:
  407290:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4072a0:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4072b0:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4072c0:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  4072d0:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  4072e0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4072f0:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

00407300 <__mprec_tens>:
  407300:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407310:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407320:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407330:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407340:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407350:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407360:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407370:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407380:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407390:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4073a0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4073b0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4073c0:	9db4 79d9 7843 44ea                         ...yCx.D

004073c8 <p05.5302>:
  4073c8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

004073d8 <__mprec_bigtens>:
  4073d8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4073e8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4073f8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407400 <_init>:
  407400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407402:	bf00      	nop
  407404:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407406:	bc08      	pop	{r3}
  407408:	469e      	mov	lr, r3
  40740a:	4770      	bx	lr

0040740c <__init_array_start>:
  40740c:	004030b1 	.word	0x004030b1

00407410 <__frame_dummy_init_array_entry>:
  407410:	004000f1                                ..@.

00407414 <_fini>:
  407414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407416:	bf00      	nop
  407418:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40741a:	bc08      	pop	{r3}
  40741c:	469e      	mov	lr, r3
  40741e:	4770      	bx	lr

00407420 <__fini_array_start>:
  407420:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
2000004c:	7278 0040 0000 0000 0000 0000 0000 0000     xr@.............
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <_impure_ptr>:
20000440:	0018 2000                                   ... 

20000444 <lconv>:
20000444:	72f8 0040 72c0 0040 72c0 0040 72c0 0040     .r@..r@..r@..r@.
20000454:	72c0 0040 72c0 0040 72c0 0040 72c0 0040     .r@..r@..r@..r@.
20000464:	72c0 0040 72c0 0040 ffff ffff ffff ffff     .r@..r@.........
20000474:	ffff ffff ffff 0000                         ........

2000047c <__malloc_av_>:
	...
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 

20000884 <__malloc_trim_threshold>:
20000884:	0000 0002                                   ....

20000888 <__malloc_sbrk_base>:
20000888:	ffff ffff                                   ....
