# do CONTROL_PRODUCCION.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CONTROL_PRODUCCION_SIMULAR
# 
# Top level modules:
# 	CONTROL_PRODUCCION_SIMULAR
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CONTROL_PRODUCCION_SIMULAR_vlg_sample_tst
# -- Compiling module CONTROL_PRODUCCION_SIMULAR_vlg_check_tst
# -- Compiling module CONTROL_PRODUCCION_SIMULAR_vlg_vec_tst
# 
# Top level modules:
# 	CONTROL_PRODUCCION_SIMULAR_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.CONTROL_PRODUCCION_SIMULAR_vlg_vec_tst 
# Loading work.CONTROL_PRODUCCION_SIMULAR_vlg_vec_tst
# Loading work.CONTROL_PRODUCCION_SIMULAR
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.CONTROL_PRODUCCION_SIMULAR_vlg_sample_tst
# Loading work.CONTROL_PRODUCCION_SIMULAR_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port pro_real[0] :: @time = 1000000.000 ps
#      Expected value = 000000000
#      Real value = 000000101
# ERROR! Vector Mismatch for output port pro_real[2] :: @time = 1000000.000 ps
#      Expected value = 000000000
#      Real value = 000000101
# ERROR! Vector Mismatch for output port pro_rep[1] :: @time = 1000000.000 ps
#      Expected value = 000000000
#      Real value = 000000110
# ERROR! Vector Mismatch for output port pro_rep[2] :: @time = 1000000.000 ps
#      Expected value = 000000000
#      Real value = 000000110
# ERROR! Vector Mismatch for output port tasa_prod[1] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0110010
# ERROR! Vector Mismatch for output port tasa_prod[4] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0110010
# ERROR! Vector Mismatch for output port tasa_prod[5] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0110010
# ERROR! Vector Mismatch for output port pro_real[1] :: @time = 1100000.000 ps
#      Expected value = 000000000
#      Real value = 000000110
# ERROR! Vector Mismatch for output port dia_rep[0] :: @time = 1130000.000 ps
#      Expected value = 00000
#      Real value = 00001
# ERROR! Vector Mismatch for output port tasa_prod[2] :: @time = 1490000.000 ps
#      Expected value = 0000000
#      Real value = 0000110
# ERROR! Vector Mismatch for output port pro_rep[0] :: @time = 1640000.000 ps
#      Expected value = 000000000
#      Real value = 000110111
# ERROR! Vector Mismatch for output port pro_rep[4] :: @time = 1640000.000 ps
#      Expected value = 000000000
#      Real value = 000110111
# ERROR! Vector Mismatch for output port pro_rep[5] :: @time = 1640000.000 ps
#      Expected value = 000000000
#      Real value = 000110111
# ERROR! Vector Mismatch for output port tasa_prod[3] :: @time = 1640000.000 ps
#      Expected value = 0000000
#      Real value = 0111110
# ERROR! Vector Mismatch for output port pro_real[3] :: @time = 3110000.000 ps
#      Expected value = 000000000
#      Real value = 000001000
# ERROR! Vector Mismatch for output port pro_real[4] :: @time = 4430000.000 ps
#      Expected value = 000000000
#      Real value = 000010000
# ERROR! Vector Mismatch for output port pro_real[5] :: @time = 7070000.000 ps
#      Expected value = 000000000
#      Real value = 000100000
# ERROR! Vector Mismatch for output port dia_rep[1] :: @time = 10940000.000 ps
#      Expected value = 00000
#      Real value = 00010
#          18 mismatched vectors : Simulation failed !
# ** Note: $finish    : CONTROL_PRODUCCION.vt(739)
#    Time: 50 us  Iteration: 0  Instance: /CONTROL_PRODUCCION_SIMULAR_vlg_vec_tst/tb_out
