 
****************************************
Report : design
Design : xed_encoder_10
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:53:58 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed14rvt_base_tt0p8v25c (File: /home/net/local/SAED14nm_EDK_08_2024/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_tt0p8v25c.db)

Local Link Library:

    {saed14rvt_base_tt0p8v25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt0p8v25c
    Library : saed14rvt_base_tt0p8v25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   16000
Location       :   saed14rvt_base_tt0p8v25c
Resistance     :   0.001282
Capacitance    :   0.000569
Area           :   0.01
Slope          :   108.438
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    15.10
     2    34.61
     3    56.42
     4    80.84
     5   108.20
     6   138.79
     7   172.92
     8   210.91
     9   253.07
    10   299.71
    11   351.13
    12   407.64
    13   469.57
    14   537.20
    15   610.87
    16   690.86
    17   777.51
    18   871.11
    19   971.97
    20  1080.41



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
