

<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=utf-8">
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" integrity="sha384-hWVjflwFxL6sNzntih27bfxkr27PmbbK/iSvJ+a4+0owXq79v+lsFkW54bOGbiDQ" crossorigin="anonymous">
    <link href="https://mbinary0.github.io/resource/github.markdown.css" rel="stylesheet">
  </head>
  <body>
     	<div><h2>
                <a href="../index.html">&nbsp;&nbsp;<i class="fa fa-level-up"></i>&nbsp;&nbsp;</a>:
                /<a href="../../../../../index.html"><i class="fa fa-home"></i></a>/<a href="../../../../index.html">计算机与信息类</a>/<a href="../../../index.html">计算机组成原理</a>/<a href="../../index.html">verilog-lab</a>/<a href="../index.html">lab-codes</a>/<a href="index.html">lab3-ram</a>
            </h2>
        </div>
        
        
        <h2>Directories</h2>
        <ul>
        <li><i class="fa fa-meh-o"></i>&nbsp;None</li>
        </ul>

        <h2>Files</h2>
        <ul>
        <li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/-计算机与信息类-计算机组成原理-verilog-lab-lab-codes-lab3-ram目录下的7个文件.zip" ><i class="fa fa-file-zip-o"></i>&nbsp;-计算机与信息类-计算机组成原理-verilog-lab-lab-codes-lab3-ram目录下的7个文件.zip---(7.13K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/ALU.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;ALU.v---(752.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/CONTROL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;CONTROL.v---(2.13K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/Makefile" ><i class="fa fa-pencil-square-o"></i>&nbsp;Makefile---(178.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/RAM.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;RAM.v---(704.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/README.md" ><i class="fa fa-pencil-square-o"></i>&nbsp;README.md---(183.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/REG_FILE.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;REG_FILE.v---(616.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/test_top.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;test_top.v---(799.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab3-ram/top.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;top.v---(1.38K)</a></li>
        </ul>

        <div style="text-decration:underline;display:inline">
        <a href="https://github.com/mbinary/USTC-CS-Courses-Resource.git" target="_blank" rel="external"><i class="fa fa-github"></i>&nbsp; Github</a>
        <a href="mailto:&#122;huheqin1@gmail?subject=反馈与建议" style="float:right" target="_blank" rel="external"><i class="fa fa-envelope"></i>&nbsp; Feedback</a>
        </div>

        <h1 style="color:red;text-align:center;" >Read Me</h1>

<h1 id="lab3-ram">Lab3 Ram</h1>
<p>注意：这个实验应当使用 ISE 的 IP Core 来完成，而这里用手写 RAM 的方式替代了 IP Core，虽然能减少编译的时间，但并不值得提倡。</p>
    </body>  
</html>
