#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 10 10:09:50 2025
# Process ID: 764723
# Current directory: /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_AXIS_SLICE24to8_0_0_synth_1
# Command line: vivado -log design_1_AXIS_SLICE24to8_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXIS_SLICE24to8_0_0.tcl
# Log file: /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_AXIS_SLICE24to8_0_0_synth_1/design_1_AXIS_SLICE24to8_0_0.vds
# Journal file: /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_AXIS_SLICE24to8_0_0_synth_1/vivado.jou
# Running On: dell3561-49, OS: Linux, CPU Frequency: 3593.836 MHz, CPU Physical cores: 6, Host memory: 16483 MB
#-----------------------------------------------------------
source design_1_AXIS_SLICE24to8_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.723 ; gain = 0.023 ; free physical = 4480 ; free virtual = 7904
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/AXIS_CONC8to24'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/Object_detect'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/ContourDetection'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/BackGrRe_NoCtrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/AXIS_SLICE24to8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/VGA_STREAM_320x240'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_AXIS_SLICE24to8_0_0
Command: synth_design -top design_1_AXIS_SLICE24to8_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 764881
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.773 ; gain = 377.770 ; free physical = 305 ; free virtual = 3707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXIS_SLICE24to8_0_0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_AXIS_SLICE24to8_0_0/synth/design_1_AXIS_SLICE24to8_0_0.vhd:69]
	Parameter DATA_WIDTH_IN bound to: 24 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AXIS_SLICE24to8' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/724a/src/AXIS_SLICE24to8.vhd:26' bound to instance 'U0' of component 'AXIS_SLICE24to8' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_AXIS_SLICE24to8_0_0/synth/design_1_AXIS_SLICE24to8_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'AXIS_SLICE24to8' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/724a/src/AXIS_SLICE24to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'AXIS_SLICE24to8' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/724a/src/AXIS_SLICE24to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXIS_SLICE24to8_0_0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_AXIS_SLICE24to8_0_0/synth/design_1_AXIS_SLICE24to8_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2170.711 ; gain = 448.707 ; free physical = 320 ; free virtual = 3587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2188.523 ; gain = 466.520 ; free physical = 318 ; free virtual = 3585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2188.523 ; gain = 466.520 ; free physical = 318 ; free virtual = 3585
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.523 ; gain = 0.000 ; free physical = 318 ; free virtual = 3585
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.273 ; gain = 0.000 ; free physical = 313 ; free virtual = 3550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2333.273 ; gain = 0.000 ; free physical = 313 ; free virtual = 3550
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 331 ; free virtual = 3554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 331 ; free virtual = 3554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 331 ; free virtual = 3554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 336 ; free virtual = 3560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input   24 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 352 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 370 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 370 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 370 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     7|
|3     |LUT4 |     2|
|4     |LUT5 |    11|
|5     |LUT6 |    34|
|6     |FDRE |   106|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2333.273 ; gain = 466.520 ; free physical = 638 ; free virtual = 3851
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2333.273 ; gain = 611.270 ; free physical = 638 ; free virtual = 3851
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.273 ; gain = 0.000 ; free physical = 623 ; free virtual = 3837
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.273 ; gain = 0.000 ; free physical = 1117 ; free virtual = 4330
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a80bf86f
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2333.273 ; gain = 952.863 ; free physical = 1121 ; free virtual = 4334
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1655.284; main = 1371.521; forked = 297.542
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3266.488; main = 2333.277; forked = 965.227
INFO: [Common 17-1381] The checkpoint '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_AXIS_SLICE24to8_0_0_synth_1/design_1_AXIS_SLICE24to8_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXIS_SLICE24to8_0_0, cache-ID = abfd6e8dc4b0c9f2
INFO: [Common 17-1381] The checkpoint '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_AXIS_SLICE24to8_0_0_synth_1/design_1_AXIS_SLICE24to8_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXIS_SLICE24to8_0_0_utilization_synth.rpt -pb design_1_AXIS_SLICE24to8_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 10:10:20 2025...
