// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module make_go_fast_count_appearances (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        bytes_dout,
        bytes_num_data_valid,
        bytes_fifo_cap,
        bytes_empty_n,
        bytes_read,
        appearances_address0,
        appearances_ce0,
        appearances_we0,
        appearances_d0,
        appearances_q0,
        appearances_full_n,
        appearances_write,
        appearances_empty_n,
        appearances_read
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] bytes_dout;
input  [1:0] bytes_num_data_valid;
input  [1:0] bytes_fifo_cap;
input   bytes_empty_n;
output   bytes_read;
output  [7:0] appearances_address0;
output   appearances_ce0;
output   appearances_we0;
output  [15:0] appearances_d0;
input  [15:0] appearances_q0;
input   appearances_full_n;
output   appearances_write;
input   appearances_empty_n;
output   appearances_read;

reg ap_done;
reg ap_idle;
reg start_write;
reg bytes_read;
reg[7:0] appearances_address0;
reg appearances_ce0;
reg appearances_we0;
reg[15:0] appearances_d0;
reg appearances_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    appearances_o_blk_n;
wire    ap_CS_fsm_state5;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_done;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_idle;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_ready;
wire   [7:0] grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_address0;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_ce0;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_we0;
wire   [15:0] grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_d0;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_write;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_done;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_idle;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_ready;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_bytes_read;
wire   [7:0] grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_address0;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_ce0;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_we0;
wire   [15:0] grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_d0;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_write;
wire   [15:0] grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_count_out;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_count_out_ap_vld;
wire   [7:0] grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_prev_out;
wire    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_prev_out_ap_vld;
reg    grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg;
reg    ap_block_state1_ignore_call5;
wire    ap_CS_fsm_state2;
reg    grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire  signed [63:0] sext_ln49_fu_94_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg = 1'b0;
#0 grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg = 1'b0;
end

make_go_fast_count_appearances_Pipeline_VITIS_LOOP_31_1 grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start),
    .ap_done(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_done),
    .ap_idle(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_idle),
    .ap_ready(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_ready),
    .appearances_address0(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_address0),
    .appearances_ce0(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_ce0),
    .appearances_we0(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_we0),
    .appearances_d0(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_d0),
    .appearances_full_n(appearances_full_n),
    .appearances_write(grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_write)
);

make_go_fast_count_appearances_Pipeline_VITIS_LOOP_36_2 grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start),
    .ap_done(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_done),
    .ap_idle(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_idle),
    .ap_ready(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_ready),
    .bytes_dout(bytes_dout),
    .bytes_num_data_valid(2'd0),
    .bytes_fifo_cap(2'd0),
    .bytes_empty_n(bytes_empty_n),
    .bytes_read(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_bytes_read),
    .appearances_address0(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_address0),
    .appearances_ce0(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_ce0),
    .appearances_we0(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_we0),
    .appearances_d0(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_d0),
    .appearances_q0(appearances_q0),
    .appearances_full_n(1'b0),
    .appearances_write(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_write),
    .count_out(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_count_out),
    .count_out_ap_vld(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_count_out_ap_vld),
    .prev_out(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_prev_out),
    .prev_out_ap_vld(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_prev_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg <= 1'b1;
        end else if ((grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_ready == 1'b1)) begin
            grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg <= 1'b1;
        end else if ((grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_ready == 1'b1)) begin
            grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((appearances_full_n == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        appearances_address0 = sext_ln49_fu_94_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        appearances_address0 = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        appearances_address0 = grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_address0;
    end else begin
        appearances_address0 = 'bx;
    end
end

always @ (*) begin
    if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        appearances_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        appearances_ce0 = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        appearances_ce0 = grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_ce0;
    end else begin
        appearances_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        appearances_d0 = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_count_out;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        appearances_d0 = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        appearances_d0 = grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_d0;
    end else begin
        appearances_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        appearances_o_blk_n = appearances_full_n;
    end else begin
        appearances_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        appearances_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        appearances_we0 = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_appearances_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        appearances_we0 = grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_we0;
    end else begin
        appearances_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        appearances_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        appearances_write = grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_appearances_write;
    end else begin
        appearances_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bytes_read = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_bytes_read;
    end else begin
        bytes_read = 1'b0;
    end
end

always @ (*) begin
    if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((appearances_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call5 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign appearances_read = 1'b0;

assign grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start = grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg;

assign grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start = grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg;

assign sext_ln49_fu_94_p1 = $signed(grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_prev_out);

assign start_out = real_start;

endmodule //make_go_fast_count_appearances
