#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  9 17:54:27 2023
# Process ID: 10736
# Current directory: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4056 C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.xpr
# Log file: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vivado.log
# Journal file: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.000} CONFIG.CLKOUT1_JITTER {249.363} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
regenerate_bd_layout
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {943.481} CONFIG.CLKOUT1_PHASE_ERROR {919.522}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
