{
    "args": [
        "-o",
        "SapphireSoc",
        "--base_path",
        "/tmp/tmpffjdq22c/ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "soc",
            "name": "efx_soc",
            "version": "3.0.0"
        }
    ],
    "conf": {
        "HexFile_PathEnable": "1'b0",
        "HexFile_Path": "\"\"",
        "APBSlave0_Size": "65536",
        "DEVKIT_CUSTOM": "\"sapphireBoard_rev0\"",
        "LDSize": "16380",
        "LDStackSize": "2048",
        "DEVKIT": "11",
        "DEBUG": "1'b1",
        "IDE_SEL": "1'b0",
        "RISCV_DEBUG_PRIV": "1'b1",
        "HARD_BREAKPOINT": "0",
        "SOFT_TAP": "1'b0",
        "TAP_MODE": "1'b0",
        "TAP_COUNT": "0",
        "TAP_SEL": "8",
        "Frequency": "300",
        "PeriFrequencyEnable": "1'b1",
        "PeriFrequency": "100",
        "UART2_INT_ID": "3",
        "TEST": "1'b0",
        "Base_M_AXIS": "32'd3774873600",
        "APBSlave0": "1'b1",
        "APBSlave2": "1'b0",
        "Base_M_IO": "32'd4160749568",
        "APBSlave1": "1'b1",
        "APBSlave3": "1'b0",
        "USER_1_INTR_ID": "17",
        "USER_1_INTR": "1'b1",
        "USER_0_INTR_ID": "6",
        "USER_0_INTR": "1'b1",
        "USER_2_INTR": "1'b0",
        "USER_2_INTR_ID": "22",
        "USER_3_INTR": "1'b0",
        "USER_3_INTR_ID": "23",
        "USER_4_INTR": "1'b0",
        "USER_4_INTR_ID": "24",
        "USER_5_INTR": "1'b0",
        "USER_5_INTR_ID": "25",
        "USER_6_INTR": "1'b0",
        "USER_6_INTR_ID": "26",
        "USER_7_INTR": "1'b0",
        "USER_7_INTR_ID": "27",
        "APBSlave4": "1'b0",
        "CustomInstruction": "1'b1",
        "ATMEXT": "1'b0",
        "CMREXT": "1'b0",
        "FPEXT": "1'b1",
        "FPU": "1'b0",
        "LINUX": "1'b0",
        "ICACHEWAY": "1",
        "DCACHEWAY": "1",
        "CpuCount": "1",
        "ICacheSize": "4096",
        "DCacheSize": "4096",
        "Cache": "1'b1",
        "DDR": "1'b1",
        "DDR_AXI4": "1'b0",
        "DDRWidth": "128",
        "DDRSize": "32'd3758096384",
        "OCRSize": "4096",
        "AXISlave": "1'b0",
        "AXISlaveSize": "16777216",
        "GPIO1_INT_ID1": "15",
        "GPIO1_INT_ID0": "14",
        "GPIO0_INT_ID1": "7",
        "GPIO0_INT_ID0": "6",
        "GPIO0": "1'b0",
        "GPIO0Width": "16",
        "GPIO1Width": "8",
        "GPIO1": "1'b0",
        "UART0_INT_ID": "1",
        "IOSize": "4096",
        "UART0_M_Addr": "32'd4096",
        "UART1_M_Addr": "32'd8192",
        "UART2_M_Addr": "32'd12288",
        "SPI0_M_Addr": "32'd24576",
        "SPI1_M_Addr": "32'd16384",
        "SPI2_M_Addr": "32'd20480",
        "I2C0_M_Addr": "32'd40960",
        "I2C1_M_Addr": "32'd45056",
        "I2C2_M_Addr": "32'd49152",
        "GPIO0_M_Addr": "32'd53248",
        "GPIO1_M_Addr": "32'd57344",
        "APBSlave0_M_Addr": "32'd1048576",
        "APBSlave1_M_Addr": "32'd2097152",
        "APBSlave2_M_Addr": "32'd3145728",
        "APBSlave3_M_Addr": "32'd4194304",
        "APBSlave4_M_Addr": "32'd5242880",
        "UART0": "1'b1",
        "UART2": "1'b0",
        "UART1_INT_ID": "2",
        "UART1": "1'b0",
        "SPI2": "1'b0",
        "SPI2DW": "8",
        "SPI2SS": "1",
        "SPI1_INT_ID": "5",
        "SPI1": "1'b0",
        "SPI1DW": "8",
        "SPI1SS": "1",
        "SPI0_INT_ID": "2",
        "SPI0": "1'b1",
        "SPI0DW": "8",
        "SPI0SS": "1",
        "I2C2_INT_ID": "5",
        "ADDR_Scheme": "1'b0",
        "I2C2": "1'b0",
        "I2C1": "1'b0",
        "SPI2_INT_ID": "6",
        "I2C1_INT_ID": "4",
        "I2C0_INT_ID": "3",
        "I2C0": "1'b1",
        "AXIMasterWidth_1": "32",
        "AXIMaster_1": "1'b0",
        "AXIMasterWidth": "32",
        "AXIMaster": "1'b0",
        "USER_TIMER0": "1'b0",
        "USER_TIMER0_CNT_WIDTH": "12",
        "USER_TIMER0_PS_WIDTH": "8",
        "USER_TIMER0_INT_ID": "19",
        "USER_TIMER0_M_Addr": "32'd61440",
        "USER_TIMER1": "1'b0",
        "USER_TIMER1_CNT_WIDTH": "12",
        "USER_TIMER1_PS_WIDTH": "8",
        "USER_TIMER1_INT_ID": "20",
        "USER_TIMER1_M_Addr": "32'd65536",
        "USER_TIMER2": "1'b0",
        "USER_TIMER2_CNT_WIDTH": "12",
        "USER_TIMER2_PS_WIDTH": "8",
        "USER_TIMER2_INT_ID": "21",
        "USER_TIMER2_M_Addr": "32'd69632",
        "RAM_OPT": "1'b0",
        "SOC_MODE": "0",
        "MULDIV_EXT": "1'b0",
        "BARREL_SHIFTER": "1'b0",
        "REDUCED_CSR": "1'b1",
        "DDRCLK_DOMAIN": "1",
        "DDR_OPT": "1"
    },
    "output": {
        "external_script_generator": [],
        "external_source_source": [
            "/tmp/tmpffjdq22c/ip/SapphireSoc/SapphireSoc_tmpl.vhd",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/SapphireSoc_define.vh",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/SapphireSoc_tmpl.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/SapphireSoc.v"
        ],
        "external_script_script": [],
        "external_script_embedded_sw": [],
        "external_example_design": [
            "/tmp/tmpffjdq22c/ip/SapphireSoc/T120F324_devkit/soc.xml",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/T120F324_devkit/design_modules.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/T120F324_devkit/ddr_reset_sequencer.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/T120F324_devkit/soc.hex",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/T120F324_devkit/SapphireSoc.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/T120F324_devkit/SapphireSoc_define.vh"
        ],
        "external_example_design_ti": [
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/soc.xml",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/design_modules.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/hbram_top.encrypted.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/hbram_top.vh",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/soc.hex",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/SapphireSoc.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Ti60F225_devkit/SapphireSoc_define.vh"
        ],
        "external_testbench_testbench": [
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/MEM_IM.TXT",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/SECSI.TXT",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/SFDP.TXT",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/SREG.TXT",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/README",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/tb_soc.do",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/modelsim.do",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/wave.do",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/design_modules.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/sim_modules.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/W25Q32JVxxIM.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/SapphireSoc.v",
            "/tmp/tmpffjdq22c/ip/SapphireSoc/Testbench/SapphireSoc_define.vh"
        ]
    },
    "sw_version": "2023.2.307",
    "generated_date": "2024-05-16T03:29:06.195565"
}