
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         000006c4  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000060  000006c4  000006c4  00000718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000014  00000724  00000724  00000778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  00000738  00000738  0000078c  2**2
                  ALLOC
  4 .debug_abbrev 00000248  00000000  00000000  0000078c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000810  00000000  00000000  000009d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000505  00000000  00000000  000011e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000190  00000000  00000000  000016ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000001f1  00000000  00000000  0000187c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000001bc  00000000  00000000  00001a6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000076  00000000  00000000  00001c29  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000040  00000000  00000000  00001c9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000027f  00000000  00000000  00001cdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  00001f5e  2**0
                  CONTENTS, READONLY
 14 .debug_ranges 00000060  00000000  00000000  00001f6f  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 90 	calli 30c <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 07 40 	ori gp,gp,0x740
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 07 38 	ori r1,r1,0x738
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 07 bc 	ori r3,r3,0x7bc

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:
 * 
 */

#include "soc-hw.h"

int  main(){
 208:	37 9c ff f0 	addi sp,sp,-16
 20c:	5b 8b 00 10 	sw (sp+16),r11
 210:	5b 8c 00 0c 	sw (sp+12),r12
 214:	5b 8d 00 08 	sw (sp+8),r13
 218:	5b 9d 00 04 	sw (sp+4),ra
		uart_putchar1(i);    
		//i2c_write(ADDRESS_I2C,CH1,10);
		nsleep(101630);
	}*/
	
	uart_putstr1("AT+CIPMUX=0\r\n");
 21c:	78 01 00 00 	mvhi r1,0x0
 220:	38 21 06 c4 	ori r1,r1,0x6c4
 224:	f8 00 00 c9 	calli 548 <uart_putstr1>
        nsleep(3016300);
 228:	78 02 00 00 	mvhi r2,0x0
 22c:	38 42 07 1c 	ori r2,r2,0x71c
 230:	28 41 00 00 	lw r1,(r2+0)
 234:	78 0c 00 00 	mvhi r12,0x0
	uart_putstr1("AT+CIPMODE=1\r\n");
	nsleep(3016300);
	uart_putstr1("AT+CIPSTART=\"TCP\",\"192.168.4.2\",80\r\n");
        nsleep(3016300);
	uart_putstr1("AT+CIPSEND\r\n");
        nsleep(3016300);
 238:	34 0b 00 00 	mvi r11,0
		//i2c_write(ADDRESS_I2C,CH1,10);
		nsleep(101630);
	}*/
	
	uart_putstr1("AT+CIPMUX=0\r\n");
        nsleep(3016300);
 23c:	f8 00 00 73 	calli 408 <nsleep>
	uart_putstr1("AT+CIPMODE=1\r\n");
 240:	78 01 00 00 	mvhi r1,0x0
 244:	38 21 06 d4 	ori r1,r1,0x6d4
 248:	f8 00 00 c0 	calli 548 <uart_putstr1>
	nsleep(3016300);
 24c:	78 02 00 00 	mvhi r2,0x0
 250:	38 42 07 1c 	ori r2,r2,0x71c
 254:	28 41 00 00 	lw r1,(r2+0)
 258:	39 8c 06 e0 	ori r12,r12,0x6e0
        nsleep(3016300);
	uart_putstr1("AT+CIPSEND\r\n");
        nsleep(3016300);
	char i=0;
	char a=0x30;
	for(i; i<=10; i++) {
 25c:	34 0d 00 0b 	mvi r13,11
	}*/
	
	uart_putstr1("AT+CIPMUX=0\r\n");
        nsleep(3016300);
	uart_putstr1("AT+CIPMODE=1\r\n");
	nsleep(3016300);
 260:	f8 00 00 6a 	calli 408 <nsleep>
	uart_putstr1("AT+CIPSTART=\"TCP\",\"192.168.4.2\",80\r\n");
 264:	78 01 00 00 	mvhi r1,0x0
 268:	38 21 06 e4 	ori r1,r1,0x6e4
 26c:	f8 00 00 b7 	calli 548 <uart_putstr1>
        nsleep(3016300);
 270:	78 02 00 00 	mvhi r2,0x0
 274:	38 42 07 1c 	ori r2,r2,0x71c
 278:	28 41 00 00 	lw r1,(r2+0)
 27c:	f8 00 00 63 	calli 408 <nsleep>
	uart_putstr1("AT+CIPSEND\r\n");
 280:	78 01 00 00 	mvhi r1,0x0
 284:	38 21 07 0c 	ori r1,r1,0x70c
 288:	f8 00 00 b0 	calli 548 <uart_putstr1>
        nsleep(3016300);
 28c:	78 02 00 00 	mvhi r2,0x0
 290:	38 42 07 1c 	ori r2,r2,0x71c
 294:	28 41 00 00 	lw r1,(r2+0)
 298:	f8 00 00 5c 	calli 408 <nsleep>
	char i=0;
	char a=0x30;
	for(i; i<=10; i++) {
	uart_putchar1(a);
 29c:	35 61 00 30 	addi r1,r11,48
 2a0:	f8 00 00 a1 	calli 524 <uart_putchar1>
	uart_putstr1("\r\n");
 2a4:	b9 80 08 00 	mv r1,r12
 2a8:	f8 00 00 a8 	calli 548 <uart_putstr1>
	nsleep(3016300);
 2ac:	78 02 00 00 	mvhi r2,0x0
 2b0:	38 42 07 1c 	ori r2,r2,0x71c
 2b4:	28 41 00 00 	lw r1,(r2+0)
 2b8:	35 6b 00 01 	addi r11,r11,1
 2bc:	f8 00 00 53 	calli 408 <nsleep>
        nsleep(3016300);
	uart_putstr1("AT+CIPSEND\r\n");
        nsleep(3016300);
	char i=0;
	char a=0x30;
	for(i; i<=10; i++) {
 2c0:	5d 6d ff f7 	bne r11,r13,29c <main+0x94>
	uart_putchar1(a);
	uart_putstr1("\r\n");
	nsleep(3016300);
	a++;
	}
}
 2c4:	2b 9d 00 04 	lw ra,(sp+4)
 2c8:	2b 8b 00 10 	lw r11,(sp+16)
 2cc:	2b 8c 00 0c 	lw r12,(sp+12)
 2d0:	2b 8d 00 08 	lw r13,(sp+8)
 2d4:	37 9c 00 10 	addi sp,sp,16
 2d8:	c3 a0 00 00 	ret

000002dc <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
 2dc:	c3 a0 00 00 	ret

000002e0 <tic_isr>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 2e0:	78 01 00 00 	mvhi r1,0x0
 2e4:	38 21 07 b8 	ori r1,r1,0x7b8
 2e8:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 2ec:	78 02 00 00 	mvhi r2,0x0
 2f0:	38 42 07 28 	ori r2,r2,0x728
 2f4:	28 42 00 00 	lw r2,(r2+0)

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 2f8:	34 63 00 01 	addi r3,r3,1
 2fc:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 300:	34 01 00 0e 	mvi r1,14
 304:	58 41 00 00 	sw (r2+0),r1
}
 308:	c3 a0 00 00 	ret

0000030c <irq_handler>:
void isr_null()
{
}

void irq_handler(uint32_t pending)
{
 30c:	37 9c ff f0 	addi sp,sp,-16
 310:	5b 8b 00 10 	sw (sp+16),r11
 314:	5b 8c 00 0c 	sw (sp+12),r12
 318:	5b 8d 00 08 	sw (sp+8),r13
 31c:	5b 9d 00 04 	sw (sp+4),ra
 320:	78 0b 00 00 	mvhi r11,0x0
 324:	39 6b 07 38 	ori r11,r11,0x738
 328:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
 32c:	35 6d 00 80 	addi r13,r11,128
 330:	e0 00 00 04 	bi 340 <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 334:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 338:	45 6d 00 08 	be r11,r13,358 <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
 33c:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 340:	21 81 00 01 	andi r1,r12,0x1
 344:	44 20 ff fc 	be r1,r0,334 <irq_handler+0x28>
 348:	29 61 00 00 	lw r1,(r11+0)
 34c:	35 6b 00 04 	addi r11,r11,4
 350:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 354:	5d 6d ff fa 	bne r11,r13,33c <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
 358:	2b 9d 00 04 	lw ra,(sp+4)
 35c:	2b 8b 00 10 	lw r11,(sp+16)
 360:	2b 8c 00 0c 	lw r12,(sp+12)
 364:	2b 8d 00 08 	lw r13,(sp+8)
 368:	37 9c 00 10 	addi sp,sp,16
 36c:	c3 a0 00 00 	ret

00000370 <isr_init>:

void isr_init()
{
 370:	78 01 00 00 	mvhi r1,0x0
 374:	78 02 00 00 	mvhi r2,0x0
 378:	38 21 07 38 	ori r1,r1,0x738
 37c:	38 42 02 dc 	ori r2,r2,0x2dc
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
 380:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
 384:	58 22 00 00 	sw (r1+0),r2
 388:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
 38c:	5c 23 ff fe 	bne r1,r3,384 <isr_init+0x14>
		isr_table[i] = &isr_null;
}
 390:	c3 a0 00 00 	ret

00000394 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 394:	78 03 00 00 	mvhi r3,0x0
 398:	3c 21 00 02 	sli r1,r1,2
 39c:	38 63 07 38 	ori r3,r3,0x738
 3a0:	b4 61 18 00 	add r3,r3,r1
 3a4:	58 62 00 00 	sw (r3+0),r2
}
 3a8:	c3 a0 00 00 	ret

000003ac <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
 3ac:	78 03 00 00 	mvhi r3,0x0
 3b0:	3c 21 00 02 	sli r1,r1,2
 3b4:	38 63 07 38 	ori r3,r3,0x738
 3b8:	78 02 00 00 	mvhi r2,0x0
 3bc:	b4 61 18 00 	add r3,r3,r1
 3c0:	38 42 02 dc 	ori r2,r2,0x2dc
 3c4:	58 62 00 00 	sw (r3+0),r2
}
 3c8:	c3 a0 00 00 	ret

000003cc <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 3cc:	78 04 00 00 	mvhi r4,0x0
 3d0:	38 84 07 20 	ori r4,r4,0x720
 3d4:	28 83 00 00 	lw r3,(r4+0)
 3d8:	78 02 00 00 	mvhi r2,0x0
 3dc:	38 42 07 28 	ori r2,r2,0x728
 3e0:	28 42 00 00 	lw r2,(r2+0)
 3e4:	88 23 08 00 	mul r1,r1,r3
 3e8:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 3ec:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 3f0:	34 01 00 08 	mvi r1,8
 3f4:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 3f8:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 3fc:	20 21 00 01 	andi r1,r1,0x1
 400:	44 20 ff fe 	be r1,r0,3f8 <msleep+0x2c>
}
 404:	c3 a0 00 00 	ret

00000408 <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 408:	78 02 00 00 	mvhi r2,0x0
 40c:	38 42 07 28 	ori r2,r2,0x728
 410:	28 42 00 00 	lw r2,(r2+0)
 414:	08 21 00 64 	muli r1,r1,100
 418:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 41c:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 420:	34 01 00 08 	mvi r1,8
 424:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 428:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 42c:	20 21 00 01 	andi r1,r1,0x1
 430:	44 20 ff fe 	be r1,r0,428 <nsleep+0x20>
}
 434:	c3 a0 00 00 	ret

00000438 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 438:	78 01 00 00 	mvhi r1,0x0
 43c:	38 21 07 28 	ori r1,r1,0x728
 440:	28 23 00 00 	lw r3,(r1+0)
 444:	34 02 27 10 	mvi r2,10000
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 448:	78 01 00 00 	mvhi r1,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 44c:	58 62 00 04 	sw (r3+4),r2
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 450:	38 21 07 b8 	ori r1,r1,0x7b8

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
 454:	58 60 00 08 	sw (r3+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 458:	58 20 00 00 	sw (r1+0),r0
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 45c:	78 02 00 00 	mvhi r2,0x0
 460:	78 01 00 00 	mvhi r1,0x0
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 464:	34 04 00 0e 	mvi r4,14
 468:	58 64 00 00 	sw (r3+0),r4
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 46c:	38 21 07 38 	ori r1,r1,0x738
 470:	38 42 02 e0 	ori r2,r2,0x2e0
 474:	58 22 00 04 	sw (r1+4),r2
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

	isr_register(1, &tic_isr);
}
 478:	c3 a0 00 00 	ret

0000047c <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 47c:	c3 a0 00 00 	ret

00000480 <uart_getchar>:

char uart_getchar()
{   
 480:	78 01 00 00 	mvhi r1,0x0
 484:	38 21 07 24 	ori r1,r1,0x724
 488:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 48c:	28 41 00 00 	lw r1,(r2+0)
 490:	20 21 00 01 	andi r1,r1,0x1
 494:	44 20 ff fe 	be r1,r0,48c <uart_getchar+0xc>
	return uart0->rxtx;
 498:	28 41 00 04 	lw r1,(r2+4)
}
 49c:	20 21 00 ff 	andi r1,r1,0xff
 4a0:	c3 a0 00 00 	ret

000004a4 <uart_putchar>:

void uart_putchar(char c)
{
 4a4:	78 02 00 00 	mvhi r2,0x0
 4a8:	38 42 07 24 	ori r2,r2,0x724
 4ac:	28 43 00 00 	lw r3,(r2+0)
 4b0:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 4b4:	28 62 00 00 	lw r2,(r3+0)
 4b8:	20 42 00 10 	andi r2,r2,0x10
 4bc:	5c 40 ff fe 	bne r2,r0,4b4 <uart_putchar+0x10>
	uart0->rxtx = c;
 4c0:	58 61 00 04 	sw (r3+4),r1
}
 4c4:	c3 a0 00 00 	ret

000004c8 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 4c8:	40 24 00 00 	lbu r4,(r1+0)
 4cc:	44 80 00 0b 	be r4,r0,4f8 <uart_putstr+0x30>
 4d0:	78 02 00 00 	mvhi r2,0x0
 4d4:	38 42 07 24 	ori r2,r2,0x724
 4d8:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 4dc:	28 62 00 00 	lw r2,(r3+0)
 4e0:	20 42 00 10 	andi r2,r2,0x10
 4e4:	5c 40 ff fe 	bne r2,r0,4dc <uart_putstr+0x14>
	uart0->rxtx = c;
 4e8:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 4ec:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 4f0:	40 24 00 00 	lbu r4,(r1+0)
 4f4:	5c 82 ff fa 	bne r4,r2,4dc <uart_putstr+0x14>
 4f8:	c3 a0 00 00 	ret

000004fc <uart_init1>:
	//uart1->lcr = 0x03;  // Line Control Register:    8N1
	//uart1->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart1->div = (FCPU/(57600*16));
}
 4fc:	c3 a0 00 00 	ret

00000500 <uart_getchar1>:

char uart_getchar1()
{   
 500:	78 01 00 00 	mvhi r1,0x0
 504:	38 21 07 34 	ori r1,r1,0x734
 508:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart1->ucr & UART_DR)) ;
 50c:	28 41 00 00 	lw r1,(r2+0)
 510:	20 21 00 01 	andi r1,r1,0x1
 514:	44 20 ff fe 	be r1,r0,50c <uart_getchar1+0xc>
	return uart1->rxtx;
 518:	28 41 00 04 	lw r1,(r2+4)
}
 51c:	20 21 00 ff 	andi r1,r1,0xff
 520:	c3 a0 00 00 	ret

00000524 <uart_putchar1>:

void uart_putchar1(char c)
{
 524:	78 02 00 00 	mvhi r2,0x0
 528:	38 42 07 34 	ori r2,r2,0x734
 52c:	28 43 00 00 	lw r3,(r2+0)
 530:	20 21 00 ff 	andi r1,r1,0xff
	while (uart1->ucr & UART_BUSY) ;
 534:	28 62 00 00 	lw r2,(r3+0)
 538:	20 42 00 10 	andi r2,r2,0x10
 53c:	5c 40 ff fe 	bne r2,r0,534 <uart_putchar1+0x10>
	uart1->rxtx = c;
 540:	58 61 00 04 	sw (r3+4),r1
}
 544:	c3 a0 00 00 	ret

00000548 <uart_putstr1>:

void uart_putstr1(char *str)
{
	char *c = str;
	while(*c) {
 548:	40 24 00 00 	lbu r4,(r1+0)
 54c:	44 80 00 0b 	be r4,r0,578 <uart_putstr1+0x30>
 550:	78 02 00 00 	mvhi r2,0x0
 554:	38 42 07 34 	ori r2,r2,0x734
 558:	28 43 00 00 	lw r3,(r2+0)
	return uart1->rxtx;
}

void uart_putchar1(char c)
{
	while (uart1->ucr & UART_BUSY) ;
 55c:	28 62 00 00 	lw r2,(r3+0)
 560:	20 42 00 10 	andi r2,r2,0x10
 564:	5c 40 ff fe 	bne r2,r0,55c <uart_putstr1+0x14>
	uart1->rxtx = c;
 568:	58 64 00 04 	sw (r3+4),r4
void uart_putstr1(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar1(*c);
		c++;
 56c:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr1(char *str)
{
	char *c = str;
	while(*c) {
 570:	40 24 00 00 	lbu r4,(r1+0)
 574:	5c 82 ff fa 	bne r4,r2,55c <uart_putstr1+0x14>
 578:	c3 a0 00 00 	ret

0000057c <start_Read>:
/******************************************************************************
 * i2c Functions
 */
void start_Read (int r)
{  
	i2c0->startRead = r;
 57c:	78 02 00 00 	mvhi r2,0x0
 580:	38 42 07 30 	ori r2,r2,0x730
 584:	28 42 00 00 	lw r2,(r2+0)
 588:	58 41 00 14 	sw (r2+20),r1
}
 58c:	c3 a0 00 00 	ret

00000590 <start_Write>:

void start_Write (int w)
{  
	i2c0->startWrite = w;
 590:	78 02 00 00 	mvhi r2,0x0
 594:	38 42 07 30 	ori r2,r2,0x730
 598:	28 42 00 00 	lw r2,(r2+0)
 59c:	58 41 00 18 	sw (r2+24),r1
}
 5a0:	c3 a0 00 00 	ret

000005a4 <rw>:

void rw(int data_rw)
{
	i2c0->rw = data_rw;
 5a4:	78 02 00 00 	mvhi r2,0x0
 5a8:	38 42 07 30 	ori r2,r2,0x730
 5ac:	28 42 00 00 	lw r2,(r2+0)
 5b0:	58 41 00 0c 	sw (r2+12),r1
}
 5b4:	c3 a0 00 00 	ret

000005b8 <i2c_write>:

void i2c_write (int dirI2C, int dirIntern, int data)
{		
 5b8:	37 9c ff ec 	addi sp,sp,-20
 5bc:	5b 8b 00 14 	sw (sp+20),r11
 5c0:	5b 8c 00 10 	sw (sp+16),r12
 5c4:	5b 8d 00 0c 	sw (sp+12),r13
 5c8:	5b 8e 00 08 	sw (sp+8),r14
 5cc:	5b 9d 00 04 	sw (sp+4),ra
	i2c0->startRead = r;
}

void start_Write (int w)
{  
	i2c0->startWrite = w;
 5d0:	78 0b 00 00 	mvhi r11,0x0
 5d4:	39 6b 07 30 	ori r11,r11,0x730
 5d8:	29 64 00 00 	lw r4,(r11+0)
{
	i2c0->rw = data_rw;
}

void i2c_write (int dirI2C, int dirIntern, int data)
{		
 5dc:	b8 20 68 00 	mv r13,r1
	start_Write(data);
	msleep(1);
 5e0:	34 01 00 01 	mvi r1,1
	i2c0->startRead = r;
}

void start_Write (int w)
{  
	i2c0->startWrite = w;
 5e4:	58 83 00 18 	sw (r4+24),r3
{
	i2c0->rw = data_rw;
}

void i2c_write (int dirI2C, int dirIntern, int data)
{		
 5e8:	b8 60 60 00 	mv r12,r3
 5ec:	b8 40 70 00 	mv r14,r2
	start_Write(data);
	msleep(1);
 5f0:	fb ff ff 77 	calli 3cc <msleep>
	i2c0->startRead = r;
}

void start_Write (int w)
{  
	i2c0->startWrite = w;
 5f4:	29 64 00 00 	lw r4,(r11+0)
 5f8:	58 80 00 18 	sw (r4+24),r0
}

void rw(int data_rw)
{
	i2c0->rw = data_rw;
 5fc:	58 80 00 0c 	sw (r4+12),r0
{		
	start_Write(data);
	msleep(1);
	start_Write(0);
	rw(0); 
	while((i2c0->availWrite)==0x00);
 600:	28 85 00 04 	lw r5,(r4+4)
 604:	44 a0 ff ff 	be r5,r0,600 <i2c_write+0x48>
	i2c0->data = ((dirI2C<<16)|(dirIntern<<8)|data);	
 608:	3d c2 00 08 	sli r2,r14,8
 60c:	3d a1 00 10 	sli r1,r13,16
 610:	b9 82 60 00 	or r12,r12,r2
 614:	b9 81 60 00 	or r12,r12,r1
 618:	58 8c 00 10 	sw (r4+16),r12

}
 61c:	2b 9d 00 04 	lw ra,(sp+4)
 620:	2b 8b 00 14 	lw r11,(sp+20)
 624:	2b 8c 00 10 	lw r12,(sp+16)
 628:	2b 8d 00 0c 	lw r13,(sp+12)
 62c:	2b 8e 00 08 	lw r14,(sp+8)
 630:	37 9c 00 14 	addi sp,sp,20
 634:	c3 a0 00 00 	ret

00000638 <i2c_read>:

int8_t i2c_read (int dirI2C, int dirIntern){  
 638:	37 9c ff ec 	addi sp,sp,-20
 63c:	5b 8b 00 14 	sw (sp+20),r11
 640:	5b 8c 00 10 	sw (sp+16),r12
 644:	5b 8d 00 0c 	sw (sp+12),r13
 648:	5b 8e 00 08 	sw (sp+8),r14
 64c:	5b 9d 00 04 	sw (sp+4),ra
/******************************************************************************
 * i2c Functions
 */
void start_Read (int r)
{  
	i2c0->startRead = r;
 650:	78 0b 00 00 	mvhi r11,0x0
 654:	39 6b 07 30 	ori r11,r11,0x730
 658:	29 63 00 00 	lw r3,(r11+0)
 65c:	34 0d 00 01 	mvi r13,1
	while((i2c0->availWrite)==0x00);
	i2c0->data = ((dirI2C<<16)|(dirIntern<<8)|data);	

}

int8_t i2c_read (int dirI2C, int dirIntern){  
 660:	b8 20 60 00 	mv r12,r1
/******************************************************************************
 * i2c Functions
 */
void start_Read (int r)
{  
	i2c0->startRead = r;
 664:	58 6d 00 14 	sw (r3+20),r13

}

int8_t i2c_read (int dirI2C, int dirIntern){  
	start_Read(1);
	msleep(1);
 668:	34 01 00 01 	mvi r1,1
	while((i2c0->availWrite)==0x00);
	i2c0->data = ((dirI2C<<16)|(dirIntern<<8)|data);	

}

int8_t i2c_read (int dirI2C, int dirIntern){  
 66c:	b8 40 70 00 	mv r14,r2
	start_Read(1);
	msleep(1);
 670:	fb ff ff 57 	calli 3cc <msleep>
/******************************************************************************
 * i2c Functions
 */
void start_Read (int r)
{  
	i2c0->startRead = r;
 674:	29 63 00 00 	lw r3,(r11+0)
int8_t i2c_read (int dirI2C, int dirIntern){  
	start_Read(1);
	msleep(1);
	start_Read(0);
	rw(1);
	while((i2c0->availRead)==0x04);
 678:	34 05 00 04 	mvi r5,4
/******************************************************************************
 * i2c Functions
 */
void start_Read (int r)
{  
	i2c0->startRead = r;
 67c:	58 60 00 14 	sw (r3+20),r0
	i2c0->startWrite = w;
}

void rw(int data_rw)
{
	i2c0->rw = data_rw;
 680:	58 6d 00 0c 	sw (r3+12),r13
int8_t i2c_read (int dirI2C, int dirIntern){  
	start_Read(1);
	msleep(1);
	start_Read(0);
	rw(1);
	while((i2c0->availRead)==0x04);
 684:	28 64 00 08 	lw r4,(r3+8)
 688:	44 85 ff ff 	be r4,r5,684 <i2c_read+0x4c>
	i2c0->data = ((dirI2C<<15)|(dirIntern<<7)|dirI2C);
 68c:	3d 81 00 0f 	sli r1,r12,15
 690:	3d c2 00 07 	sli r2,r14,7
 694:	b8 2c 60 00 	or r12,r1,r12
 698:	b9 82 60 00 	or r12,r12,r2
 69c:	58 6c 00 10 	sw (r3+16),r12
	return i2c0->i2c_data_out;
 6a0:	28 61 00 00 	lw r1,(r3+0)
}
 6a4:	b0 20 08 00 	sextb r1,r1
 6a8:	2b 9d 00 04 	lw ra,(sp+4)
 6ac:	2b 8b 00 14 	lw r11,(sp+20)
 6b0:	2b 8c 00 10 	lw r12,(sp+16)
 6b4:	2b 8d 00 0c 	lw r13,(sp+12)
 6b8:	2b 8e 00 08 	lw r14,(sp+8)
 6bc:	37 9c 00 14 	addi sp,sp,20
 6c0:	c3 a0 00 00 	ret
