{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572532365320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572532365324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 10:32:45 2019 " "Processing started: Thu Oct 31 10:32:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572532365324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572532365324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572532365325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1572532366046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 13 13 " "Found 13 design units, including 13 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoDigTo7Seg " "Found entity 2: twoDigTo7Seg" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourDigTo7Seg " "Found entity 3: fourDigTo7Seg" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "4 fulladder " "Found entity 4: fulladder" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder8 " "Found entity 5: adder8" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "6 bus16mux " "Found entity 6: bus16mux" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "7 multiply8to1 " "Found entity 7: multiply8to1" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "8 multiply8to8 " "Found entity 8: multiply8to8" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "9 add8Serial " "Found entity 9: add8Serial" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "10 add8Paralell " "Found entity 10: add8Paralell" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "11 partA " "Found entity 11: partA" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "12 partB " "Found entity 12: partB" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab6 " "Found entity 13: lab6" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532367661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532367661 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(55) " "Verilog HDL Instantiation warning at lab6.v(55): instance has no name" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1572532367664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(56) " "Verilog HDL Instantiation warning at lab6.v(56): instance has no name" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1572532367664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(174) " "Verilog HDL Instantiation warning at lab6.v(174): instance has no name" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 174 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1572532367665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(224) " "Verilog HDL Instantiation warning at lab6.v(224): instance has no name" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 224 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1572532367666 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(238) " "Verilog HDL Instantiation warning at lab6.v(238): instance has no name" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 238 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1572532367666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1572532368975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partA partA:lab5a " "Elaborating entity \"partA\" for hierarchy \"partA:lab5a\"" {  } { { "lab6.v" "lab5a" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532368984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply8to8 partA:lab5a\|multiply8to8:m88 " "Elaborating entity \"multiply8to8\" for hierarchy \"partA:lab5a\|multiply8to8:m88\"" {  } { { "lab6.v" "m88" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532368990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply8to1 partA:lab5a\|multiply8to8:m88\|multiply8to1:mult\[0\].ab1 " "Elaborating entity \"multiply8to1\" for hierarchy \"partA:lab5a\|multiply8to8:m88\|multiply8to1:mult\[0\].ab1\"" {  } { { "lab6.v" "mult\[0\].ab1" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532368996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8Serial partA:lab5a\|add8Serial:comb_3 " "Elaborating entity \"add8Serial\" for hierarchy \"partA:lab5a\|add8Serial:comb_3\"" {  } { { "lab6.v" "comb_3" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 partA:lab5a\|add8Serial:comb_3\|adder8:comb_13 " "Elaborating entity \"adder8\" for hierarchy \"partA:lab5a\|add8Serial:comb_3\|adder8:comb_13\"" {  } { { "lab6.v" "comb_13" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder partA:lab5a\|add8Serial:comb_3\|adder8:comb_13\|fulladder:f0 " "Elaborating entity \"fulladder\" for hierarchy \"partA:lab5a\|add8Serial:comb_3\|adder8:comb_13\|fulladder:f0\"" {  } { { "lab6.v" "f0" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partB partB:lab5b " "Elaborating entity \"partB\" for hierarchy \"partB:lab5b\"" {  } { { "lab6.v" "lab5b" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8Paralell partB:lab5b\|add8Paralell:comb_3 " "Elaborating entity \"add8Paralell\" for hierarchy \"partB:lab5b\|add8Paralell:comb_3\"" {  } { { "lab6.v" "comb_3" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16mux bus16mux:resMux " "Elaborating entity \"bus16mux\" for hierarchy \"bus16mux:resMux\"" {  } { { "lab6.v" "resMux" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDigTo7Seg twoDigTo7Seg:displayA " "Elaborating entity \"twoDigTo7Seg\" for hierarchy \"twoDigTo7Seg:displayA\"" {  } { { "lab6.v" "displayA" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg twoDigTo7Seg:displayA\|sevenSeg:DBig " "Elaborating entity \"sevenSeg\" for hierarchy \"twoDigTo7Seg:displayA\|sevenSeg:DBig\"" {  } { { "lab6.v" "DBig" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigTo7Seg fourDigTo7Seg:displayRes " "Elaborating entity \"fourDigTo7Seg\" for hierarchy \"fourDigTo7Seg:displayRes\"" {  } { { "lab6.v" "displayRes" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572532369171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_fao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_fao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_fao " "Found entity 1: sld_ela_trigger_fao" {  } { { "db/sld_ela_trigger_fao.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/sld_ela_trigger_fao.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532370910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532370910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_lab6_auto_signaltap_0_1_4e45 " "Found entity 1: sld_reserved_lab6_auto_signaltap_0_1_4e45" {  } { { "db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v" "" { Text "/eecs/home/howden2/3201/lab6/db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532370963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532370963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q14 " "Found entity 1: altsyncram_6q14" {  } { { "db/altsyncram_6q14.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/altsyncram_6q14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532371897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532371897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eeq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eeq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eeq1 " "Found entity 1: altsyncram_eeq1" {  } { { "db/altsyncram_eeq1.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/altsyncram_eeq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532372149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532372149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532372681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532372681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uqf " "Found entity 1: decode_uqf" {  } { { "db/decode_uqf.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/decode_uqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532373066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532373066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532373366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532373366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532373435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532373435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532373938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532373938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532374012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532374012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kui " "Found entity 1: cntr_kui" {  } { { "db/cntr_kui.tdf" "" { Text "/eecs/home/howden2/3201/lab6/db/cntr_kui.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572532374197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572532374197 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1572532374369 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1572532376331 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "res\[1\] " "Logic cell \"res\[1\]\"" {  } { { "lab6.v" "res\[1\]" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1572532376845 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1572532376845 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1572532376907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1572532376910 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1572532377266 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1572532377266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572532377362 "|lab6|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1572532377362 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1572532378637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1572532378675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1572532378675 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "lab6.v" "" { Text "/eecs/home/howden2/3201/lab6/lab6.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572532378889 "|lab6|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1572532378889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1072 " "Implemented 1072 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1572532378890 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1572532378890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "971 " "Implemented 971 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1572532378890 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1572532378890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1572532378890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572532378968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 10:32:58 2019 " "Processing ended: Thu Oct 31 10:32:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572532378968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572532378968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572532378968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572532378968 ""}
