<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title></title>

    <meta name="description" content="A return to RTL for high-performance Hardware Designs">
    <meta name="keywords" content="SUS HDL, SUS Lang, Hardware Description Language, Verilog Alternative, Open Source HDL, SUS Language, SUS">
    <meta name="robots" content="index, follow">
    <meta name="google-site-verification" content="I6dgyVzNbZfQCNkx6XD4u4bjSe0-cgTXvKrP5vDlr20" />
    </head>
    <link rel="stylesheet" href="/styles.css" />
    <link rel="icon" type="image/x-icon" href= "https://sus-lang.org/images/sus-favicon.ico">



    <script>
      document.addEventListener("DOMContentLoaded", function () {
        const menuToggle = document.querySelector(".menu-toggle");
        const mobileMenu = document.querySelector(".mobile-menu");

        if (menuToggle && mobileMenu) {
          menuToggle.addEventListener("click", () => {
            mobileMenu.classList.toggle("active");
          });

          window.addEventListener("touchmove", function () {
            if (mobileMenu.classList.contains("active")) {
              mobileMenu.classList.remove("active");
            }
          });
        } 
      });
    </script>
  </head>
  <body>
    <header>
      <!-- Logo (left side of header) -->
      <a href="https:&#x2F;&#x2F;sus-lang.org">
        <img src="https://sus-lang.org/images/susLogo.svg" alt="SUS Logo" class="logo" />
      </a>

      <h1></h1>

      <!-- Navigation (Desktop) -->
      <nav class="desktop-menu">
        <ul>
          <li><a href="https:&#x2F;&#x2F;sus-lang.org/installation">Installation</a></li>
          <li><a href="https:&#x2F;&#x2F;sus-lang.org/examples">Examples</a></li>
          <li>
            <a href="https:&#x2F;&#x2F;sus-lang.org/docs/index.html">Documentation</a>
          </li>
        </ul>
      </nav>

      <!-- Hamburger Button (Mobile) -->
      <button class="menu-toggle" aria-label="Toggle navigation">☰</button>

      <!-- Dropdown Menu (Mobile) -->
      <nav class="mobile-menu">
        <ul>
          <li><a href="https:&#x2F;&#x2F;sus-lang.org/installation">Installation</a></li>
          <li><a href="https:&#x2F;&#x2F;sus-lang.org/examples">Examples</a></li>
          <li>
            <a href="https:&#x2F;&#x2F;sus-lang.org/docs/index.html">Documentation</a>
          </li>
        </ul>
      </nav>

      <!-- Social Links (right side of header) -->

      <div class="social-links">
        <a
          href="https://github.com/pc2/sus-compiler"
          target="_blank"
          aria-label="GitHub"
        >
          <svg
            class="icon"
            xmlns="http://www.w3.org/2000/svg"
            viewBox="0 0 30 30"
            fill="white"
          >
            <path
              d="M15,3C8.373,3,3,8.373,3,15c0,5.623,3.872,10.328,9.092,11.63C12.036,26.468,12,26.28,12,26.047v-2.051 c-0.487,0-1.303,0-1.508,0c-0.821,0-1.551-0.353-1.905-1.009c-0.393-0.729-0.461-1.844-1.435-2.526 c-0.289-0.227-0.069-0.486,0.264-0.451c0.615,0.174,1.125,0.596,1.605,1.222c0.478,0.627,0.703,0.769,1.596,0.769 c0.433,0,1.081-0.025,1.691-0.121c0.328-0.833,0.895-1.6,1.588-1.962c-3.996-0.411-5.903-2.399-5.903-5.098 c0-1.162,0.495-2.286,1.336-3.233C9.053,10.647,8.706,8.73,9.435,8c1.798,0,2.885,1.166,3.146,1.481C13.477,9.174,14.461,9,15.495,9 c1.036,0,2.024,0.174,2.922,0.483C18.675,9.17,19.763,8,21.565,8c0.732,0.731,0.381,2.656,0.102,3.594 c0.836,0.945,1.328,2.066,1.328,3.226c0,2.697-1.904,4.684-5.894,5.097C18.199,20.49,19,22.1,19,23.313v2.734 c0,0.104-0.023,0.179-0.035,0.268C23.641,24.676,27,20.236,27,15C27,8.373,21.627,3,15,3z"
            />
          </svg>
        </a>
        <a
          href="https://discord.gg/ZCgzjbrppz"
          target="_blank"
          aria-label="Discord"
        >
          <svg
            class="icon"
            xmlns="http://www.w3.org/2000/svg"
            viewBox="0 0 50 50"
            fill="white"
          >
            <path
              d="M 41.625 10.769531 C 37.644531 7.566406 31.347656 7.023438 31.078125 7.003906 C 30.660156 6.96875 30.261719 7.203125 30.089844 7.589844 C 30.074219 7.613281 29.9375 7.929688 29.785156 8.421875 C 32.417969 8.867188 35.652344 9.761719 38.578125 11.578125 C 39.046875 11.867188 39.191406 12.484375 38.902344 12.953125 C 38.710938 13.261719 38.386719 13.429688 38.050781 13.429688 C 37.871094 13.429688 37.6875 13.378906 37.523438 13.277344 C 32.492188 10.15625 26.210938 10 25 10 C 23.789063 10 17.503906 10.15625 12.476563 13.277344 C 12.007813 13.570313 11.390625 13.425781 11.101563 12.957031 C 10.808594 12.484375 10.953125 11.871094 11.421875 11.578125 C 14.347656 9.765625 17.582031 8.867188 20.214844 8.425781 C 20.0625 7.929688 19.925781 7.617188 19.914063 7.589844 C 19.738281 7.203125 19.34375 6.960938 18.921875 7.003906 C 18.652344 7.023438 12.355469 7.566406 8.320313 10.8125 C 6.214844 12.761719 2 24.152344 2 34 C 2 34.175781 2.046875 34.34375 2.132813 34.496094 C 5.039063 39.605469 12.972656 40.941406 14.78125 41 C 14.789063 41 14.800781 41 14.8125 41 C 15.132813 41 15.433594 40.847656 15.621094 40.589844 L 17.449219 38.074219 C 12.515625 36.800781 9.996094 34.636719 9.851563 34.507813 C 9.4375 34.144531 9.398438 33.511719 9.765625 33.097656 C 10.128906 32.683594 10.761719 32.644531 11.175781 33.007813 C 11.234375 33.0625 15.875 37 25 37 C 34.140625 37 38.78125 33.046875 38.828125 33.007813 C 39.242188 32.648438 39.871094 32.683594 40.238281 33.101563 C 40.601563 33.515625 40.5625 34.144531 40.148438 34.507813 C 40.003906 34.636719 37.484375 36.800781 32.550781 38.074219 L 34.378906 40.589844 C 34.566406 40.847656 34.867188 41 35.1875 41 C 35.199219 41 35.210938 41 35.21875 41 C 37.027344 40.941406 44.960938 39.605469 47.867188 34.496094 C 47.953125 34.34375 48 34.175781 48 34 C 48 24.152344 43.785156 12.761719 41.625 10.769531 Z M 18.5 30 C 16.566406 30 15 28.210938 15 26 C 15 23.789063 16.566406 22 18.5 22 C 20.433594 22 22 23.789063 22 26 C 22 28.210938 20.433594 30 18.5 30 Z M 31.5 30 C 29.566406 30 28 28.210938 28 26 C 28 23.789063 29.566406 22 31.5 22 C 33.433594 22 35 23.789063 35 26 C 35 28.210938 33.433594 30 31.5 30 Z"
            />
          </svg>
        </a>
      </div>
    </header>

    <main>


<header class="hero" style="margin-bottom: 30px;">
  <h1>Examples for the <strong>SUS Language</strong> </h1>
  <p>
    Explore the various examples demonstrating the features and capabilities of SUS
  </p>
  </div>
</header>

<div class="examples-wrapper">
  <!-- Example 1 -->
  <section class="example">
    <h2>Latency Counting - automatic insertion of registers</h2>
    <div class="example-container">
      <p class="example-description">
        Simply add the reg keyword to any critical path and any paths running parallel to it will get latency added to compensate. 
        <br>This is accomplished by adding a 'latency' field to every path.
        

        <img src="https://sus-lang.org/images/insertRegisters.png" 
        width="500" 
        height="100" 
        alt="Logo"
        style="border: 5px solid white; border-radius: 8px;">

      </p>
      
      <div class="example-editor">
        <pre><code> 
          <span class="keyword">module</span> <span class="hdl-module">pow17</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">interface</span> <span class="hdl-module">pow17</span> : <span class="type">int</span> <span class="signal" data-info="Input signal, initial latency: 0 ">i</span> -> <span class="type">int</span> <span class="signal" data-info="Final output, total latency: 2 ">o</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="type">int</span> <span class="in-out-variable">i2</span>  = <span class="in-out-variable">i</span>   * <span class="in-out-variable">i</span><br>
          &nbsp;&nbsp;&nbsp;<span class="reg">reg</span> <span class="type">int</span> <span class="in-out-variable">i4</span>  = <span class="in-out-variable">i2</span>  * <span class="in-out-variable">i2</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="type">int</span> <span class="in-out-variable">i8</span>  = <span class="in-out-variable">i4</span>  * <span class="in-out-variable">i4</span><br>
          &nbsp;&nbsp;&nbsp;<span class="reg">reg</span> <span class="type">int</span> <span class="in-out-variable">i16</span> = <span class="in-out-variable">i8</span>  * <span class="in-out-variable">i8</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="in-out-variable">o</span> = <span class="in-out-variable">i16</span> * <span class="in-out-variable">i</span><br>
          }
        </code> </pre>
      </div>
  
      </div>
  </section>

  <!-- Example 2 -->
  <section class="example">
    <h2>Compile-Time Generation of Look-Up Tables</h2>
    <div class="example-container">
      <p class="example-description">
        This generative code constructs a lookup table to efficiently solve the Fizz-Buzz problem. Instead of evaluating conditions at runtime, the table is fully computed during code generation.
        <br><br>
        FIZZ (888) represents numbers divisible by 3.<br>
        BUZZ (555) represents numbers divisible by 5.<br>
        FIZZ_BUZZ (888555) is used for numbers divisible by both 3 and 5.<br>
        TABLE_SIZE (256) defines the number of precomputed entries in the lookup table.<br>
        <br> <br>
        The array lut stores a precomputed value for each i from 0 to TABLE_SIZE - 1.<br>
        If i is divisible by both 3 and 5, FIZZ_BUZZ (888555) is stored.<br>
        If only by 3, FIZZ (888) is stored.<br>
        If only by 5, BUZZ (555) is stored.<br>
        Otherwise, i itself is stored.<br>
        <br><br>
        After generation, lut contains all results. <br>
        At runtime, fb = lut[v] provides an instant lookup, avoiding conditionals and divisions. <br>
        <br><br>
      </p>
      <div class="example-editor">
        <pre>
          <span class="keyword">module</span> <span class="hdl-module">fizz_buzz_gen</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">interface</span> <span class="hdl-module">fizz_buzz_gen</span> : <span class="type">int</span> <span class="in-out-variable">v</span> -> <span class="type">int</span> <span class="in-out-variable">fb</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span> <span class="variable">FIZZ</span> = <span class="number">888</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span> <span class="variable">BUZZ</span> = <span class="number">555</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span> <span class="variable">FIZZ_BUZZ</span> = <span class="number">888555</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span> <span class="variable">TABLE_SIZE</span> = <span class="number">256</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span>[<span class="variable">TABLE_SIZE</span>] <span class="variable">lut</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">for</span> <span class="type">int</span> <span class="variable">i</span> <span class="keyword">in</span> <span class="number">0..</span><span class="variable">TABLE_SIZE</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">bool</span> <span class="variable">fizz</span> = <span class="variable">i</span> % <span class="number">3</span> == <span class="number">0</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">bool</span> <span class="variable">buzz</span> = <span class="variable">i</span> % <span class="number">5</span> == <span class="number">0</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span> <span class="variable">tbl_fb</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">if</span> <span class="variable">fizz</span> & <span class="variable">buzz</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="variable">tbl_fb</span> = <span class="variable">FIZZ_BUZZ</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <span class="keyword">else</span> <span class="keyword">if</span> <span class="variable">fizz</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="variable">tbl_fb</span> = <span class="variable">FIZZ</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <span class="keyword">else</span> <span class="keyword">if</span> <span class="variable">buzz</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="variable">tbl_fb</span> = <span class="variable">BUZZ</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <span class="keyword">else</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="variable">tbl_fb</span> = <span class="variable">i</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="variable">lut</span>[<span class="variable">i</span>] = <span class="variable">tbl_fb</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;}<br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="in-out-variable">fb</span> = <span class="lut">lut</span>[<span class="in-out-variable">v</span>]<br>
          }
        </pre>
      </div>
    </div>
  </section>

  <!-- Example 3 -->
  <section class="example">
    <h2>Multiple Interfaces and Clock Domain Separation</h2>
    <div class="example-container">
      <p class="example-description">
        
      This FIFO module is structured around multiple interfaces that define distinct operational domains. <br>
      Interfaces serve as the only means to transfer data between latency and clock domains while maintaining synchronization.<br>
      <br> <br>
      <strong>Interfaces in the FIFO Module</strong>
      Push Interface – Handles incoming data and writes it to memory.<br>
      Pop Interface – Reads data from memory when available.<br>
      Each interface consists of input and output ports and operates within its own clock and latency domain.<br>
      Wires belonging to the same latency counting group are placed in the same interface, ensuring that they experience delays consistently.<br>
      <br> <br>
      <strong>Clock Domain Separation and Cross Mechanism</strong>
      Since the push and pop domains operate independently, they cannot directly share wires. <br>
      Instead, domain crossing primitives (CrossDomain) are used to safely transfer data while preserving synchronization:<br>
      <br>
      write_to_pop transfers the write pointer to the pop domain.<br>
      read_to_push transfers the read pointer to the push domain.<br>
      mem_to_pop allows the pop domain to access memory contents.<br>
      To maintain signal synchronization across interfaces, multiple wires can be transferred together using the cross keyword:<br><br>
      <br>
     
      <code>cross wire_a, wire_b, wire_c;</code><br>

      <br>

      This ensures that all three signals arrive with their relative latencies preserved.<br>
       However, separate cross statements do not maintain synchronization between signals.<br>
      <br> <br>
      <strong> How Interfaces and Domains Work Together in the FIFO</strong> 
      The push interface writes data into the FIFO and updates the write address.<br>
      The pop interface reads data and checks the write pointer from the push domain.<br>
      Cross-domain mechanisms synchronize read and write pointers across interfaces.<br>
      Wires never directly cross domains without explicit synchronization.<br>
      Flow control logic ensures safe data transfer by preventing overflows and underflows.<br>
      By using explicitly defined interfaces and strict clock domain separation,<br>
      this FIFO design guarantees reliable data exchange between independent timing domains while maintaining latency correctness.<br>




      </p>
      <div class="example-editor">
        <pre>
          <span class="keyword">module</span> <span class="hdl-module">FIFO</span> <span class="operator">#(</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="type">T</span>,<br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="type">int</span> <span class="variable">DEPTH</span>,<br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">// The FIFO may still receive data for several cycles after ready is de-asserted</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="type">int</span> <span class="variable">READY_SLACK</span><br>
          <span class="operator">)</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">state</span> <span class="type">T</span>[<span class="variable">DEPTH</span>] <span class="string">mem</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">state</span> <span class="type">int</span> <span class="number">read_addr</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">state</span> <span class="type">int</span> <span class="string">write_addr</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">initial</span> <span class="number">read_addr</span> = <span class="number">0</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">initial</span> <span class="string">write_addr</span> = <span class="number">0</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">domain</span> <span class="operator">push</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">output</span> <span class="type">bool</span> <span class="string">ready</span>'<span class="number">0<br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">interface</span> <span class="hdl-module">push</span> : <span class="type">bool</span> <span class="string">push</span>'<span class="variable">READY_SLACK</span>, <span class="type">T</span> <span class="string">data_in</span>'<span class="variable">READY_SLACK</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">domain</span> <span class="operator">pop</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">interface</span> <span class="hdl-module">pop</span> : <span class="type">bool</span> <span class="number">pop</span> -> <span class="type">bool</span> <span class="number">data_valid</span>, <span class="type">T</span> <span class="number">data_out</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="hdl-module">CrossDomain</span> <span class="hdl-module">write_to_pop</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="hdl-module">write_to_pop</span>.<span class="variable">in</span> = <span class="string">write_addr</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="hdl-module">CrossDomain</span> <span class="hdl-module">read_to_push</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="hdl-module">read_to_push</span>.<span class="variable">in</span> = <span class="number">read_addr</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="hdl-module">CrossDomain</span> <span class="hdl-module">mem_to_pop</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="hdl-module">mem_to_pop</span>.<span class="variable">in</span> = <span class="string">mem</span><br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">if</span> <span class="number">pop</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="number">data_valid</span> = <span class="number">read_addr</span> != <span class="variable">write_to_pop</span>.<span class="string">out</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">if</span> <span class="number">data_valid</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">// Add a pipelining register, because it can usually be fitted to the</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="reg-state-inital">reg</span> <span class="number">data_out</span> = <span class="variable">mem_to_pop</span>.<span class="string">out</span>[<span class="number">read_addr</span>]<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="number">read_addr</span> = (<span class="number">read_addr</span> + <span class="number">1</span>) % <span class="variable">DEPTH</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
          &nbsp;&nbsp;&nbsp;&nbsp;}<br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">if</span> <span class="string">push</span> {<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="string">mem</span>[<span class="string">write_addr</span>] = <span class="string">data_in</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="string">write_addr</span> = (<span class="string">write_addr</span> + <span class="number">1</span>) % <span class="variable">DEPTH</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;}<br><br>
      
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">// Wrapping subtract</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="type">int</span> <span class="string">space_remaining</span> = (<span class="hdl-module">read_to_push</span>.<span class="string">out</span> - <span class="string">write_addr</span>) % <span class="variable">DEPTH</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="keyword">gen</span> <span class="type">int</span> <span class="variable">ALMOST_FULL_TRESHOLD</span> = <span class="variable">READY_SLACK</span> + <span class="number">1</span> <span class="comment">// +1 for the latency reg we introduce here</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="reg-state-inital">reg</span> <span class="type">bool</span> <span class="string">r</span> = <span class="string">space_remaining</span> >  <span class="variable">ALMOST_FULL_TRESHOLD</span><br>
          &nbsp;&nbsp;&nbsp;&nbsp;<span class="string">ready</span> = <span class="hdl-module">LatencyOffset</span> <span class="operator">#(</span><span class="variable">OFFSET</span>: -<span class="variable">ALMOST_FULL_TRESHOLD</span><span class="operator">)</span>(<span class="string">r</span>)<br>
          }
        </pre>
      </div>
    </div>
  </section>
</div>


</main>
  </body>
  <footer>
    <div class="footer-content">
      <p>
        2025 SUS Project |
        <a href="https://github.com/sus-hdl/sus-website" target="_blank"
          >Website Source Code</a
        >
        | Made with
        <a href="https://www.getzola.org/" target="_blank">Zola</a> |
        <a href="https://www.gnu.org/licenses/gpl-3.0.de.html" target="_blank"
          >GPL-3.0 License</a
        >
      </p>
      <p>
    
         <a
        href="https://pc2.uni-paderborn.de"
        target="_blank"
        style=" text-decoration: none;"
        >
        <img src="https://sus-lang.org/images/Logo_PC2_rgb-300.png" width="auto" height="50" alt="Logo" />
        <a
          href="https://www.uni-paderborn.de/en/"
          target="_blank"
          style=" text-decoration: none;"
        >
        <img src= "https://sus-lang.org/images/UPB_Logo_ENG_plain_WHITE.png" width="auto" height="50" alt="Logo" />
      </p>
    </div>
  </footer>
  
   <!-- <script src="https://sus-lang.org/monaco-setup.js"></script> -->
  <script src="https://sus-lang.org/script.js"></script>
  <script src="https://sus-lang.org/monaco-setup.js"></script>
</html>
