Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: Segment7.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Segment7.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Segment7"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Segment7
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\Switcher.v" into library work
Parsing module <Switcher>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\Selector.v" into library work
Parsing module <Selector>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\DividerForDynamicLighting.v" into library work
Parsing module <DividerForDynamicLighting>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\DividerForCounter.v" into library work
Parsing module <DividerForCounter>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\Decoder.v" into library work
Parsing module <Decoder>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\CounterForDynamicLighting.v" into library work
Parsing module <CounterForDynamicLighting>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\Counter.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\Segment7\Segment7.v" into library work
Parsing module <Segment7>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Segment7>.

Elaborating module <DividerForCounter>.

Elaborating module <DividerForDynamicLighting>.

Elaborating module <Counter>.

Elaborating module <CounterForDynamicLighting>.

Elaborating module <Selector>.

Elaborating module <Switcher>.

Elaborating module <Decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Segment7>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\Segment7.v".
    Summary:
	no macro.
Unit <Segment7> synthesized.

Synthesizing Unit <DividerForCounter>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\DividerForCounter.v".
    Found 1-bit register for signal <CE_OUT>.
    Found 25-bit register for signal <Q>.
    Found 25-bit adder for signal <Q[24]_GND_2_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <DividerForCounter> synthesized.

Synthesizing Unit <DividerForDynamicLighting>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\DividerForDynamicLighting.v".
    Found 1-bit register for signal <CE_OUT>.
    Found 15-bit register for signal <Q>.
    Found 15-bit adder for signal <Q[14]_GND_3_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <DividerForDynamicLighting> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\Counter.v".
    Found 4-bit register for signal <CNT2>.
    Found 4-bit register for signal <CNT3>.
    Found 4-bit register for signal <CNT1>.
    Found 4-bit subtractor for signal <CNT2[3]_GND_4_o_sub_3_OUT> created at line 43.
    Found 4-bit subtractor for signal <CNT3[3]_GND_4_o_sub_5_OUT> created at line 47.
    Found 4-bit subtractor for signal <CNT1[3]_GND_4_o_sub_10_OUT> created at line 56.
    Found 4-bit adder for signal <CNT2[3]_GND_4_o_add_17_OUT> created at line 68.
    Found 4-bit adder for signal <CNT3[3]_GND_4_o_add_19_OUT> created at line 72.
    Found 4-bit adder for signal <CNT1[3]_GND_4_o_add_24_OUT> created at line 81.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <Counter> synthesized.

Synthesizing Unit <CounterForDynamicLighting>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\CounterForDynamicLighting.v".
    Found 2-bit register for signal <S_CLK>.
    Found 2-bit adder for signal <S_CLK[1]_GND_5_o_add_2_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CounterForDynamicLighting> synthesized.

Synthesizing Unit <Selector>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\Selector.v".
    Found 4-bit 3-to-1 multiplexer for signal <CNT> created at line 33.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Selector> synthesized.

Synthesizing Unit <Switcher>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\Switcher.v".
    Found 4x3-bit Read Only RAM for signal <n0002>
    Summary:
	inferred   1 RAM(s).
Unit <Switcher> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\Segment7\Decoder.v".
    Found 16x8-bit Read Only RAM for signal <OUT>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 4-bit addsub                                          : 3
# Registers                                            : 8
 1-bit register                                        : 2
 15-bit register                                       : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 4-bit register                                        : 3
# Multiplexers                                         : 19
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 3-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CounterForDynamicLighting>.
The following registers are absorbed into counter <S_CLK>: 1 register on signal <S_CLK>.
Unit <CounterForDynamicLighting> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IN>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <OUT>           |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <DividerForCounter>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <DividerForCounter> synthesized (advanced).

Synthesizing (advanced) Unit <DividerForDynamicLighting>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <DividerForDynamicLighting> synthesized (advanced).

Synthesizing (advanced) Unit <Switcher>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0002> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CLK>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Switcher> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 4-bit addsub                                          : 3
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Multiplexers                                         : 19
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Segment7> ...

Optimizing unit <Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Segment7, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Segment7.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 215
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 38
#      LUT2                        : 6
#      LUT3                        : 1
#      LUT4                        : 13
#      LUT5                        : 6
#      LUT6                        : 68
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 56
#      FD                          : 50
#      FDR                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  11440     0%  
 Number of Slice LUTs:                  135  out of   5720     2%  
    Number used as Logic:               135  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    135
   Number with an unused Flip Flop:      79  out of    135    58%  
   Number with an unused LUT:             0  out of    135     0%  
   Number of fully used LUT-FF pairs:    56  out of    135    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DFDL/CE_OUT                        | NONE(CFDL/S_CLK_0)     | 2     |
DFC/CE_OUT                         | NONE(Counter/CNT1_3)   | 12    |
CLK                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.357ns (Maximum Frequency: 229.516MHz)
   Minimum input arrival time before clock: 5.519ns
   Maximum output required time after clock: 7.218ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DFDL/CE_OUT'
  Clock period: 3.043ns (frequency: 328.623MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.043ns (Levels of Logic = 1)
  Source:            CFDL/S_CLK_1 (FF)
  Destination:       CFDL/S_CLK_0 (FF)
  Source Clock:      DFDL/CE_OUT rising
  Destination Clock: DFDL/CE_OUT rising

  Data Path: CFDL/S_CLK_1 to CFDL/S_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.084  CFDL/S_CLK_1 (CFDL/S_CLK_1)
     LUT2:I0->O            2   0.250   0.725  CFDL/S_CLK[1]_PWR_6_o_equal_2_o<1>1 (CFDL/S_CLK[1]_PWR_6_o_equal_2_o)
     FDR:R                     0.459          CFDL/S_CLK_0
    ----------------------------------------
    Total                      3.043ns (1.234ns logic, 1.809ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DFC/CE_OUT'
  Clock period: 4.357ns (frequency: 229.516MHz)
  Total number of paths / destination ports: 186 / 16
-------------------------------------------------------------------------
Delay:               4.357ns (Levels of Logic = 3)
  Source:            Counter/CNT1_3 (FF)
  Destination:       Counter/CNT3_3 (FF)
  Source Clock:      DFC/CE_OUT rising
  Destination Clock: DFC/CE_OUT rising

  Data Path: Counter/CNT1_3 to Counter/CNT3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.406  Counter/CNT1_3 (Counter/CNT1_3)
     LUT6:I1->O            1   0.254   0.682  Counter/_n0155_inv131 (Counter/_n0155_inv13)
     LUT6:I5->O            4   0.254   0.912  Counter/_n0155_inv132 (Counter/_n0155_inv1)
     LUT4:I2->O            1   0.250   0.000  Counter/CNT3_3_rstpot (Counter/CNT3_3_rstpot)
     FD:D                      0.074          Counter/CNT3_3
    ----------------------------------------
    Total                      4.357ns (1.357ns logic, 3.000ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.076ns (frequency: 245.312MHz)
  Total number of paths / destination ports: 1337 / 42
-------------------------------------------------------------------------
Delay:               4.076ns (Levels of Logic = 4)
  Source:            DFC/Q_23 (FF)
  Destination:       DFC/Q_24 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DFC/Q_23 to DFC/Q_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.525   1.436  DFC/Q_23 (DFC/Q_23)
     LUT1:I0->O            1   0.254   0.000  DFC/Mcount_Q_cy<23>_rt (DFC/Mcount_Q_cy<23>_rt)
     MUXCY:S->O            0   0.215   0.000  DFC/Mcount_Q_cy<23> (DFC/Mcount_Q_cy<23>)
     XORCY:CI->O           1   0.206   1.112  DFC/Mcount_Q_xor<24> (Result<24>)
     LUT6:I1->O            1   0.254   0.000  DFC/Q_24_rstpot (DFC/Q_24_rstpot)
     FD:D                      0.074          DFC/Q_24
    ----------------------------------------
    Total                      4.076ns (1.528ns logic, 2.548ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DFC/CE_OUT'
  Total number of paths / destination ports: 70 / 16
-------------------------------------------------------------------------
Offset:              5.519ns (Levels of Logic = 4)
  Source:            REVERSE (PAD)
  Destination:       Counter/CNT3_3 (FF)
  Destination Clock: DFC/CE_OUT rising

  Data Path: REVERSE to Counter/CNT3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.765  REVERSE_IBUF (REVERSE_IBUF)
     LUT6:I0->O            1   0.254   0.682  Counter/_n0155_inv131 (Counter/_n0155_inv13)
     LUT6:I5->O            4   0.254   0.912  Counter/_n0155_inv132 (Counter/_n0155_inv1)
     LUT4:I2->O            1   0.250   0.000  Counter/CNT3_3_rstpot (Counter/CNT3_3_rstpot)
     FD:D                      0.074          Counter/CNT3_3
    ----------------------------------------
    Total                      5.519ns (2.160ns logic, 3.359ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DFDL/CE_OUT'
  Total number of paths / destination ports: 61 / 10
-------------------------------------------------------------------------
Offset:              7.218ns (Levels of Logic = 3)
  Source:            CFDL/S_CLK_1 (FF)
  Destination:       DOUT<6> (PAD)
  Source Clock:      DFDL/CE_OUT rising

  Data Path: CFDL/S_CLK_1 to DOUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.406  CFDL/S_CLK_1 (CFDL/S_CLK_1)
     LUT5:I0->O            7   0.254   1.186  selector/Mmux_CNT41 (CNT<3>)
     LUT4:I0->O            1   0.254   0.681  decoder/Mram_OUT51 (DOUT_5_OBUF)
     OBUF:I->O                 2.912          DOUT_5_OBUF (DOUT<5>)
    ----------------------------------------
    Total                      7.218ns (3.945ns logic, 3.273ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DFC/CE_OUT'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              7.029ns (Levels of Logic = 3)
  Source:            Counter/CNT2_3 (FF)
  Destination:       DOUT<6> (PAD)
  Source Clock:      DFC/CE_OUT rising

  Data Path: Counter/CNT2_3 to DOUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.236  Counter/CNT2_3 (Counter/CNT2_3)
     LUT5:I2->O            7   0.235   1.186  selector/Mmux_CNT41 (CNT<3>)
     LUT4:I0->O            1   0.254   0.681  decoder/Mram_OUT51 (DOUT_5_OBUF)
     OBUF:I->O                 2.912          DOUT_5_OBUF (DOUT<5>)
    ----------------------------------------
    Total                      7.029ns (3.926ns logic, 3.103ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.076|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DFC/CE_OUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DFC/CE_OUT     |    4.357|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DFDL/CE_OUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DFDL/CE_OUT    |    3.043|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.78 secs
 
--> 

Total memory usage is 4485888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

