                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            clk                                   7.987 (125.203 MHz)  

Setup Slack Path Summary

               Data                                               Data
       Setup   Path   Source  Dest.                    Data End   End 
Index  Slack   Delay  Clock   Clock  Data Start Pin      Pin      Edge
-----  ------  -----  ------  -----  ---------------  ----------  ----
  1    -3.987  6.604  clk     clk    reg_tap2(2)/clk  o_data(15)  Rise
  2    -3.885  6.502  clk     clk    reg_tap2(3)/clk  o_data(15)  Rise
  3    -3.805  6.422  clk     clk    reg_tap2(4)/clk  o_data(15)  Rise
  4    -3.725  6.342  clk     clk    reg_tap2(5)/clk  o_data(15)  Rise
  5    -3.645  6.262  clk     clk    reg_tap2(6)/clk  o_data(15)  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
