
---------- Begin Simulation Statistics ----------
final_tick                                87545361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274619                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686896                       # Number of bytes of host memory used
host_op_rate                                   275158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.14                       # Real time elapsed on the host
host_tick_rate                              240416017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087545                       # Number of seconds simulated
sim_ticks                                 87545361500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695783                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101789                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727679                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477757                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.750907                       # CPI: cycles per instruction
system.cpu.discardedOps                        190659                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610095                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402253                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001390                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        42270379                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.571132                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        175090723                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132820344                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        514714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31969                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31979                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             104631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       174334                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74606                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161143                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        104631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       780487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 780487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28166848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28166848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265774                       # Request fanout histogram
system.membus.respLayer1.occupancy         1440311000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1269151500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       794072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          187344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286375                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425321                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85211776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85278912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          270744                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11157376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           983188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032660                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.177803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 951087     96.74%     96.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32091      3.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             983188                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1331749000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067545996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               446588                       # number of demand (read+write) hits
system.l2.demand_hits::total                   446666                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              446588                       # number of overall hits
system.l2.overall_hits::total                  446666                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             265109                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265778                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            265109                       # number of overall misses
system.l2.overall_misses::total                265778                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22858534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22911686500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53152000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22858534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22911686500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712444                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712444                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.372503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.372503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79449.925262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86223.155381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86206.106224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79449.925262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86223.155381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86206.106224                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              174334                       # number of writebacks
system.l2.writebacks::total                    174334                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        265105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265774                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       265105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265774                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20207278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20253740000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20207278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20253740000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.372497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.373045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.372497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.373045                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69449.925262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76223.677411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76206.626683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69449.925262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76223.677411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76206.626683                       # average overall mshr miss latency
system.l2.replacements                         270744                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       619738                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           619738                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       619738                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       619738                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            125233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125233                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161143                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14213917500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14213917500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.562697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.562697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88206.856643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88206.856643                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12602497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12602497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.562697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.562697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78206.918700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78206.918700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53152000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53152000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79449.925262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79449.925262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69449.925262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69449.925262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        321355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            321355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       103966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          103966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8644617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8644617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.244441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.244441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83148.500471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83148.500471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       103962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       103962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7604780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7604780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.244432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.244432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73149.617168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73149.617168                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16030.457666                       # Cycle average of tags in use
system.l2.tags.total_refs                     1413118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    287128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.921561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     393.017005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        67.613889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15569.826772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1710426                       # Number of tag accesses
system.l2.tags.data_accesses                  1710426                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16966656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17009472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11157376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11157376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          265104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       174334                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             174334                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            489072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193804169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             194293241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       489072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           489072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127446798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127446798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127446798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           489072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193804169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321740039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    174254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    263548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035108272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              712084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             164222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     174334                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   174334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1557                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    80                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4349547250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1321080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9303597250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16462.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35211.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   150905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98676                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               174334                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       188859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.576960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.615886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.380617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       135627     71.81%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28252     14.96%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4618      2.45%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2082      1.10%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9833      5.21%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          649      0.34%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          758      0.40%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          547      0.29%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6493      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       188859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.689451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.450668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.790421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10214     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           44      0.43%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           24      0.23%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.940879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.906866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5697     55.40%     55.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      0.99%     56.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3924     38.16%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              522      5.08%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.34%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16909824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   99648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11150912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17009536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11157376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       193.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    194.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87545328000                       # Total gap between requests
system.mem_ctrls.avgGap                     198917.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16867008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11150912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 489072.170888231485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192665924.396234273911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127372961.958698406816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       265105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       174334                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19026500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9284570750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2019013347000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28440.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35022.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11581294.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            663627300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            352703505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           933983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          446252580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6910397520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25588651470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12069081120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46964696895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.461282                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31107021000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2923180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53515160500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            684883080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            364001220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           952518840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          463222800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6910397520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26031582510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11696086560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47102692530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.037558                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30140405250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2923180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54481776250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662667                       # number of overall hits
system.cpu.icache.overall_hits::total         9662667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55856500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55856500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55856500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55856500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663414                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663414                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663414                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663414                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74774.431058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74774.431058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74774.431058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74774.431058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55109500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55109500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73774.431058                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73774.431058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73774.431058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73774.431058                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55856500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55856500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74774.431058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74774.431058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73774.431058                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73774.431058                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.119976                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.297189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.119976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327575                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327575                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51315912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51315912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51316421                       # number of overall hits
system.cpu.dcache.overall_hits::total        51316421                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       760840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         760840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       768750                       # number of overall misses
system.cpu.dcache.overall_misses::total        768750                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30209374492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30209374492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30209374492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30209374492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52085171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52085171                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014759                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39705.292167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39705.292167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39296.747307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39296.747307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       227249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.372293                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       619738                       # number of writebacks
system.cpu.dcache.writebacks::total            619738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57048                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57048                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711697                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27948307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27948307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28620353999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28620353999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39711.033231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39711.033231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40214.240047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40214.240047                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710672                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40709145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40709145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12409723500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12409723500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29722.749547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29722.749547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11987473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11987473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28718.288230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28718.288230                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17799650992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17799650992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51845.053046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51845.053046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15960834500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15960834500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55733.841174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55733.841174                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    672046499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    672046499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85015.369892                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85015.369892                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.725511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711696                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.104518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.725511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104882190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104882190                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87545361500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
