0.7
2020.2
Nov 18 2020
09:20:35
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.sim/sim_1/behav/xsim/glbl.v,1529022454,verilog,,,,glbl,,,,,,,,
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/sim/adder_DSP.vhd,1636986958,vhdl,/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd,,,adder_dsp,,,,,,,,
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd,1636986958,vhdl,,,,,,,,,,,,
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v,1636986910,verilog,,/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v,,carry_sel_adder;carry_sel_adder_dsp;mpadder,,,,,,,,
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v,1636828409,verilog,,/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl_tb/tb_montgomery.v,,conditional_sub;montgomery;multiplier,,,,,,,,
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl_tb/tb_adder.v,1633985956,verilog,,,,tb_adder,,,,,,,,
/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl_tb/tb_montgomery.v,1636988430,verilog,,,,tb_montgomery,,,,,,,,
