#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 17 13:27:46 2020
# Process ID: 6784
# Current directory: C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_PWM_0_0_synth_1
# Command line: vivado.exe -log design_1_PWM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PWM_0_0.tcl
# Log file: C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_PWM_0_0_synth_1/design_1_PWM_0_0.vds
# Journal file: C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_PWM_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_PWM_0_0.tcl -notrace
Command: synth_design -top design_1_PWM_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.984 ; gain = 100.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PWM_0_0' [c:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/bd/design_1/ip/design_1_PWM_0_0/synth/design_1_PWM_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:23]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:45]
WARNING: [Synth 8-6090] variable 'temp1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:46]
WARNING: [Synth 8-6090] variable 'temp2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:47]
WARNING: [Synth 8-6090] variable 'temp3' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:48]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:65]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (1#1) [C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PWM_0_0' (2#1) [c:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.srcs/sources_1/bd/design_1/ip/design_1_PWM_0_0/synth/design_1_PWM_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 503.609 ; gain = 155.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 503.609 ; gain = 155.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 503.609 ; gain = 155.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 827.656 ; gain = 2.523
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 827.656 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 827.656 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 827.656 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 827.656 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[8]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[9]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[10]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[11]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[12]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[13]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[14]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[15]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[16]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[17]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[18]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[19]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[20]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[21]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[22]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[23]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[24]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[25]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[26]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[27]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[28]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[29]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[30]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp1_reg[31]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[8]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[9]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[10]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[11]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[12]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[13]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[14]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[15]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[16]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[17]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[18]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[19]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[20]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[21]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[22]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[23]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[24]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[25]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[26]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[27]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[28]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[29]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[30]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp3_reg[31]' (FDRE) to 'inst/temp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[8]' (FDRE) to 'inst/temp2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[9]' (FDRE) to 'inst/temp2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[10]' (FDRE) to 'inst/temp2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[11]' (FDRE) to 'inst/temp2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[12]' (FDRE) to 'inst/temp2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[13]' (FDRE) to 'inst/temp2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[14]' (FDRE) to 'inst/temp2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[15]' (FDRE) to 'inst/temp2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[16]' (FDRE) to 'inst/temp2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[17]' (FDRE) to 'inst/temp2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[18]' (FDRE) to 'inst/temp2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[19]' (FDRE) to 'inst/temp2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[20]' (FDRE) to 'inst/temp2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[21]' (FDRE) to 'inst/temp2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[22]' (FDRE) to 'inst/temp2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[23]' (FDRE) to 'inst/temp2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[24]' (FDRE) to 'inst/temp2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[25]' (FDRE) to 'inst/temp2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[26]' (FDRE) to 'inst/temp2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[27]' (FDRE) to 'inst/temp2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[28]' (FDRE) to 'inst/temp2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[29]' (FDRE) to 'inst/temp2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/temp2_reg[30]' (FDRE) to 'inst/temp2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/temp2_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/temp2_reg[31]) is unused and will be removed from module design_1_PWM_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 827.656 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 828.426 ; gain = 480.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 828.648 ; gain = 480.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT3   |     1|
|3     |LUT4   |     7|
|4     |LUT5   |    29|
|5     |LUT6   |    10|
|6     |FDRE   |    36|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    92|
|2     |  inst   |PWM    |    92|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 839.922 ; gain = 491.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 839.922 ; gain = 167.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:27 . Memory (MB): peak = 839.922 ; gain = 491.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 848.133 ; gain = 513.258
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_PWM_0_0_synth_1/design_1_PWM_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User.1/Desktop/Work/Zybo-Z7-10-HDMI/proj/HSV-RGB/HSV-RGB.runs/design_1_PWM_0_0_synth_1/design_1_PWM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PWM_0_0_utilization_synth.rpt -pb design_1_PWM_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 848.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 13:29:42 2020...
