============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:40:47 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7302 ps) Setup Check with Pin out_index_reg[6]/clk->sena
          Group: in2reg
     Startpoint: (R) start
          Clock: (R) clk
       Endpoint: (F) out_index_reg[6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           15     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           15     
                                              
             Setup:-     284                  
       Uncertainty:-      50                  
     Required Time:=    9666                  
      Launch Clock:-      15                  
       Input Delay:-    2000                  
         Data Path:-     349                  
             Slack:=    7302                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_1_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  start                 (u)     -       R     (arrival)            2    52     0    2015 
  g6/z                  (u)     in_0->z R     unmapped_and2       10     0   123    2138 
  g11/z                 (u)     in_0->z F     unmapped_not         1     0    36    2174 
  g16/z                 (u)     in_1->z F     unmapped_and2        1     0    52    2226 
  g17/z                 (u)     in_0->z F     unmapped_or2         7     0   138    2364 
  out_index_reg[6]/sena -       -       F     unmapped_d_flop      7     -     0    2364 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

