{"Source Block": ["zipcpu/rtl/core/pipemem.v@130:183@HdlStmProcess", "\tinitial\tcyc = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\tbegin\n\t\t\tr_wb_cyc_gbl <= 1'b0;\n\t\t\tr_wb_cyc_lcl <= 1'b0;\n\t\t\to_wb_stb_gbl <= 1'b0;\n\t\t\to_wb_stb_lcl <= 1'b0;\n\t\t\tcyc <= 1'b0;\n\t\tend else if (cyc)\n\t\tbegin\n\t\t\tif (((!i_wb_stall)&&(!i_pipe_stb)&&(!misaligned))\n\t\t\t\t||(i_wb_err))\n\t\t\tbegin\n\t\t\t\to_wb_stb_gbl <= 1'b0;\n\t\t\t\to_wb_stb_lcl <= 1'b0;\n\t\t\t// end else if ((i_pipe_stb)&&(!i_wb_stall))\n\t\t\t// begin\n\t\t\t\t// o_wb_addr <= i_addr[(AW-1):0];\n\t\t\t\t// o_wb_data <= i_data;\n\t\t\tend\n\n\t\t\tif (((i_wb_ack)&&(nxt_rdaddr == wraddr)\n\t\t\t\t\t&&(!o_wb_stb_gbl)\n\t\t\t\t\t&&(!o_wb_stb_lcl)\n\t\t\t\t\t&&((!i_pipe_stb)||(misaligned)))\n\t\t\t\t||(i_wb_err))\n\t\t\tbegin\n\t\t\t\tr_wb_cyc_gbl <= 1'b0;\n\t\t\t\tr_wb_cyc_lcl <= 1'b0;\n\t\t\t\to_wb_stb_gbl <= 1'b0;\n\t\t\t\to_wb_stb_lcl <= 1'b0;\n\t\t\t\tcyc <= 1'b0;\n\t\t\tend\n\t\tend else if (i_pipe_stb) // New memory operation\n\t\tbegin // Grab the wishbone\n\t\t\tr_wb_cyc_lcl <= lcl_stb;\n\t\t\tr_wb_cyc_gbl <= gbl_stb;\n\t\t\to_wb_stb_lcl <= lcl_stb;\n\t\t\to_wb_stb_gbl <= gbl_stb;\n\t\t\tcyc <= (!misaligned);\n\t\t\t// o_wb_addr <= i_addr[(AW-1):0];\n\t\t\t// o_wb_data <= i_data;\n\t\t\t// o_wb_we <= i_op\n\t\tend\n\talways @(posedge i_clk)\n\t\tif ((!cyc)||(!i_wb_stall))\n\t\tbegin\n\t\t\tif ((OPT_ZERO_ON_IDLE)&&(!i_pipe_stb))\n\t\t\t\to_wb_addr <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[157, "\t\t\t\t\t&&(!o_wb_stb_gbl)\n"], [158, "\t\t\t\t\t&&(!o_wb_stb_lcl)\n"]], "Add": []}}