{"vcs1":{"timestamp_begin":1739428605.634534812, "rt":0.28, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739428605.989350178, "rt":0.26, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1739428606.306604965, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739428605.410558867}
{"VCS_COMP_START_TIME": 1739428605.410558867}
{"VCS_COMP_END_TIME": 1739428606.519541945}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150352}}
