module multiplex0 (output reg [3:0]send, input sel, input [1:0]s1, input [1:0]s2);
always@(sel or s1 or s2 )
begin
case (sel)
	'b00:send=0; 
	'b01:send=s3;
	'b10:send=s3;
 	'b11:send=s1;
	endcase
end
endmodule
