$date
  Thu Oct  5 13:40:54 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mealymoore $end
$var reg 1 ! x $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 2 $ y[1:0] $end
$var reg 1 % z1 $end
$var reg 1 & z2 $end
$comment currentstate is not handled $end
$comment nextstate is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
b00 $
0%
U&
