Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/david/.var/app/com.github.corna.Vivado/data/xilinx-install/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot animations_tb_behav xil_defaultlib.animations_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'douta' [/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.second_clk
Compiling module xil_defaultlib.eight_bit_counter
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="ar...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.bin_converter
Compiling module xil_defaultlib.angle_decoder
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.animations
Compiling module xil_defaultlib.animations_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot animations_tb_behav
