-- VHDL for IBM SMS ALD page 18.11.01.1
-- Title: CHANNEL A NUMERICS VALIDITY CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/11/2020 8:28:08 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_11_01_1_CHANNEL_A_NUMERICS_VALIDITY_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		MV_1ST_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_A_CH_1_BIT:	 in STD_LOGIC;
		PS_A_CH_8_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_8_BIT:	 in STD_LOGIC;
		PS_A_CH_2_BIT:	 in STD_LOGIC;
		PS_A_CH_4_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_2_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_4_BIT:	 in STD_LOGIC;
		PS_A_CH_VC_NUMERICS_ODD:	 out STD_LOGIC;
		PS_A_CH_VC_NUMERICS_EVEN:	 out STD_LOGIC);
end ALD_18_11_01_1_CHANNEL_A_NUMERICS_VALIDITY_CHECK;

architecture behavioral of ALD_18_11_01_1_CHANNEL_A_NUMERICS_VALIDITY_CHECK is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_1A_K: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_H: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_1D_P: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_1E_G: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_B: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_5I_NoPin: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MV_1ST_CHECK_TEST_SWITCH );
	OUT_1A_K <= NOT(MV_2ND_CHECK_TEST_SWITCH );
	OUT_5B_NoPin <= PS_A_CH_1_BIT AND PS_A_CH_8_BIT;
	OUT_4B_B <= NOT(OUT_5B_NoPin OR OUT_5C_NoPin );
	OUT_2B_NoPin <= OUT_DOT_4B AND OUT_4F_B;
	OUT_1B_H <= NOT(OUT_2B_NoPin OR OUT_2C_NoPin );
	OUT_5C_NoPin <= PS_A_CH_NOT_1_BIT AND PS_A_CH_NOT_8_BIT;
	OUT_4C_C <= NOT(MV_1ST_CHECK_TEST_SWITCH );
	OUT_2C_NoPin <= OUT_DOT_4C AND OUT_4H_C;
	OUT_5D_NoPin <= PS_A_CH_1_BIT AND PS_A_CH_NOT_8_BIT;
	OUT_4D_C <= NOT(OUT_5D_NoPin OR OUT_5E_NoPin );
	OUT_1D_P <= NOT(MV_2ND_CHECK_TEST_SWITCH );
	OUT_5E_NoPin <= PS_A_CH_8_BIT AND PS_A_CH_NOT_1_BIT;
	OUT_2E_NoPin <= OUT_DOT_4B AND OUT_4H_C;
	OUT_1E_G <= NOT(OUT_2E_NoPin OR OUT_2F_NoPin );
	OUT_5F_NoPin <= PS_A_CH_2_BIT AND PS_A_CH_4_BIT;
	OUT_4F_B <= NOT(OUT_5F_NoPin OR OUT_5G_NoPin );
	OUT_2F_NoPin <= OUT_4F_B AND OUT_DOT_4C;
	OUT_5G_NoPin <= PS_A_CH_NOT_2_BIT AND PS_A_CH_NOT_4_BIT;
	OUT_5H_NoPin <= PS_A_CH_2_BIT AND PS_A_CH_NOT_4_BIT;
	OUT_4H_C <= NOT(OUT_5H_NoPin OR OUT_5I_NoPin );
	OUT_5I_NoPin <= PS_A_CH_4_BIT AND PS_A_CH_NOT_2_BIT;
	OUT_DOT_4B <= OUT_4A_G OR OUT_4B_B;
	OUT_DOT_4C <= OUT_4C_C OR OUT_4D_C;
	OUT_DOT_1A <= OUT_1A_K OR OUT_1B_H;
	OUT_DOT_1D <= OUT_1D_P OR OUT_1E_G;

	PS_A_CH_VC_NUMERICS_ODD <= OUT_DOT_1A;
	PS_A_CH_VC_NUMERICS_EVEN <= OUT_DOT_1D;


end;
