

================================================================
== Synthesis Summary Report of 'RNI'
================================================================
+ General Information: 
    * Date:           Wed Apr  3 17:34:27 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        RNI
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ RNI               |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|   -|  4 (~0%)|  46 (~0%)|    -|
    | o VITIS_LOOP_24_1  |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|   -|        -|         -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface     | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_stream  | in        | both          | 8     | 6     | 5   | 1     | 1     | 1      | 1     | 2     | 1      |
| output_stream | out       | both          | 8     | 6     | 5   | 1     | 1     | 1      | 1     | 2     | 1      |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+-------------------------------------------+
| Argument      | Direction | Datatype                                  |
+---------------+-----------+-------------------------------------------+
| input_stream  | in        | stream<hls::axis<ap_int<8>, 2, 5, 6>, 0>& |
| output_stream | out       | stream<hls::axis<ap_int<8>, 2, 5, 6>, 0>& |
+---------------+-----------+-------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+
| Argument      | HW Interface  | HW Type   |
+---------------+---------------+-----------+
| input_stream  | input_stream  | interface |
| output_stream | output_stream | interface |
+---------------+---------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------+--------------------------------------+
| Type      | Options                      | Location                             |
+-----------+------------------------------+--------------------------------------+
| interface | mode=axis port=input_stream  | src/RNI.cpp:20 in rni, input_stream  |
| interface | mode=axis port=output_stream | src/RNI.cpp:21 in rni, output_stream |
+-----------+------------------------------+--------------------------------------+


