
---------- Begin Simulation Statistics ----------
final_tick                                 4460673500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 167332                       # Number of bytes of host memory used
host_op_rate                                   290264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.33                       # Real time elapsed on the host
host_tick_rate                              147078020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8803289                       # Number of instructions simulated
sim_ops                                       8803289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004461                       # Number of seconds simulated
sim_ticks                                  4460673500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.432350                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1075469                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1872584                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1909                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            260575                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1479293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22570                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           40392                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            17822                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2060405                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  150705                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          142                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            187262                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1156154                       # Number of branches committed
system.cpu.commit.bw_lim_events                216959                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           15366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2787654                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8954001                       # Number of instructions committed
system.cpu.commit.committedOps                8954001                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6550883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.366839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.927444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3067060     46.82%     46.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1154723     17.63%     64.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1347847     20.58%     85.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231690      3.54%     88.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       246432      3.76%     92.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       101304      1.55%     93.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       113482      1.73%     95.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        71386      1.09%     96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       216959      3.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6550883                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      88003                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                90995                       # Number of function calls committed.
system.cpu.commit.int_insts                   8635073                       # Number of committed integer instructions.
system.cpu.commit.loads                       1220514                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       150724      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693471     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30796      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3936      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8300      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8560      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1208991     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747126      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16469      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954001                       # Class of committed instruction
system.cpu.commit.refs                        1985865                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8803289                       # Number of Instructions Simulated
system.cpu.committedOps                       8803289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.013411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.013411                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                925024                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 79321                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1084024                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12933324                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3081458                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2394275                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 191541                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                274023                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                151971                       # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses                  2419339                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                      2417786                       # DTB hits
system.cpu.dtb.data_misses                       1553                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  1525556                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                      1524057                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.write_accesses                  893783                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      893729                       # DTB write hits
system.cpu.dtb.write_misses                        54                       # DTB write misses
system.cpu.fetch.Branches                     2060405                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2167936                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3125327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                127957                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       14984278                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 2987                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         70104                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  534220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.230952                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3278654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1248744                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.679597                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6744269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.221779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.060517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3831291     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   291068      4.32%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   329699      4.89%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   372897      5.53%     71.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   250875      3.72%     75.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   326071      4.83%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   142817      2.12%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   172044      2.55%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1027507     15.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6744269                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118441                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    63756                       # number of floating regfile writes
system.cpu.idleCycles                         2177082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               197514                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1369260                       # Number of branches executed
system.cpu.iew.exec_nop                        224668                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.136344                       # Inst execution rate
system.cpu.iew.exec_refs                      2419742                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     893783                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1845                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1715448                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15347                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            302059                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1033252                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11741805                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1525959                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            379113                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10137725                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 191541                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            44                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            92859                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2900                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         6250                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5988                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       494934                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       267901                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           6250                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       121289                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          76225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9079670                       # num instructions consuming a value
system.cpu.iew.wb_count                      10004725                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.705168                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6402693                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.121436                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10009682                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14751172                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7827632                       # number of integer regfile writes
system.cpu.ipc                               0.986766                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.986766                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2970      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7831272     74.46%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                74168      0.71%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               35363      0.34%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4827      0.05%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                9436      0.09%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8621      0.08%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.01%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1606752     15.28%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              905653      8.61%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17820      0.17%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18236      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10516838                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  104486                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              200516                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        93688                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             107339                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      108578                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010324                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   7228      6.66%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  44202     40.71%     47.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48685     44.84%     92.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               341      0.31%     92.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8122      7.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10517960                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27700924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9911037                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14129886                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11490087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10516838                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               27050                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2713847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14917                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          11684                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1812491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6744269                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.559374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.716539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2671465     39.61%     39.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1134514     16.82%     56.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1124215     16.67%     73.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              873035     12.94%     86.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              515261      7.64%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              229603      3.40%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               99342      1.47%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               64994      0.96%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               31840      0.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6744269                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.178839                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2174579                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                     2167936                       # ITB hits
system.cpu.itb.fetch_misses                      6643                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            118077                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42072                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1715448                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1033252                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46800                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.numCycles                          8921351                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3277                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6967298                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents           287847                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                  3263699                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups              17804107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12427686                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9513560                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2364008                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                      3                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 191541                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                323924                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2546262                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            129844                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         17658277                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         597820                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              51318                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    844303                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          19971                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18074773                       # The number of ROB reads
system.cpu.rob.rob_writes                    23676727                       # The number of ROB writes
system.cpu.timesIdled                           28242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  5473                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         92962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4460673500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              46850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WritebackClean        45628                       # Transaction distribution
system.membus.trans_dist::CleanEvict              171                       # Transaction distribution
system.membus.trans_dist::ReadExReq               256                       # Transaction distribution
system.membus.trans_dist::ReadExResp              256                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          46134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           717                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       137895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5872704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5938432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47109                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004607                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               47109                       # Request fanout histogram
system.membus.reqLayer0.occupancy           281813000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238866750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5236750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4460673500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2952512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3014784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2952512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2952512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           46133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           54                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 54                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         661898254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          13960224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             675858477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    661898254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        661898254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         774771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               774771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         774771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        661898254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13960224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            676633248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     29293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001316412500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103359                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32497                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45682                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11089                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              964                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    456000500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  151295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1023356750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15069.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33819.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    23424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.675879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.672904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.999766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2051     17.49%     17.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2998     25.57%     43.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1974     16.84%     59.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1465     12.50%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1179     10.06%     82.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          669      5.71%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          466      3.97%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          333      2.84%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          589      5.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.407143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.847797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.920401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1346     64.10%     64.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           744     35.43%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.463333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.430929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1713     81.57%     81.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      2.95%     84.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              168      8.00%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               73      3.48%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      3.05%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1936576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1078272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2212672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3014848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2923648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    675.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4460659000                       # Total gap between requests
system.mem_ctrls.avgGap                      48073.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1874752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2212672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420284515.331597387791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 13859790.455409929156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 496039891.733837962151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        46134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    984947250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38409500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 115016224750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21349.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39475.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2517758.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11916660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6314880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19013820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17382600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     351574080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        945187680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        916951200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2268340920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.519828                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2374447750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1937505750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             71864100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38177700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           197035440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          163088460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     351574080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1140034770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        752869440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2714643990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.572672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1947333250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2364620250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      4460673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4460673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2106106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2106106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2106106                       # number of overall hits
system.cpu.icache.overall_hits::total         2106106                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        61829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          61829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        61829                       # number of overall misses
system.cpu.icache.overall_misses::total         61829                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3063132999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3063132999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3063132999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3063132999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2167935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2167935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2167935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2167935                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028520                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49542.011014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49542.011014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49542.011014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49542.011014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1406                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.240000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        45628                       # number of writebacks
system.cpu.icache.writebacks::total             45628                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        15695                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15695                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        15695                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15695                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        46134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        46134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        46134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        46134                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2327461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2327461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2327461500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2327461500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021280                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021280                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50450.026011                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50450.026011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50450.026011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50450.026011                       # average overall mshr miss latency
system.cpu.icache.replacements                  45628                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2106106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2106106                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        61829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         61829                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3063132999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3063132999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2167935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2167935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49542.011014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49542.011014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15695                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15695                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        46134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        46134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2327461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2327461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50450.026011                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50450.026011                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4460673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.312518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              823559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             45628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.049421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.312518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4382003                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4382003                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4460673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2178092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2178092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2178092                       # number of overall hits
system.cpu.dcache.overall_hits::total         2178092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2435                       # number of overall misses
system.cpu.dcache.overall_misses::total          2435                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    151641472                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    151641472                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    151641472                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    151641472                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2180527                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2180527                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2180527                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2180527                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62275.758522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62275.758522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62275.758522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62275.758522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1705                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.795918                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1462                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1462                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69675000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69675000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000446                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000446                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000446                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000446                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71608.427544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71608.427544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71608.427544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71608.427544                       # average overall mshr miss latency
system.cpu.dcache.replacements                    225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1418687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1418687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     95668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     95668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1420122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1420122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66667.595819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66667.595819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74819.580420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74819.580420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       759405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55973472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55973472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55973.472000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55973.472000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62709.302326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62709.302326                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       115500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       115500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        57750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       113500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       113500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        56750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4460673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           625.070161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22747                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.097778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   625.070161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.610420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.610420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          736                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4381813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4381813                       # Number of data accesses

---------- End Simulation Statistics   ----------
