** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=10e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=12e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=5e-6 W=6e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=8e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=2e-6 W=12e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=2e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=57e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=2e-6 W=10e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=57e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=55e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=19e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=306e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=5e-6 W=190e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=84e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=5e-6 W=190e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=5e-6 W=67e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=5e-6 W=67e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3.10001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 96 dB
** Power consumption: 3.95801 mW
** Area: 5473 (mu_m)^2
** Transit frequency: 18.1541 MHz
** Transit frequency with error factor: 18.1406 MHz
** Slew rate: 17.1098 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 103 dB
** negPSRR: 111 dB
** posPSRR: 101 dB
** VoutMax: 4.67001 V
** VoutMin: 0.150001 V
** VcmMax: 5.07001 V
** VcmMin: 1.43001 V


** Expected Currents: 
** NormalTransistorNmos: 9.81001 muA
** NormalTransistorNmos: 12.0091 muA
** NormalTransistorPmos: -104.926 muA
** NormalTransistorPmos: -27.1419 muA
** NormalTransistorPmos: -27.1429 muA
** NormalTransistorPmos: -27.1419 muA
** NormalTransistorPmos: -27.1429 muA
** NormalTransistorNmos: 54.2811 muA
** NormalTransistorNmos: 54.2801 muA
** NormalTransistorNmos: 27.1411 muA
** NormalTransistorNmos: 27.1411 muA
** NormalTransistorNmos: 600.477 muA
** NormalTransistorPmos: -600.476 muA
** DiodeTransistorNmos: 104.927 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -9.81099 muA
** DiodeTransistorPmos: -12.0099 muA


** Expected Voltages: 
** ibias: 0.558001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 4.10301  V
** outVoltageBiasXXnXX1: 0.959001  V
** outVoltageBiasXXpXX0: 3.74001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.10001  V
** innerStageBias: 0.235001  V
** innerTransistorStack1Load1: 4.44901  V
** innerTransistorStack2Load1: 4.44901  V
** sourceTransconductance: 1.94501  V


.END