./sim_define.v

//////// RTL ///////////////////

+incdir+../../src/rtl
../../src/rtl/full_adder.v
../../src/rtl/ripple_carry_adder_16.v
../../src/rtl/cla_4bit.v
../../src/rtl/cla_logic.v
../../src/rtl/carry_lookahead_adder_16.v
../../src/rtl/adder_top.v

../../testbench/testbench.v
