// Seed: 3837389754
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    input uwire id_8
    , id_21,
    output tri id_9,
    output wire id_10,
    input wire id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wand id_17,
    input supply0 id_18,
    output wor id_19
);
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    input tri id_0,
    output tri0 _id_1,
    output uwire id_2,
    output wire id_3,
    input uwire id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input supply1 id_11,
    input tri id_12
);
  logic [id_1  ==  -1 'b0 : 1] id_14;
  ;
  xor primCall (id_3, id_10, id_4, id_14, id_6, id_0, id_5, id_12, id_15, id_11);
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_12,
      id_9,
      id_12,
      id_6,
      id_5,
      id_4,
      id_2,
      id_8,
      id_0,
      id_4,
      id_10,
      id_12,
      id_4,
      id_6,
      id_10,
      id_4,
      id_3
  );
endmodule
