Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jan 22 19:33:54 2025
| Host         : pxdrom-VirtualBox running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file mlp_accel_design_wrapper_control_sets_placed.rpt
| Design       : mlp_accel_design_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   413 |
|    Minimum number of control sets                        |   413 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   498 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   413 |
| >= 0 to < 4        |    82 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |    18 |
| >= 16              |   209 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           24844 |         4244 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2177 |          663 |
| Yes          | No                    | No                     |            5803 |         1195 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1474 |          360 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                                     Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                              |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                         | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                          |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_empty_new0                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_empty2_new0                                                                                                  |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                      | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                 |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                    | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                        |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                             | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/Q[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                              |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]        |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                        |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                             | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                            | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                2 |              2 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                                 |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/follower_full_mm2s0                                                                                                                                                              |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                   | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                                 |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                            |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                            |                2 |              2 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                         | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                              |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                             | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                          |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                     | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                               |                2 |              2 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                     | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                2 |              2 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                     | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                      |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                     | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                   |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                      | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                2 |              2 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                  | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                        | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                  |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                            | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                          | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                       |                1 |              2 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                2 |              3 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                2 |              3 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_update_done_reg_0[0]                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                 |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |              3 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                        | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                2 |              3 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                               | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                    |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                        |                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                          | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                            |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                                                        | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                 | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                              |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0[0]                                                                                       | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                               |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                 | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                              |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                      | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                2 |              3 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |              3 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                              |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              3 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                      | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                               |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                      | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                         |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                     | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                              |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                   | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789/flow_control_loop_pipe_sequential_init_U/j_fu_62                                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                               |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                 |                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                       | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/result_1_fu_4600_out                                                                                                                                                                                   | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                      | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage1                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred3196_state55_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                          | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[3][0]                                                         |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                               | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage0                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred5890_state58_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                    | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                          | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              5 |         5.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                  | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg        |                3 |              5 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                           |                1 |              5 |         5.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                         | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              5 |         5.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                3 |              5 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |              5 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |              5 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                       | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                2 |              5 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              5 |         5.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              5 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                2 |              6 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                |                1 |              6 |         6.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                             | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                 |                3 |              6 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                  |                1 |              6 |         6.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[2]               | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                     |                1 |              6 |         6.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | mlp_accel_design_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                             | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                3 |              6 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                3 |              7 |         2.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]                      |                2 |              7 |         3.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                          | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                  |                2 |              7 |         3.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                  |                2 |              7 |         3.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                  |                3 |              7 |         2.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |                2 |              7 |         3.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              7 |         7.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                1 |              7 |         7.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/regslice_both_OUTPUT_STREAM_V_data_V_U/OUTPUT_STREAM_TREADY_0                                                                                                                                                                                  | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                         |                1 |              8 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                1 |              8 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                            |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                       |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                        | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                        |                1 |              8 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                3 |              8 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                   |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                        | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                        |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                       | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                        |                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                    | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                        | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                3 |              8 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/result_1_fu_46_reg[1]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                       | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              9 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                       |                                                                                                                                                                                                                                                          |                1 |              9 |         9.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              9 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                             | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              9 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |              9 |         1.80 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                    | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                2 |              9 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                5 |              9 |         1.80 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                4 |             10 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                           |                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                4 |             10 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             10 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                      |                8 |             10 |         1.25 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                             | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                3 |             11 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_CS_fsm_pp0_stage3                                                                                                                                                                                            | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                        | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                5 |             12 |         2.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                5 |             12 |         2.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_CS_fsm_pp0_stage3                                                                                                                                                                                            | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_NS_fsm1                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               10 |             12 |         1.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/BiasesOut_U/BiasesOut_ce0_local                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                5 |             12 |         2.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                9 |             12 |         1.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage3                                                                                                                                                                                             | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage3                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_NS_fsm1                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                5 |             13 |         2.60 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                5 |             13 |         2.60 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                          |                2 |             13 |         6.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             14 |         4.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                2 |             14 |         7.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |             14 |         4.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |             14 |         3.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage0                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred5744_state58_i_1_n_0                                                                                                                                                        |               10 |             15 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage1                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred2914_state55_i_1_n_0                                                                                                                                                        |                5 |             15 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                7 |             15 |         2.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage0                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred3896_state58_i_1_n_0                                                                                                                                                        |               11 |             15 |         1.36 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage1                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred2935_state55_i_1_n_0                                                                                                                                                        |                9 |             15 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage1                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred2942_state55_i_1_n_0                                                                                                                                                        |               10 |             15 |         1.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage0                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred3936_state58_i_1_n_0                                                                                                                                                        |                9 |             15 |         1.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage0                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred5672_state58_i_1_n_0                                                                                                                                                        |                8 |             15 |         1.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                6 |             15 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/BiasesOut_U/BiasesOut_ce0_local                                                                                                                                                                                 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/BiasesOut_U/q0[23]_i_1_n_0                                                                                                                                                                  |                4 |             15 |         3.75 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]      | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             15 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |             15 |         5.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage1                                                                                                                                                                                             | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_predicate_pred2725_state55_i_1_n_0                                                                                                                                                        |                5 |             15 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                          | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                1 |             16 |        16.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             |                                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                            | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                1 |             16 |        16.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                      |                6 |             17 |         2.83 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                6 |             17 |         2.83 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             17 |         4.25 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                        | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             18 |         3.60 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             18 |         3.60 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                      |                5 |             18 |         3.60 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                           |                4 |             18 |         4.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_74                                                                                                                          |                                                                                                                                                                                                                                                          |                8 |             20 |         2.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U154/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U157/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U153/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U152/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U151/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U156/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U155/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |             22 |         2.75 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U173/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U158/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U186/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U200/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U199/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U198/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U197/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U196/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U195/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U194/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U193/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U192/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U191/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U190/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                4 |             22 |         5.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U189/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                8 |             22 |         2.75 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U188/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U187/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U160/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U185/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U184/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U183/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U182/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U181/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U180/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U171/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U179/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U178/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U177/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U176/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U175/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U174/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U172/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U202/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U159/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U161/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U162/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_0                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U373/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                               |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |             22 |         2.75 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                             | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             22 |         5.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U163/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U164/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U165/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U166/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                8 |             22 |         2.75 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U167/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U168/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U170/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U213/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U212/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U211/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U210/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U208/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U169/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U207/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                7 |             22 |         3.14 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U206/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U205/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                5 |             22 |         4.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U201/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U204/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U203/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                    |                6 |             22 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                              |                8 |             23 |         2.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                                                                       |                                                                                                                                                                                                                                                          |                6 |             23 |         3.83 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             24 |        12.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                              |               11 |             26 |         2.36 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |                9 |             27 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                           | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                             |                5 |             28 |         5.60 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             30 |         7.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_CS_fsm_pp0_stage2                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             31 |         1.82 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_142_fu_750[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/aux_2_reg_4360                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/regslice_both_OUTPUT_STREAM_V_data_V_U/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_148_fu_774[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_147_fu_770[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_146_fu_766[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_145_fu_762[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/aux_fu_621                                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_143_fu_754[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_144_fu_758[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_151_fu_786[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_141_fu_746[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_140_fu_742[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_137_fu_730[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_136_fu_726[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_134_fu_718[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_133_fu_714[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_132_fu_710[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                  | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/regslice_both_INPUT_STREAM_V_data_V_U/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/regslice_both_INPUT_STREAM_V_data_V_U/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/flow_control_loop_pipe_sequential_init_U/aux_fu_620                                                                                                                                         |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                               |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                           |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                      |               32 |             32 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                             | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                               | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_149_fu_778[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                            | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | mlp_accel_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |               32 |             32 |         1.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/aux_fu_3141                                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/aux_4_reg_284720                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_155_fu_802[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_154_fu_798[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_153_fu_794[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_152_fu_790[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_150_fu_782[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_102_fu_590[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                           |                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_112_fu_630[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_111_fu_626[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_110_fu_622[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_130_fu_702[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_108_fu_614[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_107_fu_610[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_106_fu_606[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_105_fu_602[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_104_fu_598[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_103_fu_594[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_109_fu_618[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_101_fu_586[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_158_fu_814[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_156_fu_806[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_157_fu_810[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_159_fu_818[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_160_fu_822[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_161_fu_826[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_164_fu_838[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_162_fu_830[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_163_fu_834[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_123_fu_674[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_131_fu_706[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_129_fu_698[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_125_fu_682[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_113_fu_634[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_122_fu_670[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_121_fu_666[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_120_fu_662[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_119_fu_658[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               |                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_114_fu_638[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_118_fu_654[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_117_fu_650[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_116_fu_646[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_115_fu_642[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/i_fu_3220                                                                                                                                                                                                        | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                               |                9 |             33 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                |                                                                                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                9 |             33 |         3.67 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q[0]                                              |               11 |             33 |         3.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                | mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                             |                7 |             33 |         4.71 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |               11 |             34 |         3.09 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                          |                5 |             34 |         6.80 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               12 |             35 |         2.92 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                          | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                              |               11 |             37 |         3.36 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                    | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |               11 |             37 |         3.36 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                              |                                                                                                                                                                                                                                                          |               14 |             51 |         3.64 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                          |               13 |             51 |         3.92 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                         |               20 |             56 |         2.80 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                                          |               17 |             62 |         3.65 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                          |               17 |             62 |         3.65 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                                          |               15 |             62 |         4.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                          |               15 |             62 |         4.13 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_CS_fsm_pp0_stage3                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               30 |             63 |         2.10 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage3                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               31 |             63 |         2.03 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/p_0_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                8 |             64 |         8.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/icmp_ln62_1_reg_392_pp0_iter13_reg_reg[0]__0_0                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                4 |             64 |        16.00 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage0                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               30 |             66 |         2.20 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                      |               18 |             67 |         3.72 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_CS_fsm_pp0_stage0                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               41 |             89 |         2.17 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               31 |             89 |         2.87 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_CS_fsm_pp0_stage1                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               43 |             90 |         2.09 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_CS_fsm_pp0_stage1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               71 |            147 |         2.07 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | mlp_accel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                |               92 |            195 |         2.12 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_100_fu_5780                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |              740 |           2048 |         2.77 |
|  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |             4255 |          25541 |         6.00 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


