// Seed: 3774423724
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  wire id_5;
  reg id_6, id_7, id_8;
  always_comb id_6 <= -1;
  genvar id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  inout wire id_46;
  inout wire id_45;
  output wire id_44;
  input wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  inout wire id_39;
  inout wire id_38;
  input wire id_37;
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always
    if (id_43 == id_18)
      @(1)
        #id_47
          if (-1)
            if (id_47) id_7 <= 1;
            else
              #1
                if (-1) $display(id_18);
                else if ({1{1}}) wait (id_33) id_36 <= id_43;
  tri id_48, id_49 = 1;
  xnor primCall (
      id_31,
      id_3,
      id_48,
      id_39,
      id_29,
      id_30,
      id_32,
      id_1,
      id_40,
      id_25,
      id_10,
      id_6,
      id_13,
      id_9,
      id_12,
      id_36,
      id_24,
      id_45,
      id_23,
      id_49,
      id_35,
      id_18,
      id_27,
      id_33,
      id_14,
      id_7,
      id_15,
      id_47,
      id_28,
      id_34,
      id_43,
      id_46,
      id_21,
      id_11,
      id_41,
      id_50,
      id_8,
      id_37,
      id_38
  );
  assign id_39 = id_10;
  genvar id_50;
  module_0 modCall_1 (
      id_40,
      id_4,
      id_45,
      id_48
  );
  wire id_51, id_52;
  assign id_38 = 1 - -1;
  wire id_53;
  real id_54 = id_8[1*-1];
  always id_22 = id_10;
  wire id_55;
  parameter id_56 = -1;
  always_comb begin : LABEL_0
    id_17[""] <= 1;
    @(posedge id_33) begin : LABEL_0
      begin : LABEL_0
        id_25 = (id_36);
      end
      @(posedge 1'b0 + -1) id_41 <= #id_25("") <-> -1'b0;
    end
    id_38 <= 1;
    begin : LABEL_0
      if (id_41) id_2 = id_34;
      else #(id_33) id_2 <= 1;
    end
    id_21 <= 1'b0;
  end
  assign id_47 = 1;
  assign id_7  = -1 ^ 1 == -1;
endmodule
