// Seed: 1823049753
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  wor id_3;
  type_7 id_4 (
      .id_0(1'h0),
      .id_1(1'b0 | 1'b0 | 1 | 1),
      .id_2(1'd0),
      .id_3(id_0)
  );
  always @(posedge id_3[1 : 1] or 1) begin
    id_0 = ~("" * id_1);
  end
endmodule
