$date
	Fri Mar 15 22:19:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_overvoltage $end
$var wire 1 ! avss $end
$var wire 1 " dvdd $end
$var wire 1 # dvss $end
$var wire 1 $ ovout $end
$var wire 1 % itest $end
$var reg 1 & ena $end
$var reg 1 ' isrc_sel $end
$var reg 4 ( otrip [3:0] $end
$var real 1 ) avdd $end
$var real 1 * ibg_200n $end
$var real 1 + vbg_1v2 $end
$var real 1 , vin $end
$scope module overvoltage $end
$var wire 1 ! avss $end
$var wire 1 " dvdd $end
$var wire 1 # dvss $end
$var wire 1 & ena $end
$var wire 1 ' isrc_sel $end
$var wire 4 - otrip [3:0] $end
$var wire 1 $ ovout $end
$var wire 16 . otrip_decoded [15:0] $end
$var real 1 / avdd $end
$var real 1 0 ibg_200n $end
$var real 1 1 vbg_1v2 $end
$var real 1 2 vin $end
$var real 1 3 itest $end
$scope module overvoltage_ana $end
$var wire 1 ! avss $end
$var wire 1 " dvdd $end
$var wire 1 # dvss $end
$var wire 1 & ena $end
$var wire 1 ' isrc_sel $end
$var wire 1 $ ovout $end
$var wire 1 4 ovout_unbuf $end
$var wire 16 5 otrip_decoded [15:0] $end
$var real 1 6 avdd $end
$var real 1 7 ibg_200n $end
$var real 1 8 vbg_1v2 $end
$var real 1 9 vin $end
$var real 1 : itest $end
$var real 1 ; ibias $end
$scope module comparator $end
$var wire 1 ! avss $end
$var wire 1 " dvdd $end
$var wire 1 # dvss $end
$var wire 1 & ena $end
$var wire 1 4 dout $end
$var real 1 < avdd $end
$var real 1 = vinn $end
$var real 1 > vinp $end
$var real 1 ? ibias $end
$upscope $end
$scope module ibias_gen $end
$var wire 1 ! avss $end
$var wire 1 " dvdd $end
$var wire 1 # dvss $end
$var wire 1 & ena $end
$var wire 1 ' isrc_sel $end
$var real 1 @ avdd $end
$var real 1 A ibg_200n $end
$var real 1 B itest $end
$var real 1 C ibias $end
$upscope $end
$scope module rstring_mux $end
$var wire 1 ! avss $end
$var wire 1 " dvdd $end
$var wire 1 # dvss $end
$var wire 1 & ena $end
$var wire 16 D otrip_decoded [15:0] $end
$var real 1 E avdd $end
$var real 1 F vin $end
$var real 1 G vtrip_9 $end
$var real 1 H vtrip_8 $end
$var real 1 I vtrip_7 $end
$var real 1 J vtrip_6 $end
$var real 1 K vtrip_5 $end
$var real 1 L vtrip_4 $end
$var real 1 M vtrip_3 $end
$var real 1 N vtrip_2 $end
$var real 1 O vtrip_15 $end
$var real 1 P vtrip_14 $end
$var real 1 Q vtrip_13 $end
$var real 1 R vtrip_12 $end
$var real 1 S vtrip_11 $end
$var real 1 T vtrip_10 $end
$var real 1 U vtrip_1 $end
$var real 1 V vtrip_0 $end
$upscope $end
$upscope $end
$scope module overvoltage_dig $end
$var wire 4 W otrip [3:0] $end
$var reg 16 X otrip_decoded [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000000000000 X
b1111 W
r0.7307692307692307 V
r0.7115384615384616 U
r0.5384615384615384 T
r0.5192307692307693 S
r0.5 R
r0.4807692307692308 Q
r0.4615384615384616 P
r0.4423076923076923 O
r0.6923076923076923 N
r0.6730769230769231 M
r0.6538461538461539 L
r0.6346153846153846 K
r0.6153846153846154 J
r0.5961538461538461 I
r0.5769230769230769 H
r0.5576923076923077 G
r0.4423076923076923 F
r2 E
b1000000000000000 D
r7e-07 C
r0 B
r2e-07 A
r2 @
r7e-07 ?
r0.4423076923076923 >
r1.2 =
r2 <
r7e-07 ;
r0 :
r0.4423076923076923 9
r1.2 8
r2e-07 7
r2 6
b1000000000000000 5
04
r0 3
r0.4423076923076923 2
r1.2 1
r2e-07 0
r2 /
b1000000000000000 .
b1111 -
r0.4423076923076923 ,
r1.2 +
r2e-07 *
r2 )
b1111 (
0'
1&
0%
0$
0#
1"
0!
$end
#20000000
r1.194230769230769 ,
r1.194230769230769 2
r1.194230769230769 9
r1.194230769230769 >
r1.194230769230769 F
r1.973076923076923 V
r1.921153846153846 U
r1.869230769230769 N
r1.817307692307692 M
r1.765384615384615 L
r1.713461538461538 K
r1.661538461538462 J
r1.609615384615385 I
r1.557692307692308 H
r1.505769230769231 G
r1.453846153846154 T
r1.401923076923077 S
r1.35 R
r1.298076923076923 Q
r1.246153846153846 P
r1.194230769230769 O
r5.4 )
r5.4 /
r5.4 6
r5.4 <
r5.4 @
r5.4 E
#100000000
1$
14
r1.238461538461539 ,
r1.238461538461539 2
r1.238461538461539 9
r1.238461538461539 >
r1.238461538461539 F
r2.046153846153846 V
r1.992307692307692 U
r1.938461538461538 N
r1.884615384615385 M
r1.830769230769231 L
r1.776923076923077 K
r1.723076923076923 J
r1.669230769230769 I
r1.615384615384615 H
r1.561538461538461 G
r1.507692307692307 T
r1.453846153846154 S
r1.4 R
r1.346153846153846 Q
r1.292307692307692 P
r1.238461538461539 O
r5.6 )
r5.6 /
r5.6 6
r5.6 <
r5.6 @
r5.6 E
#140000000
0$
04
r0.7298076923076923 ,
r0.7298076923076923 2
r0.7298076923076923 9
r0.7298076923076923 >
r0.7298076923076923 F
r1.205769230769231 V
r1.174038461538462 U
r1.142307692307692 N
r1.110576923076923 M
r1.078846153846154 L
r1.047115384615385 K
r1.015384615384615 J
r0.9836538461538461 I
r0.9519230769230769 H
r0.9201923076923076 G
r0.8884615384615384 T
r0.8567307692307692 S
r0.825 R
r0.7932692307692307 Q
r0.7615384615384615 P
r0.7298076923076923 O
r3.3 )
r3.3 /
r3.3 6
r3.3 <
r3.3 @
r3.3 E
#220000000
