Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 25 23:09:19 2022
| Host         : Alexis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (4256)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4256)
---------------------------------
 There are 4256 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.189        0.000                      0                12104        0.012        0.000                      0                12104        2.000        0.000                       0                  4570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
clk_fpga_0                                                     {0.000 10.000}       20.000          50.000          
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clk_pin                                                    {0.000 4.000}        8.000           125.000         
  clk_out1_main_design_clk_wiz_1_0_1                           {0.000 5.000}        10.000          100.000         
  clk_out2_main_design_clk_wiz_1_0_1                           {0.000 25.000}       50.000          20.000          
  clkfbout_main_design_clk_wiz_1_0_1                           {0.000 4.000}        8.000           125.000         
sys_clock                                                      {0.000 4.000}        8.000           125.000         
  clk_out1_main_design_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clk_out2_main_design_clk_wiz_1_0                             {0.000 25.000}       50.000          20.000          
  clkfbout_main_design_clk_wiz_1_0                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.086        0.000                      0                  271        0.114        0.000                      0                  271       15.686        0.000                       0                   266  
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.742        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_1_0_1                                 0.189        0.000                      0                11379        0.084        0.000                      0                11379        3.750        0.000                       0                  4089  
  clk_out2_main_design_clk_wiz_1_0_1                                45.195        0.000                      0                  211        0.131        0.000                      0                  211       24.020        0.000                       0                   170  
  clkfbout_main_design_clk_wiz_1_0_1                                                                                                                                                                             5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_1_0                                   0.189        0.000                      0                11379        0.084        0.000                      0                11379        3.750        0.000                       0                  4089  
  clk_out2_main_design_clk_wiz_1_0                                  45.193        0.000                      0                  211        0.131        0.000                      0                  211       24.020        0.000                       0                   170  
  clkfbout_main_design_clk_wiz_1_0                                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0_1        3.607        0.000                      0                  298        0.210        0.000                      0                  298  
clk_out1_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        0.189        0.000                      0                11379        0.012        0.000                      0                11379  
clk_out2_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        3.605        0.000                      0                  298        0.208        0.000                      0                  298  
clk_out2_main_design_clk_wiz_1_0    clk_out2_main_design_clk_wiz_1_0_1       45.193        0.000                      0                  211        0.038        0.000                      0                  211  
clk_out1_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          0.189        0.000                      0                11379        0.012        0.000                      0                11379  
clk_out2_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          3.607        0.000                      0                  298        0.210        0.000                      0                  298  
clk_out2_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0          3.605        0.000                      0                  298        0.208        0.000                      0                  298  
clk_out2_main_design_clk_wiz_1_0_1  clk_out2_main_design_clk_wiz_1_0         45.193        0.000                      0                  211        0.038        0.000                      0                  211  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.462ns  (logic 0.707ns (20.422%)  route 2.755ns (79.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 36.432 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.549    23.597    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/I0
    Routing       SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.124    23.721 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                                       net (fo=1, routed)           0.000    23.721    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    Routing       SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.776    
                  SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.031    36.807    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         36.807    
                                       arrival time                         -23.721    
  ---------------------------------------------------------------------------------
                                       slack                                 13.086    

Slack (MET) :             13.101ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.491ns  (logic 0.736ns (21.083%)  route 2.755ns (78.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 36.432 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.549    23.597    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/I0
    Routing       SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.153    23.750 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                                       net (fo=1, routed)           0.000    23.750    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    Routing       SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.776    
                  SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.075    36.851    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         36.851    
                                       arrival time                         -23.750    
  ---------------------------------------------------------------------------------
                                       slack                                 13.101    

Slack (MET) :             13.130ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.416ns  (logic 0.707ns (20.695%)  route 2.709ns (79.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 36.432 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.503    23.552    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y36                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/I0
    Routing       SLICE_X14Y36         LUT4 (Prop_lut4_I0_O)        0.124    23.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                                       net (fo=1, routed)           0.000    23.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    Routing       SLICE_X14Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.776    
                  SLICE_X14Y36         FDRE (Setup_fdre_C_D)        0.029    36.805    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         36.805    
                                       arrival time                         -23.676    
  ---------------------------------------------------------------------------------
                                       slack                                 13.130    

Slack (MET) :             13.150ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.442ns  (logic 0.733ns (21.294%)  route 2.709ns (78.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 36.432 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.503    23.552    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y36                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/I0
    Routing       SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.150    23.702 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                                       net (fo=1, routed)           0.000    23.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    Routing       SLICE_X14Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.776    
                  SLICE_X14Y36         FDRE (Setup_fdre_C_D)        0.075    36.851    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         36.851    
                                       arrival time                         -23.702    
  ---------------------------------------------------------------------------------
                                       slack                                 13.150    

Slack (MET) :             13.605ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.718ns (25.566%)  route 2.090ns (74.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 19.818 - 16.667 ) 
    Source Clock Delay      (SCD):    3.547ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767     1.767    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.868 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679     3.547    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X7Y39          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419     3.966 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                                       net (fo=3, routed)           1.447     5.412    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    Placement     SLICE_X6Y38                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/I1
    Placement     SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.299     5.711 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                                       net (fo=1, routed)           0.644     6.355    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    Placement     SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    18.178    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.269 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.548    19.818    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                                       clock pessimism              0.380    20.197    
                                       clock uncertainty           -0.035    20.162    
                  SLICE_X5Y38          FDRE (Setup_fdre_C_CE)      -0.202    19.960    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                         19.960    
                                       arrival time                          -6.355    
  ---------------------------------------------------------------------------------
                                       slack                                 13.605    

Slack (MET) :             13.726ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.889ns  (logic 0.729ns (25.233%)  route 2.160ns (74.767%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.954    23.002    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X8Y36                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/I0
    Routing       SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.146    23.148 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                                       net (fo=1, routed)           0.000    23.148    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    Routing       SLICE_X8Y36          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.502    36.438    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X8Y36          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                                       clock pessimism              0.380    36.818    
                                       clock uncertainty           -0.035    36.782    
                  SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.092    36.874    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         36.874    
                                       arrival time                         -23.148    
  ---------------------------------------------------------------------------------
                                       slack                                 13.726    

Slack (MET) :             13.751ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.803ns  (logic 0.707ns (25.225%)  route 2.096ns (74.775%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.889    22.938    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X13Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/I0
    Routing       SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124    23.062 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                                       net (fo=1, routed)           0.000    23.062    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    Routing       SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.502    36.438    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                                       clock pessimism              0.380    36.818    
                                       clock uncertainty           -0.035    36.782    
                  SLICE_X13Y35         FDRE (Setup_fdre_C_D)        0.031    36.813    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         36.813    
                                       arrival time                         -23.062    
  ---------------------------------------------------------------------------------
                                       slack                                 13.751    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.799ns  (logic 0.707ns (25.261%)  route 2.092ns (74.738%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.885    22.934    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X13Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/I0
    Routing       SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124    23.058 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                                       net (fo=1, routed)           0.000    23.058    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    Routing       SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.502    36.438    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                                       clock pessimism              0.380    36.818    
                                       clock uncertainty           -0.035    36.782    
                  SLICE_X13Y35         FDRE (Setup_fdre_C_D)        0.029    36.811    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         36.811    
                                       arrival time                         -23.058    
  ---------------------------------------------------------------------------------
                                       slack                                 13.753    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.793ns  (logic 0.701ns (25.101%)  route 2.092ns (74.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.206    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X9Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.885    22.934    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X13Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/I0
    Routing       SLICE_X13Y35         LUT5 (Prop_lut5_I0_O)        0.118    23.052 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                                       net (fo=1, routed)           0.000    23.052    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    Routing       SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.502    36.438    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                                       clock pessimism              0.380    36.818    
                                       clock uncertainty           -0.035    36.782    
                  SLICE_X13Y35         FDRE (Setup_fdre_C_D)        0.075    36.857    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         36.857    
                                       arrival time                         -23.052    
  ---------------------------------------------------------------------------------
                                       slack                                 13.805    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.900ns  (logic 0.707ns (37.217%)  route 1.193ns (62.783%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.593ns = ( 20.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.725    20.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X5Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459    20.718 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           1.027    21.745    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    Routing       SLICE_X7Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/I4
    Routing       SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    21.869 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                                       net (fo=2, routed)           0.166    22.035    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    Routing       SLICE_X7Y37                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/I1
    Routing       SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    22.159 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                                       net (fo=1, routed)           0.000    22.159    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    Routing       SLICE_X7Y37          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.502    36.438    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X7Y37          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                                       clock pessimism              0.380    36.818    
                                       clock uncertainty           -0.035    36.782    
                  SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.029    36.811    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.811    
                                       arrival time                         -22.159    
  ---------------------------------------------------------------------------------
                                       slack                                 14.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.346ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.584     1.313    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X3Y41          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.454 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                                       net (fo=1, routed)           0.115     1.570    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    Routing       SLICE_X0Y41          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.850     1.693    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X0Y41          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                                       clock pessimism             -0.346     1.346    
                  SLICE_X0Y41          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.109     1.455    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  ---------------------------------------------------------------------------------
                                       required time                         -1.455    
                                       arrival time                           1.570    
  ---------------------------------------------------------------------------------
                                       slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.381ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.582     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y41          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                                       net (fo=1, routed)           0.056     1.508    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    Routing       SLICE_X1Y41          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.850     1.693    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y41          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                                       clock pessimism             -0.381     1.311    
                  SLICE_X1Y41          FDPE (Hold_fdpe_C_D)         0.075     1.386    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -1.386    
                                       arrival time                           1.508    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.346ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.582     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y41          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                                       net (fo=1, routed)           0.117     1.569    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    Routing       SLICE_X3Y41          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.852     1.695    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X3Y41          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                                       clock pessimism             -0.346     1.348    
                  SLICE_X3Y41          FDPE (Hold_fdpe_C_D)         0.070     1.418    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.418    
                                       arrival time                           1.569    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.368ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.564     1.293    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/Q
                                       net (fo=5, routed)           0.114     1.549    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[3]
    Routing       SLICE_X10Y39                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[2]_i_1/I5
    Routing       SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.594 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[2]_i_1/O
                                       net (fo=1, routed)           0.000     1.594    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[2]
    Routing       SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.832     1.675    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
                                       clock pessimism             -0.368     1.306    
                  SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.121     1.427    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.427    
                                       arrival time                           1.594    
  ---------------------------------------------------------------------------------
                                       slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.368ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.582     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y41          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.439 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                                       net (fo=1, routed)           0.117     1.556    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    Routing       SLICE_X0Y41          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.850     1.693    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X0Y41          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                                       clock pessimism             -0.368     1.324    
                  SLICE_X0Y41          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.063     1.387    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  ---------------------------------------------------------------------------------
                                       required time                         -1.387    
                                       arrival time                           1.556    
  ---------------------------------------------------------------------------------
                                       slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.365ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.562     1.291    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
                  SLICE_X13Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                                       net (fo=1, routed)           0.110     1.542    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    Routing       SLICE_X13Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.829     1.672    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X13Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                                       clock pessimism             -0.365     1.306    
                  SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.066     1.372    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -1.372    
                                       arrival time                           1.542    
  ---------------------------------------------------------------------------------
                                       slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.610%)  route 0.117ns (45.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.365ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.581     1.310    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X2Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     1.451 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                                       net (fo=3, routed)           0.117     1.569    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    Routing       SLICE_X5Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.848     1.691    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X5Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                                       clock pessimism             -0.365     1.325    
                  SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.070     1.395    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -1.395    
                                       arrival time                           1.569    
  ---------------------------------------------------------------------------------
                                       slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.365ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.573     1.302    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X5Y26          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.443 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                                       net (fo=2, routed)           0.120     1.563    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    Routing       SLICE_X5Y25          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.837     1.680    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X5Y25          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                                       clock pessimism             -0.365     1.314    
                  SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.075     1.389    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.389    
                                       arrival time                           1.563    
  ---------------------------------------------------------------------------------
                                       slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.367ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.559     1.288    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                                       net (fo=2, routed)           0.118     1.547    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    Routing       SLICE_X15Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.826     1.669    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X15Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                                       clock pessimism             -0.367     1.301    
                  SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.070     1.371    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         -1.371    
                                       arrival time                           1.547    
  ---------------------------------------------------------------------------------
                                       slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.907%)  route 0.105ns (36.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.365ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.583     1.312    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X3Y39          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.453 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                                       net (fo=9, routed)           0.105     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]_0
    Routing       SLICE_X5Y39                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/I0
    Routing       SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.603 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                                       net (fo=1, routed)           0.000     1.603    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    Routing       SLICE_X5Y39          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.851     1.694    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X5Y39          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
                                       clock pessimism             -0.365     1.328    
                  SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.092     1.420    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.420    
                                       arrival time                           1.603    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X5Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X6Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X6Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X6Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X6Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X6Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X6Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X5Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X5Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X0Y41    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X0Y41    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X0Y41    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y37    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X0Y41    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X0Y41    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.368ns  (logic 1.154ns (18.121%)  route 5.214ns (81.879%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 36.287 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.932    26.466    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X11Y30         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.496    36.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X11Y30         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                                       clock pessimism              0.364    36.650    
                                       clock uncertainty           -0.035    36.615    
                  SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.407    36.208    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         36.208    
                                       arrival time                         -26.466    
  ---------------------------------------------------------------------------------
                                       slack                                  9.742    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.350ns  (logic 1.154ns (18.174%)  route 5.196ns (81.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 36.282 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.913    26.447    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X7Y26          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.491    36.282    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X7Y26          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                                       clock pessimism              0.364    36.645    
                                       clock uncertainty           -0.035    36.610    
                  SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.407    36.203    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         36.203    
                                       arrival time                         -26.447    
  ---------------------------------------------------------------------------------
                                       slack                                  9.755    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.110ns  (logic 1.154ns (18.886%)  route 4.956ns (81.114%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 36.327 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.674    26.208    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X3Y26          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.536    36.327    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X3Y26          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                                       clock pessimism              0.401    36.727    
                                       clock uncertainty           -0.035    36.692    
                  SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.407    36.285    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         36.285    
                                       arrival time                         -26.208    
  ---------------------------------------------------------------------------------
                                       slack                                 10.077    

Slack (MET) :             10.218ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.970ns  (logic 1.154ns (19.329%)  route 4.816ns (80.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 36.328 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.534    26.068    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X3Y27          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.537    36.328    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X3Y27          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                                       clock pessimism              0.401    36.728    
                                       clock uncertainty           -0.035    36.693    
                  SLICE_X3Y27          FDCE (Setup_fdce_C_CE)      -0.407    36.286    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.286    
                                       arrival time                         -26.068    
  ---------------------------------------------------------------------------------
                                       slack                                 10.218    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.807ns  (logic 1.154ns (19.872%)  route 4.653ns (80.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 36.331 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.370    25.905    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X3Y29          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.540    36.331    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X3Y29          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                                       clock pessimism              0.401    36.731    
                                       clock uncertainty           -0.035    36.696    
                  SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.407    36.289    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.289    
                                       arrival time                         -25.905    
  ---------------------------------------------------------------------------------
                                       slack                                 10.384    

Slack (MET) :             10.696ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.499ns  (logic 1.154ns (20.987%)  route 4.345ns (79.013%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 36.335 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.062    25.596    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X3Y33          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.544    36.335    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X3Y33          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                                       clock pessimism              0.401    36.735    
                                       clock uncertainty           -0.035    36.700    
                  SLICE_X3Y33          FDCE (Setup_fdce_C_CE)      -0.407    36.293    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.293    
                                       arrival time                         -25.596    
  ---------------------------------------------------------------------------------
                                       slack                                 10.696    

Slack (MET) :             11.026ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.207ns  (logic 1.154ns (22.163%)  route 4.053ns (77.837%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 36.337 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.770    25.304    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X4Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.546    36.337    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X4Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                                       clock pessimism              0.401    36.737    
                                       clock uncertainty           -0.035    36.702    
                  SLICE_X4Y35          FDRE (Setup_fdre_C_CE)      -0.371    36.331    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         36.331    
                                       arrival time                         -25.304    
  ---------------------------------------------------------------------------------
                                       slack                                 11.026    

Slack (MET) :             11.026ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.207ns  (logic 1.154ns (22.163%)  route 4.053ns (77.837%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 36.337 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.770    25.304    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X4Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.546    36.337    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X4Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                                       clock pessimism              0.401    36.737    
                                       clock uncertainty           -0.035    36.702    
                  SLICE_X4Y35          FDRE (Setup_fdre_C_CE)      -0.371    36.331    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         36.331    
                                       arrival time                         -25.304    
  ---------------------------------------------------------------------------------
                                       slack                                 11.026    

Slack (MET) :             11.047ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.069ns  (logic 1.154ns (22.765%)  route 3.915ns (77.235%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.152    24.534 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.632    25.167    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X11Y35         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.502    36.293    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X11Y35         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                                       clock pessimism              0.364    36.656    
                                       clock uncertainty           -0.035    36.621    
                  SLICE_X11Y35         FDCE (Setup_fdce_C_CE)      -0.407    36.214    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.214    
                                       arrival time                         -25.167    
  ---------------------------------------------------------------------------------
                                       slack                                 11.047    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.022ns  (logic 1.126ns (22.423%)  route 3.896ns (77.577%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 20.098 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.725    20.098    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.524    20.622 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.587    22.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y37                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.150    22.358 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=3, routed)           0.874    23.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I1
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.328    23.560 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.822    24.382    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.124    24.506 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                                       net (fo=2, routed)           0.613    25.119    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    Routing       SLICE_X11Y37         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.503    36.294    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X11Y37         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                                       clock pessimism              0.364    36.657    
                                       clock uncertainty           -0.035    36.622    
                  SLICE_X11Y37         FDCE (Setup_fdce_C_CE)      -0.205    36.417    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         36.417    
                                       arrival time                         -25.119    
  ---------------------------------------------------------------------------------
                                       slack                                 11.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.565     1.187    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X9Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.328 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                                       net (fo=2, routed)           0.168     1.496    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    Routing       SLICE_X9Y40                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/I2
    Routing       SLICE_X9Y40          LUT3 (Prop_lut3_I2_O)        0.045     1.541 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                                       net (fo=1, routed)           0.000     1.541    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    Routing       SLICE_X9Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.833     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X9Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                                       clock pessimism             -0.371     1.187    
                  SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.091     1.278    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.278    
                                       arrival time                           1.541    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.243 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.167    18.038 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          0.175    18.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X4Y38                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/I0
    Routing       SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.045    18.259 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                                       net (fo=2, routed)           0.000    18.259    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    Routing       SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.851    18.243    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X4Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                                       clock pessimism             -0.371    17.871    
                  SLICE_X4Y38          FDCE (Hold_fdce_C_D)         0.124    17.995    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                        -17.995    
                                       arrival time                          18.259    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.565     1.187    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.351 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                                       net (fo=2, routed)           0.175     1.526    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    Routing       SLICE_X8Y40                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/I5
    Routing       SLICE_X8Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.571 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                                       net (fo=1, routed)           0.000     1.571    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    Routing       SLICE_X8Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.833     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                                       clock pessimism             -0.371     1.187    
                  SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.120     1.307    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.307    
                                       arrival time                           1.571    
  ---------------------------------------------------------------------------------
                                       slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.565     1.187    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.351 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                                       net (fo=2, routed)           0.233     1.584    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    Routing       SLICE_X8Y40                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/I5
    Routing       SLICE_X8Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.629 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                                       net (fo=1, routed)           0.000     1.629    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    Routing       SLICE_X8Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.833     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y40          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                                       clock pessimism             -0.371     1.187    
                  SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121     1.308    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.308    
                                       arrival time                           1.629    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.709ns  (logic 0.191ns (26.945%)  route 0.518ns (73.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X2Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.146    18.017 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.206    18.223    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X2Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.045    18.268 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.312    18.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X8Y38          FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.580    
  ---------------------------------------------------------------------------------
                                       slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.709ns  (logic 0.191ns (26.945%)  route 0.518ns (73.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X2Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.146    18.017 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.206    18.223    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X2Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.045    18.268 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.312    18.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X8Y38          FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.580    
  ---------------------------------------------------------------------------------
                                       slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.709ns  (logic 0.191ns (26.945%)  route 0.518ns (73.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X2Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.146    18.017 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.206    18.223    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X2Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.045    18.268 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.312    18.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X8Y38          FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.580    
  ---------------------------------------------------------------------------------
                                       slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.709ns  (logic 0.191ns (26.945%)  route 0.518ns (73.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X2Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.146    18.017 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.206    18.223    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X2Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.045    18.268 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.312    18.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X8Y38          FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.580    
  ---------------------------------------------------------------------------------
                                       slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.709ns  (logic 0.191ns (26.945%)  route 0.518ns (73.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X2Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.146    18.017 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.206    18.223    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X2Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.045    18.268 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.312    18.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X8Y38          FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.580    
  ---------------------------------------------------------------------------------
                                       slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.709ns  (logic 0.191ns (26.945%)  route 0.518ns (73.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.583    17.871    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X2Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.146    18.017 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.206    18.223    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X2Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.045    18.268 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.312    18.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X8Y38          FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.580    
  ---------------------------------------------------------------------------------
                                       slack                                  0.705    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y33    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y29    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X11Y30   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y40    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X8Y39    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X7Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X7Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X7Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.854ns (32.129%)  route 6.029ns (67.871%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.557     8.260    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.524     8.692    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.166    
                                       clock uncertainty           -0.071     9.095    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.449    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.449    
                                       arrival time                          -8.260    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 2.854ns (32.439%)  route 5.944ns (67.561%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.473     8.175    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.530     8.698    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.172    
                                       clock uncertainty           -0.071     9.101    
                  RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.455    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.455    
                                       arrival time                          -8.175    
  ---------------------------------------------------------------------------------
                                       slack                                  0.280    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.852ns (32.448%)  route 5.937ns (67.552%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.531     8.166    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.071     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.454    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.454    
                                       arrival time                          -8.166    
  ---------------------------------------------------------------------------------
                                       slack                                  0.288    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.852ns (31.981%)  route 6.066ns (68.019%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.659     8.295    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.544     8.712    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.588     9.300    
                                       clock uncertainty           -0.071     9.229    
                  RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.584    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.584    
                                       arrival time                          -8.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 2.852ns (32.342%)  route 5.966ns (67.658%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.559     8.195    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.547     8.715    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.487     9.203    
                                       clock uncertainty           -0.071     9.132    
                  RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.487    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.487    
                                       arrival time                          -8.195    
  ---------------------------------------------------------------------------------
                                       slack                                  0.292    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 2.854ns (32.553%)  route 5.913ns (67.447%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.442     8.144    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.071     9.100    
                  RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.454    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.454    
                                       arrival time                          -8.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.310    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.854ns (32.591%)  route 5.903ns (67.409%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.431     8.134    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.523     8.691    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.165    
                                       clock uncertainty           -0.071     9.094    
                  RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.448    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.448    
                                       arrival time                          -8.134    
  ---------------------------------------------------------------------------------
                                       slack                                  0.314    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.854ns (32.737%)  route 5.864ns (67.263%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.392     8.095    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.527     8.695    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.169    
                                       clock uncertainty           -0.071     9.098    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.452    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.452    
                                       arrival time                          -8.095    
  ---------------------------------------------------------------------------------
                                       slack                                  0.357    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 2.852ns (32.807%)  route 5.841ns (67.193%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.434     8.070    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.071     9.106    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.461    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.461    
                                       arrival time                          -8.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.391    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.801ns (31.767%)  route 6.016ns (68.233%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 8.694 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.662    -0.696    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X26Y28         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                                       net (fo=1, routed)           1.086     0.808    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[10]
    Routing       SLICE_X22Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I3
    Routing       SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.296     1.104 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     1.104    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X22Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X22Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.636 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.636    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X22Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.532     2.325    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X16Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.329     2.654 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.733     3.387    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X13Y31                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X13Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.639     4.150    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_valid_reg
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/I3
    Routing       SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124     4.274 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/O
                                       net (fo=1, routed)           0.000     4.274    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[1]
    Routing       SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                                    0.491     4.765 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.841     5.606    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X14Y33                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/I3
    Routing       SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.329     5.935 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/O
                                       net (fo=33, routed)          2.186     8.121    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[6]
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.526     8.694    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.168    
                                       clock uncertainty           -0.071     9.097    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                                   -0.566     8.531    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.531    
                                       arrival time                          -8.121    
  ---------------------------------------------------------------------------------
                                       slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.388ns (80.666%)  route 0.093ns (19.334%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.053    -0.010 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.010    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.503    -0.228    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.094    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.094    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.274ns (58.982%)  route 0.191ns (41.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/Q
                                       net (fo=1, routed)           0.191    -0.143    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[17]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.098    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[1]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.065    -0.033 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                                       net (fo=1, routed)           0.000    -0.033    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                                       clock pessimism              0.498    -0.232    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.127    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.127    
                                       arrival time                          -0.033    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.401ns (81.175%)  route 0.093ns (18.825%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.066     0.003 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000     0.003    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                                       clock pessimism              0.503    -0.228    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.094    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.094    
                                       arrival time                           0.003    
  ---------------------------------------------------------------------------------
                                       slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y53         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.257    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.246    -0.485    
                  SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.355    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.355    
                                       arrival time                          -0.257    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.568    -0.492    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X11Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.251    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.836    -0.727    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.247    -0.479    
                  SLICE_X10Y45         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.349    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.349    
                                       arrival time                          -0.251    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.256    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.246    -0.484    
                  SLICE_X12Y50         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.354    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.354    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X9Y48          FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.250    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.837    -0.726    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.247    -0.478    
                  SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.348    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.348    
                                       arrival time                          -0.250    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                                       net (fo=1, routed)           0.157    -0.200    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    Routing       SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/CLK
                                       clock pessimism              0.250    -0.482    
                  SLICE_X24Y44         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.183    -0.299    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.299    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.279ns (59.133%)  route 0.193ns (40.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/Q
                                       net (fo=1, routed)           0.193    -0.141    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[16]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.096 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.096    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[0]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.498    -0.232    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.127    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.127    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.312ns (66.099%)  route 0.160ns (33.901%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/Q
                                       net (fo=1, routed)           0.160    -0.190    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/I0
    Routing       SLICE_X21Y45         LUT2 (Prop_lut2_I0_O)        0.098    -0.092 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.092    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/S[2]
    Routing       SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.066    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    Routing       SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                                       clock pessimism              0.498    -0.233    
                  SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105    -0.128    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.128    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out2_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.195ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.779ns (21.054%)  route 2.921ns (78.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.124 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          1.760     1.635    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X42Y58                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Placement     SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.301     1.936 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.161     3.098    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Placement     OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.473    49.182    
                                       clock uncertainty           -0.091    49.091    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.293    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.293    
                                       arrival time                          -3.098    
  ---------------------------------------------------------------------------------
                                       slack                                 45.195    

Slack (MET) :             46.075ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.966ns (26.071%)  route 2.739ns (73.929%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.864     1.989    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.849     2.962    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     3.086    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.091    49.130    
                  SLICE_X39Y49         FDSE (Setup_fdse_C_D)        0.031    49.161    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.161    
                                       arrival time                          -3.086    
  ---------------------------------------------------------------------------------
                                       slack                                 46.075    

Slack (MET) :             46.252ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.966ns (27.391%)  route 2.561ns (72.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.869     1.994    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.665     2.783    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.907    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.091    49.130    
                  SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    49.159    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.159    
                                       arrival time                          -2.907    
  ---------------------------------------------------------------------------------
                                       slack                                 46.252    

Slack (MET) :             46.275ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.741    -0.617    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/Q
                                       net (fo=3, routed)           1.198     1.037    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_int
    Routing       SLICE_X38Y51                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I5
    Routing       SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           0.935     2.096    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.091    49.205    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.371    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.371    
                                       arrival time                          -2.096    
  ---------------------------------------------------------------------------------
                                       slack                                 46.275    

Slack (MET) :             46.275ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.842ns (24.256%)  route 2.629ns (75.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 48.731 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.467     1.284    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X38Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/I5
    Routing       SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.583 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/O
                                       net (fo=1, routed)           1.162     2.745    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2_n_0
    Routing       SLICE_X37Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/I3
    Routing       SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.869 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/O
                                       net (fo=1, routed)           0.000     2.869    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1_n_0
    Routing       SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.563    48.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
                                       clock pessimism              0.473    49.204    
                                       clock uncertainty           -0.091    49.113    
                  SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    49.144    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.144    
                                       arrival time                          -2.869    
  ---------------------------------------------------------------------------------
                                       slack                                 46.275    

Slack (MET) :             46.303ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.091    49.131    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.926    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         48.926    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.303    

Slack (MET) :             46.303ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.091    49.131    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.926    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         48.926    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.303    

Slack (MET) :             46.303ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.091    49.131    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.926    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         48.926    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.303    

Slack (MET) :             46.303ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.091    49.131    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.926    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         48.926    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.303    

Slack (MET) :             46.467ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.078ns (31.593%)  route 2.334ns (68.407%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.205     1.022    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X39Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.327     1.349 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.129     2.478    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X40Y47                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/I5
    Routing       SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.332     2.810 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/O
                                       net (fo=1, routed)           0.000     2.810    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[3]
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.588    49.337    
                                       clock uncertainty           -0.091    49.246    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.031    49.277    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         49.277    
                                       arrival time                          -2.810    
  ---------------------------------------------------------------------------------
                                       slack                                 46.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.587    -0.473    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.267    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.857    -0.706    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.473    
                  SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.398    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.398    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2
    Routing       SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.467    
                  SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.075    -0.392    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.392    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=1, routed)           0.100    -0.226    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_0
    Routing       SLICE_X38Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/I0
    Routing       SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.181    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0
    Routing       SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                                       clock pessimism              0.249    -0.451    
                  SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120    -0.331    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.331    
                                       arrival time                          -0.181    
  ---------------------------------------------------------------------------------
                                       slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.500    
                  SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.060    -0.408    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.060    -0.408    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                  SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.060    -0.432    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.432    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.595    -0.465    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    Routing       SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.864    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.465    
                  SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.405    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.405    
                                       arrival time                          -0.246    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.269    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.224 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.224    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.480    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.388    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.388    
                                       arrival time                          -0.224    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                                       net (fo=7, routed)           0.072    -0.257    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[0]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/O
                                       net (fo=1, routed)           0.000    -0.212    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0__0
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/C
                                       clock pessimism              0.247    -0.480    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.388    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.388    
                                       arrival time                          -0.212    
  ---------------------------------------------------------------------------------
                                       slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   main_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     ILOGIC_X0Y50     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     OLOGIC_X0Y62     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_1_0_1
  To Clock:  clkfbout_main_design_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   main_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.854ns (32.129%)  route 6.029ns (67.871%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.557     8.260    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.524     8.692    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.166    
                                       clock uncertainty           -0.072     9.094    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.448    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.448    
                                       arrival time                          -8.260    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 2.854ns (32.439%)  route 5.944ns (67.561%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.473     8.175    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.530     8.698    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.172    
                                       clock uncertainty           -0.072     9.100    
                  RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.454    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.454    
                                       arrival time                          -8.175    
  ---------------------------------------------------------------------------------
                                       slack                                  0.279    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.852ns (32.448%)  route 5.937ns (67.552%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.531     8.166    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.072     9.098    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.453    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.453    
                                       arrival time                          -8.166    
  ---------------------------------------------------------------------------------
                                       slack                                  0.287    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.852ns (31.981%)  route 6.066ns (68.019%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.659     8.295    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.544     8.712    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.588     9.300    
                                       clock uncertainty           -0.072     9.229    
                  RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.584    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.584    
                                       arrival time                          -8.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.289    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 2.852ns (32.342%)  route 5.966ns (67.658%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.559     8.195    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.547     8.715    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.487     9.203    
                                       clock uncertainty           -0.072     9.131    
                  RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.486    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.486    
                                       arrival time                          -8.195    
  ---------------------------------------------------------------------------------
                                       slack                                  0.291    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 2.854ns (32.553%)  route 5.913ns (67.447%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.442     8.144    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.453    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.453    
                                       arrival time                          -8.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.309    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.854ns (32.591%)  route 5.903ns (67.409%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.431     8.134    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.523     8.691    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.165    
                                       clock uncertainty           -0.072     9.093    
                  RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.447    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.447    
                                       arrival time                          -8.134    
  ---------------------------------------------------------------------------------
                                       slack                                  0.314    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.854ns (32.737%)  route 5.864ns (67.263%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.392     8.095    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.527     8.695    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.169    
                                       clock uncertainty           -0.072     9.097    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.451    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.451    
                                       arrival time                          -8.095    
  ---------------------------------------------------------------------------------
                                       slack                                  0.357    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 2.852ns (32.807%)  route 5.841ns (67.193%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.434     8.070    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.460    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.460    
                                       arrival time                          -8.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.390    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.801ns (31.767%)  route 6.016ns (68.233%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 8.694 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.662    -0.696    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X26Y28         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                                       net (fo=1, routed)           1.086     0.808    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[10]
    Routing       SLICE_X22Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I3
    Routing       SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.296     1.104 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     1.104    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X22Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X22Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.636 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.636    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X22Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.532     2.325    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X16Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.329     2.654 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.733     3.387    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X13Y31                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X13Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.639     4.150    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_valid_reg
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/I3
    Routing       SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124     4.274 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/O
                                       net (fo=1, routed)           0.000     4.274    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[1]
    Routing       SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                                    0.491     4.765 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.841     5.606    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X14Y33                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/I3
    Routing       SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.329     5.935 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/O
                                       net (fo=33, routed)          2.186     8.121    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[6]
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.526     8.694    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.168    
                                       clock uncertainty           -0.072     9.096    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                                   -0.566     8.530    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.530    
                                       arrival time                          -8.121    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.388ns (80.666%)  route 0.093ns (19.334%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.053    -0.010 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.010    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.503    -0.228    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.094    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.094    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.274ns (58.982%)  route 0.191ns (41.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/Q
                                       net (fo=1, routed)           0.191    -0.143    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[17]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.098    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[1]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.065    -0.033 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                                       net (fo=1, routed)           0.000    -0.033    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                                       clock pessimism              0.498    -0.232    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.127    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.127    
                                       arrival time                          -0.033    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.401ns (81.175%)  route 0.093ns (18.825%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.066     0.003 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000     0.003    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                                       clock pessimism              0.503    -0.228    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.094    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.094    
                                       arrival time                           0.003    
  ---------------------------------------------------------------------------------
                                       slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y53         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.257    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.246    -0.485    
                  SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.355    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.355    
                                       arrival time                          -0.257    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.568    -0.492    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X11Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.251    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.836    -0.727    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.247    -0.479    
                  SLICE_X10Y45         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.349    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.349    
                                       arrival time                          -0.251    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.256    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.246    -0.484    
                  SLICE_X12Y50         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.354    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.354    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X9Y48          FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.250    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.837    -0.726    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.247    -0.478    
                  SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.348    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.348    
                                       arrival time                          -0.250    
  ---------------------------------------------------------------------------------
                                       slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                                       net (fo=1, routed)           0.157    -0.200    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    Routing       SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/CLK
                                       clock pessimism              0.250    -0.482    
                  SLICE_X24Y44         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.183    -0.299    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.299    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.279ns (59.133%)  route 0.193ns (40.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/Q
                                       net (fo=1, routed)           0.193    -0.141    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[16]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.096 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.096    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[0]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.498    -0.232    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.127    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.127    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.312ns (66.099%)  route 0.160ns (33.901%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/Q
                                       net (fo=1, routed)           0.160    -0.190    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/I0
    Routing       SLICE_X21Y45         LUT2 (Prop_lut2_I0_O)        0.098    -0.092 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.092    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/S[2]
    Routing       SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.066    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    Routing       SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                                       clock pessimism              0.498    -0.233    
                  SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105    -0.128    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.128    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out2_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       45.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.193ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.779ns (21.054%)  route 2.921ns (78.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.124 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          1.760     1.635    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X42Y58                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Placement     SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.301     1.936 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.161     3.098    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Placement     OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.473    49.182    
                                       clock uncertainty           -0.093    49.089    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.291    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.291    
                                       arrival time                          -3.098    
  ---------------------------------------------------------------------------------
                                       slack                                 45.193    

Slack (MET) :             46.073ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.966ns (26.071%)  route 2.739ns (73.929%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.864     1.989    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.849     2.962    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     3.086    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.093    49.128    
                  SLICE_X39Y49         FDSE (Setup_fdse_C_D)        0.031    49.159    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.159    
                                       arrival time                          -3.086    
  ---------------------------------------------------------------------------------
                                       slack                                 46.073    

Slack (MET) :             46.249ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.966ns (27.391%)  route 2.561ns (72.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.869     1.994    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.665     2.783    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.907    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.093    49.128    
                  SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    49.157    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.157    
                                       arrival time                          -2.907    
  ---------------------------------------------------------------------------------
                                       slack                                 46.249    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.741    -0.617    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/Q
                                       net (fo=3, routed)           1.198     1.037    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_int
    Routing       SLICE_X38Y51                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I5
    Routing       SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           0.935     2.096    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.369    
                                       arrival time                          -2.096    
  ---------------------------------------------------------------------------------
                                       slack                                 46.272    

Slack (MET) :             46.273ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.842ns (24.256%)  route 2.629ns (75.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 48.731 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.467     1.284    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X38Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/I5
    Routing       SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.583 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/O
                                       net (fo=1, routed)           1.162     2.745    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2_n_0
    Routing       SLICE_X37Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/I3
    Routing       SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.869 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/O
                                       net (fo=1, routed)           0.000     2.869    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1_n_0
    Routing       SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.563    48.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
                                       clock pessimism              0.473    49.204    
                                       clock uncertainty           -0.093    49.111    
                  SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    49.142    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.142    
                                       arrival time                          -2.869    
  ---------------------------------------------------------------------------------
                                       slack                                 46.273    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.464ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.078ns (31.593%)  route 2.334ns (68.407%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.205     1.022    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X39Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.327     1.349 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.129     2.478    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X40Y47                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/I5
    Routing       SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.332     2.810 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/O
                                       net (fo=1, routed)           0.000     2.810    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[3]
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.588    49.337    
                                       clock uncertainty           -0.093    49.243    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.031    49.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         49.274    
                                       arrival time                          -2.810    
  ---------------------------------------------------------------------------------
                                       slack                                 46.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.587    -0.473    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.267    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.857    -0.706    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.473    
                  SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.398    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.398    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2
    Routing       SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.467    
                  SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.075    -0.392    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.392    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=1, routed)           0.100    -0.226    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_0
    Routing       SLICE_X38Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/I0
    Routing       SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.181    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0
    Routing       SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                                       clock pessimism              0.249    -0.451    
                  SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120    -0.331    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.331    
                                       arrival time                          -0.181    
  ---------------------------------------------------------------------------------
                                       slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.500    
                  SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.060    -0.408    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.060    -0.408    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                  SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.060    -0.432    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.432    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.595    -0.465    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    Routing       SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.864    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.465    
                  SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.405    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.405    
                                       arrival time                          -0.246    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.269    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.224 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.224    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.480    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.388    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.388    
                                       arrival time                          -0.224    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                                       net (fo=7, routed)           0.072    -0.257    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[0]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/O
                                       net (fo=1, routed)           0.000    -0.212    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0__0
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/C
                                       clock pessimism              0.247    -0.480    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.388    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.388    
                                       arrival time                          -0.212    
  ---------------------------------------------------------------------------------
                                       slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   main_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     ILOGIC_X0Y50     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     OLOGIC_X0Y62     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y44      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y40     main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_1_0
  To Clock:  clkfbout_main_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   main_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.524     8.238    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.238    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.607    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X32Y42         FDSE (Setup_fdse_C_S)       -0.524     8.238    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.238    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.607    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429     8.333    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.333    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.702    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X33Y42         FDSE (Setup_fdse_C_S)       -0.429     8.333    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.333    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.702    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.580ns (10.328%)  route 5.036ns (89.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          2.114     4.939    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    Routing       SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X32Y41         FDRE (Setup_fdre_C_D)       -0.016     8.746    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.746    
                                       arrival time                          -4.939    
  ---------------------------------------------------------------------------------
                                       slack                                  3.807    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.371%)  route 3.926ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          1.457     1.237    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.150     1.387 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         2.469     3.856    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.486     8.654    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                                       clock pessimism              0.303     8.957    
                                       clock uncertainty           -0.211     8.745    
                  SLICE_X21Y54         FDRE (Setup_fdre_C_R)       -0.653     8.092    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                          8.092    
                                       arrival time                          -3.856    
  ---------------------------------------------------------------------------------
                                       slack                                  4.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.787%)  route 0.668ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.668     0.315    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X24Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.360    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.211     0.030    
                  SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     0.150    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.150    
                                       arrival time                           0.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.312%)  route 0.673ns (82.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.673     0.321    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.070     0.102    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.102    
                                       arrival time                           0.321    
  ---------------------------------------------------------------------------------
                                       slack                                  0.219    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.187ns (19.472%)  route 0.773ns (80.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X17Y38         LUT2 (Prop_lut2_I1_O)        0.046     0.467 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.107     0.138    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.138    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.190ns (19.782%)  route 0.770ns (80.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.049     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.107     0.135    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.135    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.447%)  route 0.770ns (80.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.463 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.463    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     0.120    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.120    
                                       arrival time                           0.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.388%)  route 0.773ns (80.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.466 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.466    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.091     0.122    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.122    
                                       arrival time                           0.466    
  ---------------------------------------------------------------------------------
                                       slack                                  0.344    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.890%)  route 0.799ns (81.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.799     0.446    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X29Y41                                                      f  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/I0
    Routing       SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.491 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/O
                                       net (fo=1, routed)           0.000     0.491    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1_n_0
    Routing       SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092     0.124    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.491    
  ---------------------------------------------------------------------------------
                                       slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.793%)  route 0.804ns (81.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.804     0.451    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X26Y41                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X26Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.496 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.496    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     0.123    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.373    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.040    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.040    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.040    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.040    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.854ns (32.129%)  route 6.029ns (67.871%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.557     8.260    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.524     8.692    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.166    
                                       clock uncertainty           -0.072     9.094    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.448    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.448    
                                       arrival time                          -8.260    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 2.854ns (32.439%)  route 5.944ns (67.561%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.473     8.175    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.530     8.698    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.172    
                                       clock uncertainty           -0.072     9.100    
                  RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.454    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.454    
                                       arrival time                          -8.175    
  ---------------------------------------------------------------------------------
                                       slack                                  0.279    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.852ns (32.448%)  route 5.937ns (67.552%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.531     8.166    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.072     9.098    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.453    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.453    
                                       arrival time                          -8.166    
  ---------------------------------------------------------------------------------
                                       slack                                  0.287    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.852ns (31.981%)  route 6.066ns (68.019%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.659     8.295    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.544     8.712    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.588     9.300    
                                       clock uncertainty           -0.072     9.229    
                  RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.584    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.584    
                                       arrival time                          -8.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.289    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 2.852ns (32.342%)  route 5.966ns (67.658%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.559     8.195    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.547     8.715    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.487     9.203    
                                       clock uncertainty           -0.072     9.131    
                  RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.486    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.486    
                                       arrival time                          -8.195    
  ---------------------------------------------------------------------------------
                                       slack                                  0.291    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 2.854ns (32.553%)  route 5.913ns (67.447%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.442     8.144    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.453    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.453    
                                       arrival time                          -8.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.309    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.854ns (32.591%)  route 5.903ns (67.409%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.431     8.134    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.523     8.691    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.165    
                                       clock uncertainty           -0.072     9.093    
                  RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.447    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.447    
                                       arrival time                          -8.134    
  ---------------------------------------------------------------------------------
                                       slack                                  0.314    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.854ns (32.737%)  route 5.864ns (67.263%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.392     8.095    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.527     8.695    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.169    
                                       clock uncertainty           -0.072     9.097    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.451    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.451    
                                       arrival time                          -8.095    
  ---------------------------------------------------------------------------------
                                       slack                                  0.357    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 2.852ns (32.807%)  route 5.841ns (67.193%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.434     8.070    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.460    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.460    
                                       arrival time                          -8.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.390    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.801ns (31.767%)  route 6.016ns (68.233%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 8.694 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.662    -0.696    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X26Y28         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                                       net (fo=1, routed)           1.086     0.808    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[10]
    Routing       SLICE_X22Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I3
    Routing       SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.296     1.104 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     1.104    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X22Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X22Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.636 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.636    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X22Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.532     2.325    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X16Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.329     2.654 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.733     3.387    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X13Y31                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X13Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.639     4.150    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_valid_reg
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/I3
    Routing       SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124     4.274 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/O
                                       net (fo=1, routed)           0.000     4.274    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[1]
    Routing       SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                                    0.491     4.765 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.841     5.606    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X14Y33                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/I3
    Routing       SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.329     5.935 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/O
                                       net (fo=33, routed)          2.186     8.121    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[6]
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.526     8.694    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.168    
                                       clock uncertainty           -0.072     9.096    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                                   -0.566     8.530    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.530    
                                       arrival time                          -8.121    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.388ns (80.666%)  route 0.093ns (19.334%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.053    -0.010 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.010    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.503    -0.228    
                                       clock uncertainty            0.072    -0.156    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.022    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.022    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.274ns (58.982%)  route 0.191ns (41.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/Q
                                       net (fo=1, routed)           0.191    -0.143    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[17]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.098    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[1]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.065    -0.033 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                                       net (fo=1, routed)           0.000    -0.033    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                                       clock pessimism              0.498    -0.232    
                                       clock uncertainty            0.072    -0.160    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.055    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.055    
                                       arrival time                          -0.033    
  ---------------------------------------------------------------------------------
                                       slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.401ns (81.175%)  route 0.093ns (18.825%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.066     0.003 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000     0.003    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                                       clock pessimism              0.503    -0.228    
                                       clock uncertainty            0.072    -0.156    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.022    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.022    
                                       arrival time                           0.003    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y53         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.257    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.246    -0.485    
                                       clock uncertainty            0.072    -0.414    
                  SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.284    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.284    
                                       arrival time                          -0.257    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.568    -0.492    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X11Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.251    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.836    -0.727    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.247    -0.479    
                                       clock uncertainty            0.072    -0.408    
                  SLICE_X10Y45         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.278    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.278    
                                       arrival time                          -0.251    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.256    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.246    -0.484    
                                       clock uncertainty            0.072    -0.413    
                  SLICE_X12Y50         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.283    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.283    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X9Y48          FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.250    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.837    -0.726    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.247    -0.478    
                                       clock uncertainty            0.072    -0.407    
                  SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.277    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.277    
                                       arrival time                          -0.250    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                                       net (fo=1, routed)           0.157    -0.200    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    Routing       SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/CLK
                                       clock pessimism              0.250    -0.482    
                                       clock uncertainty            0.072    -0.411    
                  SLICE_X24Y44         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.183    -0.228    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.228    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.279ns (59.133%)  route 0.193ns (40.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/Q
                                       net (fo=1, routed)           0.193    -0.141    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[16]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.096 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.096    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[0]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.498    -0.232    
                                       clock uncertainty            0.072    -0.160    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.055    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.055    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.312ns (66.099%)  route 0.160ns (33.901%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/Q
                                       net (fo=1, routed)           0.160    -0.190    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/I0
    Routing       SLICE_X21Y45         LUT2 (Prop_lut2_I0_O)        0.098    -0.092 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.092    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/S[2]
    Routing       SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.066    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    Routing       SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                                       clock pessimism              0.498    -0.233    
                                       clock uncertainty            0.072    -0.161    
                  SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105    -0.056    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.056    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.524     8.236    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.236    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X32Y42         FDSE (Setup_fdse_C_S)       -0.524     8.236    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.236    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.605    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429     8.331    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.331    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X33Y42         FDSE (Setup_fdse_C_S)       -0.429     8.331    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.331    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.700    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.580ns (10.328%)  route 5.036ns (89.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          2.114     4.939    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    Routing       SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X32Y41         FDRE (Setup_fdre_C_D)       -0.016     8.744    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.744    
                                       arrival time                          -4.939    
  ---------------------------------------------------------------------------------
                                       slack                                  3.805    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.371%)  route 3.926ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          1.457     1.237    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.150     1.387 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         2.469     3.856    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.486     8.654    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                                       clock pessimism              0.303     8.957    
                                       clock uncertainty           -0.213     8.743    
                  SLICE_X21Y54         FDRE (Setup_fdre_C_R)       -0.653     8.090    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                          8.090    
                                       arrival time                          -3.856    
  ---------------------------------------------------------------------------------
                                       slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.787%)  route 0.668ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.668     0.315    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X24Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.360    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.213     0.032    
                  SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     0.152    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.152    
                                       arrival time                           0.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.312%)  route 0.673ns (82.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.673     0.321    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.070     0.104    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.104    
                                       arrival time                           0.321    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.187ns (19.472%)  route 0.773ns (80.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X17Y38         LUT2 (Prop_lut2_I1_O)        0.046     0.467 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.107     0.140    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.140    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.190ns (19.782%)  route 0.770ns (80.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.049     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.107     0.137    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.137    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.447%)  route 0.770ns (80.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.463 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.463    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     0.122    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.122    
                                       arrival time                           0.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.388%)  route 0.773ns (80.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.466 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.466    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.091     0.124    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.466    
  ---------------------------------------------------------------------------------
                                       slack                                  0.341    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.890%)  route 0.799ns (81.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.799     0.446    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X29Y41                                                      f  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/I0
    Routing       SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.491 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/O
                                       net (fo=1, routed)           0.000     0.491    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1_n_0
    Routing       SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092     0.126    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -0.126    
                                       arrival time                           0.491    
  ---------------------------------------------------------------------------------
                                       slack                                  0.365    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.793%)  route 0.804ns (81.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.804     0.451    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X26Y41                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X26Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.496 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.496    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     0.125    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.125    
                                       arrival time                           0.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.371    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.042    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.042    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.042    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.042    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.429    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out2_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.193ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.779ns (21.054%)  route 2.921ns (78.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.124 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          1.760     1.635    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X42Y58                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Placement     SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.301     1.936 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.161     3.098    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Placement     OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.473    49.182    
                                       clock uncertainty           -0.093    49.089    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.291    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.291    
                                       arrival time                          -3.098    
  ---------------------------------------------------------------------------------
                                       slack                                 45.193    

Slack (MET) :             46.073ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.966ns (26.071%)  route 2.739ns (73.929%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.864     1.989    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.849     2.962    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     3.086    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.093    49.128    
                  SLICE_X39Y49         FDSE (Setup_fdse_C_D)        0.031    49.159    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.159    
                                       arrival time                          -3.086    
  ---------------------------------------------------------------------------------
                                       slack                                 46.073    

Slack (MET) :             46.249ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.966ns (27.391%)  route 2.561ns (72.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.869     1.994    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.665     2.783    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.907    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.093    49.128    
                  SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    49.157    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.157    
                                       arrival time                          -2.907    
  ---------------------------------------------------------------------------------
                                       slack                                 46.249    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.741    -0.617    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/Q
                                       net (fo=3, routed)           1.198     1.037    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_int
    Routing       SLICE_X38Y51                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I5
    Routing       SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           0.935     2.096    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.369    
                                       arrival time                          -2.096    
  ---------------------------------------------------------------------------------
                                       slack                                 46.272    

Slack (MET) :             46.273ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.842ns (24.256%)  route 2.629ns (75.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 48.731 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.467     1.284    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X38Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/I5
    Routing       SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.583 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/O
                                       net (fo=1, routed)           1.162     2.745    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2_n_0
    Routing       SLICE_X37Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/I3
    Routing       SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.869 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/O
                                       net (fo=1, routed)           0.000     2.869    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1_n_0
    Routing       SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.563    48.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
                                       clock pessimism              0.473    49.204    
                                       clock uncertainty           -0.093    49.111    
                  SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    49.142    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.142    
                                       arrival time                          -2.869    
  ---------------------------------------------------------------------------------
                                       slack                                 46.273    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.464ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.078ns (31.593%)  route 2.334ns (68.407%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.205     1.022    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X39Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.327     1.349 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.129     2.478    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X40Y47                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/I5
    Routing       SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.332     2.810 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/O
                                       net (fo=1, routed)           0.000     2.810    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[3]
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.588    49.337    
                                       clock uncertainty           -0.093    49.243    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.031    49.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         49.274    
                                       arrival time                          -2.810    
  ---------------------------------------------------------------------------------
                                       slack                                 46.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.587    -0.473    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.267    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.857    -0.706    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.473    
                                       clock uncertainty            0.093    -0.380    
                  SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.305    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.305    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2
    Routing       SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.467    
                                       clock uncertainty            0.093    -0.374    
                  SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.075    -0.299    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.299    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=1, routed)           0.100    -0.226    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_0
    Routing       SLICE_X38Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/I0
    Routing       SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.181    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0
    Routing       SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                                       clock pessimism              0.249    -0.451    
                                       clock uncertainty            0.093    -0.358    
                  SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120    -0.238    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.238    
                                       arrival time                          -0.181    
  ---------------------------------------------------------------------------------
                                       slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.093    -0.375    
                  SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.060    -0.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.093    -0.375    
                  SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.060    -0.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                                       clock uncertainty            0.093    -0.399    
                  SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.060    -0.339    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.595    -0.465    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    Routing       SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.864    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.465    
                                       clock uncertainty            0.093    -0.372    
                  SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.312    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.312    
                                       arrival time                          -0.246    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.269    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.224 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.224    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.480    
                                       clock uncertainty            0.093    -0.387    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.295    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.295    
                                       arrival time                          -0.224    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                                       net (fo=7, routed)           0.072    -0.257    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[0]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/O
                                       net (fo=1, routed)           0.000    -0.212    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0__0
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/C
                                       clock pessimism              0.247    -0.480    
                                       clock uncertainty            0.093    -0.387    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.295    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.295    
                                       arrival time                          -0.212    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.854ns (32.129%)  route 6.029ns (67.871%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.557     8.260    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.524     8.692    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.166    
                                       clock uncertainty           -0.072     9.094    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.448    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.448    
                                       arrival time                          -8.260    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 2.854ns (32.439%)  route 5.944ns (67.561%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.473     8.175    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.530     8.698    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.172    
                                       clock uncertainty           -0.072     9.100    
                  RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.454    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.454    
                                       arrival time                          -8.175    
  ---------------------------------------------------------------------------------
                                       slack                                  0.279    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.852ns (32.448%)  route 5.937ns (67.552%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.531     8.166    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.072     9.098    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.453    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.453    
                                       arrival time                          -8.166    
  ---------------------------------------------------------------------------------
                                       slack                                  0.287    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.852ns (31.981%)  route 6.066ns (68.019%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.659     8.295    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.544     8.712    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.588     9.300    
                                       clock uncertainty           -0.072     9.229    
                  RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.584    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.584    
                                       arrival time                          -8.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.289    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 2.852ns (32.342%)  route 5.966ns (67.658%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.559     8.195    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.547     8.715    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.487     9.203    
                                       clock uncertainty           -0.072     9.131    
                  RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.486    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.486    
                                       arrival time                          -8.195    
  ---------------------------------------------------------------------------------
                                       slack                                  0.291    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 2.854ns (32.553%)  route 5.913ns (67.447%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.442     8.144    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.453    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.453    
                                       arrival time                          -8.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.309    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.854ns (32.591%)  route 5.903ns (67.409%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.431     8.134    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.523     8.691    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.165    
                                       clock uncertainty           -0.072     9.093    
                  RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.447    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.447    
                                       arrival time                          -8.134    
  ---------------------------------------------------------------------------------
                                       slack                                  0.314    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.854ns (32.737%)  route 5.864ns (67.263%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.908     6.582    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X23Y38                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/I1
    Routing       SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.120     6.702 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                                       net (fo=10, routed)          1.392     8.095    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.527     8.695    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.169    
                                       clock uncertainty           -0.072     9.097    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.646     8.451    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.451    
                                       arrival time                          -8.095    
  ---------------------------------------------------------------------------------
                                       slack                                  0.357    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 2.852ns (32.807%)  route 5.841ns (67.193%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.735    -0.623    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X37Y24         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/Q
                                       net (fo=6, routed)           1.117     0.950    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/D[1]
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.074 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64/O
                                       net (fo=1, routed)           0.000     1.074    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_i_64_n_0
    Routing       SLICE_X34Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/S[1]
    Routing       SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     1.607 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40/CO[3]
                                       net (fo=1, routed)           0.000     1.607    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_40_n_0
    Routing       SLICE_X34Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CI
    Routing       SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22/CO[3]
                                       net (fo=1, routed)           0.000     1.724    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_22_n_0
    Routing       SLICE_X34Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CI
    Routing       SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.841 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.841    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_4_n_0
    Routing       SLICE_X34Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CI
    Routing       SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     1.958 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_i_reg_i_2/CO[3]
                                       net (fo=5, routed)           0.927     2.885    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]_0[0]
    Routing       SLICE_X32Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/I4
    Placement     SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.009 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                                       net (fo=10, routed)          0.749     3.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_Exception_Taken
    Placement     SLICE_X25Y30                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/I2
    Routing       SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.883 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__54/O
                                       net (fo=5, routed)           0.289     4.172    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    Routing       SLICE_X25Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/I2
    Routing       SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.296 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__64/O
                                       net (fo=1, routed)           0.481     4.776    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    Routing       SLICE_X24Y29                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/SRI
    Routing       SLICE_X24Y29         AND2B1L (Prop_and2b1l_SRI_O)
                                                                    0.898     5.674 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                                       net (fo=5, routed)           0.843     6.518    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    Routing       SLICE_X22Y37                                                      r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/I1
    Routing       SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.118     6.636 r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                                       net (fo=10, routed)          1.434     8.070    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                                   -0.645     8.460    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.460    
                                       arrival time                          -8.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.390    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.801ns (31.767%)  route 6.016ns (68.233%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 8.694 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.662    -0.696    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X26Y28         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                                       net (fo=1, routed)           1.086     0.808    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[10]
    Routing       SLICE_X22Y28                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I3
    Routing       SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.296     1.104 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     1.104    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X22Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X22Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.636 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.636    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X22Y29                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.532     2.325    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X16Y30                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.329     2.654 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.733     3.387    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X13Y31                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X13Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.639     4.150    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_valid_reg
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/I3
    Routing       SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124     4.274 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_1__178/O
                                       net (fo=1, routed)           0.000     4.274    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    Routing       SLICE_X7Y33                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[1]
    Routing       SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                                    0.491     4.765 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.841     5.606    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X14Y33                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/I3
    Routing       SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.329     5.935 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[23]_INST_0/O
                                       net (fo=33, routed)          2.186     8.121    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[6]
    Routing       RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.526     8.694    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y12         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.168    
                                       clock uncertainty           -0.072     9.096    
                  RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                                   -0.566     8.530    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.530    
                                       arrival time                          -8.121    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.388ns (80.666%)  route 0.093ns (19.334%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.053    -0.010 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.010    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.503    -0.228    
                                       clock uncertainty            0.072    -0.156    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.022    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.022    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.274ns (58.982%)  route 0.191ns (41.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][17]/Q
                                       net (fo=1, routed)           0.191    -0.143    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[17]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.098    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[1]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.065    -0.033 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                                       net (fo=1, routed)           0.000    -0.033    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                                       clock pessimism              0.498    -0.232    
                                       clock uncertainty            0.072    -0.160    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.055    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.055    
                                       arrival time                          -0.033    
  ---------------------------------------------------------------------------------
                                       slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.401ns (81.175%)  route 0.093ns (18.825%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X11Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/Calcul_Moyenne/DSP_1/somme_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                                       net (fo=2, routed)           0.092    -0.258    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/I1
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.213    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    Routing       SLICE_X10Y48                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[3]
    Routing       SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.104 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000    -0.104    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    Routing       SLICE_X10Y49                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    Routing       SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040    -0.064 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                                       net (fo=1, routed)           0.001    -0.063    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    Routing       SLICE_X10Y50                                                      r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CI
    Routing       SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.066     0.003 r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000     0.003    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    Routing       SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X10Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                                       clock pessimism              0.503    -0.228    
                                       clock uncertainty            0.072    -0.156    
                  SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.022    main_design_i/Calcul_Moyenne/DSP_1/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.022    
                                       arrival time                           0.003    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y53         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.257    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y53         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.246    -0.485    
                                       clock uncertainty            0.072    -0.414    
                  SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.284    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.284    
                                       arrival time                          -0.257    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.568    -0.492    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X11Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.251    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.836    -0.727    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X10Y45         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.247    -0.479    
                                       clock uncertainty            0.072    -0.408    
                  SLICE_X10Y45         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.278    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.278    
                                       arrival time                          -0.251    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X13Y50         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                                       net (fo=1, routed)           0.113    -0.256    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    Routing       SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X12Y50         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7/CLK
                                       clock pessimism              0.246    -0.484    
                                       clock uncertainty            0.072    -0.413    
                  SLICE_X12Y50         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.283    main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][23]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.283    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.569    -0.491    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X9Y48          FDRE                                         r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                                       net (fo=1, routed)           0.113    -0.250    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    Routing       SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.837    -0.726    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X8Y48          SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7/CLK
                                       clock pessimism              0.247    -0.478    
                                       clock uncertainty            0.072    -0.407    
                  SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.130    -0.277    main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][31]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.277    
                                       arrival time                          -0.250    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                                       net (fo=1, routed)           0.157    -0.200    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    Routing       SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         SRL16E                                       r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7/CLK
                                       clock pessimism              0.250    -0.482    
                                       clock uncertainty            0.072    -0.411    
                  SLICE_X24Y44         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.183    -0.228    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][7]_srl7
  ---------------------------------------------------------------------------------
                                       required time                          0.228    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.279ns (59.133%)  route 0.193ns (40.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.563    -0.497    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][16]/Q
                                       net (fo=1, routed)           0.193    -0.141    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[16]
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/I0
    Routing       SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.096 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.096    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1_n_0
    Routing       SLICE_X21Y48                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/S[0]
    Routing       SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    Routing       SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.833    -0.730    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y48         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                                       clock pessimism              0.498    -0.232    
                                       clock uncertainty            0.072    -0.160    
                  SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105    -0.055    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.055    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.312ns (66.099%)  route 0.160ns (33.901%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.562    -0.498    main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
                  SLICE_X24Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][6]/Q
                                       net (fo=1, routed)           0.160    -0.190    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/I0
    Routing       SLICE_X21Y45         LUT2 (Prop_lut2_I0_O)        0.098    -0.092 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                                       net (fo=1, routed)           0.000    -0.092    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    Routing       SLICE_X21Y45                                                      r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/S[2]
    Routing       SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.066    -0.026 r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                                       net (fo=1, routed)           0.000    -0.026    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    Routing       SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                  SLICE_X21Y45         FDRE                                         r  main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                                       clock pessimism              0.498    -0.233    
                                       clock uncertainty            0.072    -0.161    
                  SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105    -0.056    main_design_i/Calcul_Moyenne/DSP/substract/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.056    
                                       arrival time                          -0.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.524     8.238    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.238    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.607    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X32Y42         FDSE (Setup_fdse_C_S)       -0.524     8.238    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.238    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.607    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429     8.333    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.333    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.702    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X33Y42         FDSE (Setup_fdse_C_S)       -0.429     8.333    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.333    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.702    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.580ns (10.328%)  route 5.036ns (89.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          2.114     4.939    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    Routing       SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.211     8.762    
                  SLICE_X32Y41         FDRE (Setup_fdre_C_D)       -0.016     8.746    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.746    
                                       arrival time                          -4.939    
  ---------------------------------------------------------------------------------
                                       slack                                  3.807    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.211     8.837    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.408    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.408    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.036    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.371%)  route 3.926ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          1.457     1.237    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.150     1.387 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         2.469     3.856    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.486     8.654    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                                       clock pessimism              0.303     8.957    
                                       clock uncertainty           -0.211     8.745    
                  SLICE_X21Y54         FDRE (Setup_fdre_C_R)       -0.653     8.092    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                          8.092    
                                       arrival time                          -3.856    
  ---------------------------------------------------------------------------------
                                       slack                                  4.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.787%)  route 0.668ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.668     0.315    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X24Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.360    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.211     0.030    
                  SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     0.150    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.150    
                                       arrival time                           0.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.312%)  route 0.673ns (82.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.673     0.321    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.070     0.102    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.102    
                                       arrival time                           0.321    
  ---------------------------------------------------------------------------------
                                       slack                                  0.219    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.187ns (19.472%)  route 0.773ns (80.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X17Y38         LUT2 (Prop_lut2_I1_O)        0.046     0.467 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.107     0.138    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.138    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.190ns (19.782%)  route 0.770ns (80.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.049     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.107     0.135    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.135    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.447%)  route 0.770ns (80.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.463 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.463    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     0.120    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.120    
                                       arrival time                           0.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.388%)  route 0.773ns (80.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.466 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.466    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.091     0.122    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.122    
                                       arrival time                           0.466    
  ---------------------------------------------------------------------------------
                                       slack                                  0.344    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.890%)  route 0.799ns (81.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.799     0.446    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X29Y41                                                      f  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/I0
    Routing       SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.491 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/O
                                       net (fo=1, routed)           0.000     0.491    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1_n_0
    Routing       SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092     0.124    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.491    
  ---------------------------------------------------------------------------------
                                       slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.793%)  route 0.804ns (81.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.804     0.451    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X26Y41                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X26Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.496 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.496    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     0.123    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.373    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.040    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.040    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.040    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.040    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.524     8.236    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.236    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X32Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X32Y42         FDSE (Setup_fdse_C_S)       -0.524     8.236    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.236    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.605    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429     8.331    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.331    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.805     4.631    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/bus2ip_reset
    Routing       SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X33Y42         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X33Y42         FDSE (Setup_fdse_C_S)       -0.429     8.331    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.331    
                                       arrival time                          -4.631    
  ---------------------------------------------------------------------------------
                                       slack                                  3.700    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.580ns (10.328%)  route 5.036ns (89.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          2.114     4.939    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    Routing       SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.502     8.671    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X32Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                                       clock pessimism              0.303     8.973    
                                       clock uncertainty           -0.213     8.760    
                  SLICE_X32Y41         FDRE (Setup_fdre_C_D)       -0.016     8.744    main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.744    
                                       arrival time                          -4.939    
  ---------------------------------------------------------------------------------
                                       slack                                  3.805    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.580ns (11.490%)  route 4.468ns (88.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          2.922     2.701    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X36Y42                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.546     4.372    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.577     8.746    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X37Y41         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                                       clock pessimism              0.303     9.048    
                                       clock uncertainty           -0.213     8.835    
                  SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429     8.406    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.406    
                                       arrival time                          -4.372    
  ---------------------------------------------------------------------------------
                                       slack                                  4.034    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.371%)  route 3.926ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.682    -0.676    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.220 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          1.457     1.237    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.150     1.387 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         2.469     3.856    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        1.486     8.654    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y54         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                                       clock pessimism              0.303     8.957    
                                       clock uncertainty           -0.213     8.743    
                  SLICE_X21Y54         FDRE (Setup_fdre_C_R)       -0.653     8.090    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                          8.090    
                                       arrival time                          -3.856    
  ---------------------------------------------------------------------------------
                                       slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.787%)  route 0.668ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.668     0.315    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X24Y46                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X24Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.360    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X24Y46         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.213     0.032    
                  SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     0.152    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.152    
                                       arrival time                           0.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.312%)  route 0.673ns (82.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.673     0.321    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X18Y40         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.070     0.104    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.104    
                                       arrival time                           0.321    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.187ns (19.472%)  route 0.773ns (80.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X17Y38         LUT2 (Prop_lut2_I1_O)        0.046     0.467 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.107     0.140    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.140    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.190ns (19.782%)  route 0.770ns (80.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.049     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.107     0.137    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.137    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.447%)  route 0.770ns (80.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.770     0.418    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X19Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X19Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.463 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.463    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X19Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     0.122    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.122    
                                       arrival time                           0.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.388%)  route 0.773ns (80.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.773     0.421    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X17Y38                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.466 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.466    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X17Y38         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.091     0.124    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.466    
  ---------------------------------------------------------------------------------
                                       slack                                  0.341    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.890%)  route 0.799ns (81.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.799     0.446    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X29Y41                                                      f  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/I0
    Routing       SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.491 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/O
                                       net (fo=1, routed)           0.000     0.491    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1_n_0
    Routing       SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X29Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092     0.126    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -0.126    
                                       arrival time                           0.491    
  ---------------------------------------------------------------------------------
                                       slack                                  0.365    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.793%)  route 0.804ns (81.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.804     0.451    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X26Y41                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X26Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.496 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.496    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.832    -0.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X26Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     0.125    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.125    
                                       arrival time                           0.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.371    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.042    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.042    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.280%)  route 0.779ns (80.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y40         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.563     0.210    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X24Y46                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/I0
    Routing       SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i[31]_i_1/O
                                       net (fo=20, routed)          0.216     0.471    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear
    Routing       SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=4088, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X24Y47         FDRE (Hold_fdre_C_R)         0.009     0.042    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.042    
                                       arrival time                           0.471    
  ---------------------------------------------------------------------------------
                                       slack                                  0.429    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out2_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       45.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.193ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.779ns (21.054%)  route 2.921ns (78.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.124 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          1.760     1.635    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X42Y58                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Placement     SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.301     1.936 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.161     3.098    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Placement     OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.473    49.182    
                                       clock uncertainty           -0.093    49.089    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.291    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.291    
                                       arrival time                          -3.098    
  ---------------------------------------------------------------------------------
                                       slack                                 45.193    

Slack (MET) :             46.073ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.966ns (26.071%)  route 2.739ns (73.929%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.864     1.989    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.849     2.962    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     3.086    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y49         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.093    49.128    
                  SLICE_X39Y49         FDSE (Setup_fdse_C_D)        0.031    49.159    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.159    
                                       arrival time                          -3.086    
  ---------------------------------------------------------------------------------
                                       slack                                 46.073    

Slack (MET) :             46.249ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.966ns (27.391%)  route 2.561ns (72.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.027     0.827    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I0
    Routing       SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.299     1.126 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.869     1.994    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.665     2.783    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X39Y48                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.907    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.473    49.221    
                                       clock uncertainty           -0.093    49.128    
                  SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    49.157    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.157    
                                       arrival time                          -2.907    
  ---------------------------------------------------------------------------------
                                       slack                                 46.249    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.741    -0.617    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_o_int_reg/Q
                                       net (fo=3, routed)           1.198     1.037    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_int
    Routing       SLICE_X38Y51                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I5
    Routing       SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.161 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           0.935     2.096    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.369    
                                       arrival time                          -2.096    
  ---------------------------------------------------------------------------------
                                       slack                                 46.272    

Slack (MET) :             46.273ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.842ns (24.256%)  route 2.629ns (75.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 48.731 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.467     1.284    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X38Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/I5
    Routing       SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.583 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2/O
                                       net (fo=1, routed)           1.162     2.745    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_2_n_0
    Routing       SLICE_X37Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/I3
    Routing       SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.869 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1/O
                                       net (fo=1, routed)           0.000     2.869    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_i_1_n_0
    Routing       SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.563    48.731    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X37Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
                                       clock pessimism              0.473    49.204    
                                       clock uncertainty           -0.093    49.111    
                  SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    49.142    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.142    
                                       arrival time                          -2.869    
  ---------------------------------------------------------------------------------
                                       slack                                 46.273    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.718ns (22.145%)  route 2.524ns (77.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.739    -0.619    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X39Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/Q
                                       net (fo=6, routed)           1.603     1.403    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1
    Routing       SLICE_X39Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I4
    Routing       SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.299     1.702 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.921     2.623    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]/C
                                       clock pessimism              0.473    49.222    
                                       clock uncertainty           -0.093    49.129    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    48.924    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         48.924    
                                       arrival time                          -2.623    
  ---------------------------------------------------------------------------------
                                       slack                                 46.301    

Slack (MET) :             46.464ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.078ns (31.593%)  route 2.334ns (68.407%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.756    -0.602    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.183 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.205     1.022    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X39Y50                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.327     1.349 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.129     2.478    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X40Y47                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/I5
    Routing       SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.332     2.810 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/O
                                       net (fo=1, routed)           0.000     2.810    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[3]
    Routing       SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.580    48.749    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X40Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                                       clock pessimism              0.588    49.337    
                                       clock uncertainty           -0.093    49.243    
                  SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.031    49.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         49.274    
                                       arrival time                          -2.810    
  ---------------------------------------------------------------------------------
                                       slack                                 46.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.587    -0.473    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.267    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.857    -0.706    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
                  SLICE_X36Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.473    
                                       clock uncertainty            0.093    -0.380    
                  SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.305    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.305    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2
    Routing       SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
                  SLICE_X36Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.467    
                                       clock uncertainty            0.093    -0.374    
                  SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.075    -0.299    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.299    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X37Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=1, routed)           0.100    -0.226    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_0
    Routing       SLICE_X38Y49                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/I0
    Routing       SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.181    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0
    Routing       SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X38Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                                       clock pessimism              0.249    -0.451    
                                       clock uncertainty            0.093    -0.358    
                  SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120    -0.238    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.238    
                                       arrival time                          -0.181    
  ---------------------------------------------------------------------------------
                                       slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
                  SLICE_X34Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.232    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y46         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.093    -0.375    
                  SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.060    -0.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
                  SLICE_X38Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.093    -0.375    
                  SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.060    -0.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                          -0.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                                       clock uncertainty            0.093    -0.399    
                  SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.060    -0.339    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.595    -0.465    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    Routing       SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.864    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X42Y48         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.465    
                                       clock uncertainty            0.093    -0.372    
                  SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.312    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.312    
                                       arrival time                          -0.246    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.269    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.224 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.224    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.480    
                                       clock uncertainty            0.093    -0.387    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.295    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.295    
                                       arrival time                          -0.224    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.567    -0.493    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X6Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                                       net (fo=7, routed)           0.072    -0.257    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[0]
    Routing       SLICE_X7Y42                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/I1
    Routing       SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0/O
                                       net (fo=1, routed)           0.000    -0.212    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec0__0
    Routing       SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.835    -0.728    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X7Y42          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]/C
                                       clock pessimism              0.247    -0.480    
                                       clock uncertainty            0.093    -0.387    
                  SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.092    -0.295    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.295    
                                       arrival time                          -0.212    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    





