// Seed: 482814197
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri0 id_3
);
  assign id_2 = id_1;
endmodule
module module_1 (
    input logic id_0,
    output tri0 id_1,
    inout uwire id_2,
    output logic id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7
);
  initial begin
    id_1 = 1'h0;
    id_3 <= id_0;
  end
  always @(posedge id_4 or 1) id_1 = 1;
  module_0(
      id_2, id_5, id_1, id_5
  );
endmodule
