{
  "module_name": "clk-mt8192-aud.c",
  "hash_id": "0ea2426355f79e763b2cfacf83410ecb388e7a5ac5fd6c3b4630cbfbbbc6d199",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8192-aud.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/of_platform.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8192-clk.h>\n\nstatic const struct mtk_gate_regs aud0_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x0,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs aud1_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x4,\n\t.sta_ofs = 0x4,\n};\n\nstatic const struct mtk_gate_regs aud2_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x8,\n};\n\n#define GATE_AUD0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &aud0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_AUD1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &aud1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_AUD2(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &aud2_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\nstatic const struct mtk_gate aud_clks[] = {\n\t \n\tGATE_AUD0(CLK_AUD_AFE, \"aud_afe\", \"audio_sel\", 2),\n\tGATE_AUD0(CLK_AUD_22M, \"aud_22m\", \"aud_engen1_sel\", 8),\n\tGATE_AUD0(CLK_AUD_24M, \"aud_24m\", \"aud_engen2_sel\", 9),\n\tGATE_AUD0(CLK_AUD_APLL2_TUNER, \"aud_apll2_tuner\", \"aud_engen2_sel\", 18),\n\tGATE_AUD0(CLK_AUD_APLL_TUNER, \"aud_apll_tuner\", \"aud_engen1_sel\", 19),\n\tGATE_AUD0(CLK_AUD_TDM, \"aud_tdm\", \"aud_1_sel\", 20),\n\tGATE_AUD0(CLK_AUD_ADC, \"aud_adc\", \"audio_sel\", 24),\n\tGATE_AUD0(CLK_AUD_DAC, \"aud_dac\", \"audio_sel\", 25),\n\tGATE_AUD0(CLK_AUD_DAC_PREDIS, \"aud_dac_predis\", \"audio_sel\", 26),\n\tGATE_AUD0(CLK_AUD_TML, \"aud_tml\", \"audio_sel\", 27),\n\tGATE_AUD0(CLK_AUD_NLE, \"aud_nle\", \"audio_sel\", 28),\n\t \n\tGATE_AUD1(CLK_AUD_I2S1_B, \"aud_i2s1_b\", \"audio_sel\", 4),\n\tGATE_AUD1(CLK_AUD_I2S2_B, \"aud_i2s2_b\", \"audio_sel\", 5),\n\tGATE_AUD1(CLK_AUD_I2S3_B, \"aud_i2s3_b\", \"audio_sel\", 6),\n\tGATE_AUD1(CLK_AUD_I2S4_B, \"aud_i2s4_b\", \"audio_sel\", 7),\n\tGATE_AUD1(CLK_AUD_CONNSYS_I2S_ASRC, \"aud_connsys_i2s_asrc\", \"audio_sel\", 12),\n\tGATE_AUD1(CLK_AUD_GENERAL1_ASRC, \"aud_general1_asrc\", \"audio_sel\", 13),\n\tGATE_AUD1(CLK_AUD_GENERAL2_ASRC, \"aud_general2_asrc\", \"audio_sel\", 14),\n\tGATE_AUD1(CLK_AUD_DAC_HIRES, \"aud_dac_hires\", \"audio_h_sel\", 15),\n\tGATE_AUD1(CLK_AUD_ADC_HIRES, \"aud_adc_hires\", \"audio_h_sel\", 16),\n\tGATE_AUD1(CLK_AUD_ADC_HIRES_TML, \"aud_adc_hires_tml\", \"audio_h_sel\", 17),\n\tGATE_AUD1(CLK_AUD_ADDA6_ADC, \"aud_adda6_adc\", \"audio_sel\", 20),\n\tGATE_AUD1(CLK_AUD_ADDA6_ADC_HIRES, \"aud_adda6_adc_hires\", \"audio_h_sel\", 21),\n\tGATE_AUD1(CLK_AUD_3RD_DAC, \"aud_3rd_dac\", \"audio_sel\", 28),\n\tGATE_AUD1(CLK_AUD_3RD_DAC_PREDIS, \"aud_3rd_dac_predis\", \"audio_sel\", 29),\n\tGATE_AUD1(CLK_AUD_3RD_DAC_TML, \"aud_3rd_dac_tml\", \"audio_sel\", 30),\n\tGATE_AUD1(CLK_AUD_3RD_DAC_HIRES, \"aud_3rd_dac_hires\", \"audio_h_sel\", 31),\n\t \n\tGATE_AUD2(CLK_AUD_I2S5_B, \"aud_i2s5_b\", \"audio_sel\", 0),\n\tGATE_AUD2(CLK_AUD_I2S6_B, \"aud_i2s6_b\", \"audio_sel\", 1),\n\tGATE_AUD2(CLK_AUD_I2S7_B, \"aud_i2s7_b\", \"audio_sel\", 2),\n\tGATE_AUD2(CLK_AUD_I2S8_B, \"aud_i2s8_b\", \"audio_sel\", 3),\n\tGATE_AUD2(CLK_AUD_I2S9_B, \"aud_i2s9_b\", \"audio_sel\", 4),\n};\n\nstatic const struct mtk_clk_desc aud_desc = {\n\t.clks = aud_clks,\n\t.num_clks = ARRAY_SIZE(aud_clks),\n};\n\nstatic int clk_mt8192_aud_probe(struct platform_device *pdev)\n{\n\tint r;\n\n\tr = mtk_clk_simple_probe(pdev);\n\tif (r)\n\t\treturn r;\n\n\tr = devm_of_platform_populate(&pdev->dev);\n\tif (r)\n\t\tmtk_clk_simple_remove(pdev);\n\n\treturn r;\n}\n\nstatic void clk_mt8192_aud_remove(struct platform_device *pdev)\n{\n\tof_platform_depopulate(&pdev->dev);\n\tmtk_clk_simple_remove(pdev);\n}\n\nstatic const struct of_device_id of_match_clk_mt8192_aud[] = {\n\t{ .compatible = \"mediatek,mt8192-audsys\", .data = &aud_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8192_aud);\n\nstatic struct platform_driver clk_mt8192_aud_drv = {\n\t.probe = clk_mt8192_aud_probe,\n\t.remove_new = clk_mt8192_aud_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8192-aud\",\n\t\t.of_match_table = of_match_clk_mt8192_aud,\n\t},\n};\nmodule_platform_driver(clk_mt8192_aud_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}