;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD @130, 9
	ADD 333, 228
	ADD @30, 20
	SUB @30, 22
	SPL -7, @-20
	ADD @30, 20
	SUB @-127, 100
	ADD @30, 20
	ADD @30, 20
	SPL 0, <-22
	SUB -207, <-120
	ADD @130, 9
	SUB @33, 22
	SLT 0, -22
	SLT 0, -22
	SUB -207, <-120
	ADD #270, <1
	SUB #12, @0
	CMP @-127, 100
	ADD 10, 20
	SUB #12, @0
	SUB @30, @82
	CMP -702, -10
	SUB #830, @82
	SUB #830, @82
	ADD #270, <1
	CMP @-127, 100
	ADD #270, <1
	SUB -207, <-120
	SUB @30, @82
	ADD #270, <1
	ADD #270, <1
	SLT 121, 1
	ADD 10, 20
	ADD #270, <1
	SUB @0, @2
	SUB #-207, <-126
	SLT 20, @12
	SUB #0, -2
	SLT <20, 12
	SLT 0, -22
	CMP -207, <-120
	CMP 12, @10
	SPL 0, <-22
	CMP 12, @10
