

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST'
================================================================
* Date:           Wed Sep  4 19:39:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.181 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  3.386 us|  3.386 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INITIALIZE_HIST  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      57|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln445_fu_92_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln445_fu_86_p2  |      icmp|   0|  0|  12|          11|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          22|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1  |   9|          2|   11|         22|
    |k_fu_32               |   9|          2|   11|         22|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   23|         46|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |k_fu_32      |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST|  return value|
|hist_2_address0  |  out|   10|   ap_memory|                                                                           hist_2|         array|
|hist_2_ce0       |  out|    1|   ap_memory|                                                                           hist_2|         array|
|hist_2_we0       |  out|    1|   ap_memory|                                                                           hist_2|         array|
|hist_2_d0        |  out|   32|   ap_memory|                                                                           hist_2|         array|
|hist_1_address0  |  out|   10|   ap_memory|                                                                           hist_1|         array|
|hist_1_ce0       |  out|    1|   ap_memory|                                                                           hist_1|         array|
|hist_1_we0       |  out|    1|   ap_memory|                                                                           hist_1|         array|
|hist_1_d0        |  out|   32|   ap_memory|                                                                           hist_1|         array|
|hist_0_address0  |  out|   10|   ap_memory|                                                                           hist_0|         array|
|hist_0_ce0       |  out|    1|   ap_memory|                                                                           hist_0|         array|
|hist_0_we0       |  out|    1|   ap_memory|                                                                           hist_0|         array|
|hist_0_d0        |  out|   32|   ap_memory|                                                                           hist_0|         array|
+-----------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

