Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: vojabesTodo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vojabesTodo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vojabesTodo"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : vojabesTodo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/deco1.vhd" in Library work.
Architecture behavioral of Entity deco1 is up to date.
Compiling vhdl file "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/clk_div.vhd" in Library work.
Architecture a of Entity clk_div is up to date.
Compiling vhdl file "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/Contador.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf" in Library work.
Entity <m2_1e_mxilinx_vojabestodo> compiled.
Entity <m2_1e_mxilinx_vojabestodo> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_vojabestodo> compiled.
Entity <m4_1e_mxilinx_vojabestodo> (Architecture <behavioral>) compiled.
Entity <vojabestodo> compiled.
Entity <vojabestodo> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vojabesTodo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <deco1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <a>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_vojabesTodo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_vojabesTodo> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vojabesTodo> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf" line 218: Unconnected output port 'clock_1MHz' of component 'clk_div'.
WARNING:Xst:753 - "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf" line 218: Unconnected output port 'clock_100KHz' of component 'clk_div'.
WARNING:Xst:753 - "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf" line 218: Unconnected output port 'clock_10KHz' of component 'clk_div'.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <vojabesTodo>.
Entity <vojabesTodo> analyzed. Unit <vojabesTodo> generated.

Analyzing Entity <deco1> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/deco1.vhd" line 51: Mux is complete : default of case is discarded
Entity <deco1> analyzed. Unit <deco1> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <a>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <contador> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/Contador.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <auxcont>
Entity <contador> analyzed. Unit <contador> generated.

Analyzing Entity <M4_1E_MXILINX_vojabesTodo> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_vojabesTodo>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_vojabesTodo>.
Entity <M4_1E_MXILINX_vojabesTodo> analyzed. Unit <M4_1E_MXILINX_vojabesTodo> generated.

Analyzing Entity <M2_1E_MXILINX_vojabesTodo> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_vojabesTodo> analyzed. Unit <M2_1E_MXILINX_vojabesTodo> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <deco1>.
    Related source file is "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/deco1.vhd".
    Found 8x7-bit ROM for signal <mensaje>.
    Summary:
	inferred   1 ROM(s).
Unit <deco1> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/clk_div.vhd".
    Found 1-bit register for signal <clock_1MHz>.
    Found 1-bit register for signal <clock_100KHz>.
    Found 1-bit register for signal <clock_100Hz>.
    Found 1-bit register for signal <clock_10Hz>.
    Found 1-bit register for signal <clock_1Hz>.
    Found 1-bit register for signal <clock_10KHz>.
    Found 1-bit register for signal <clock_1KHz>.
    Found 1-bit register for signal <clock_100hz_int>.
    Found 1-bit register for signal <clock_100Khz_int>.
    Found 1-bit register for signal <clock_10Hz_int>.
    Found 1-bit register for signal <clock_10Khz_int>.
    Found 1-bit register for signal <clock_1Hz_int>.
    Found 1-bit register for signal <clock_1Khz_int>.
    Found 1-bit register for signal <clock_1Mhz_int>.
    Found 7-bit comparator less for signal <clock_1Mhz_int$cmp_lt0000> created at line 38.
    Found 3-bit up counter for signal <count_100hz>.
    Found 3-bit up counter for signal <count_100Khz>.
    Found 3-bit up counter for signal <count_10hz>.
    Found 3-bit up counter for signal <count_10Khz>.
    Found 3-bit up counter for signal <count_1hz>.
    Found 3-bit up counter for signal <count_1Khz>.
    Found 6-bit up counter for signal <count_1Mhz>.
    Found 7-bit comparator less for signal <count_1Mhz$cmp_lt0000> created at line 33.
    Summary:
	inferred   7 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/Contador.vhd".
    Found 3-bit up counter for signal <auxcont>.
    Summary:
	inferred   1 Counter(s).
Unit <contador> synthesized.


Synthesizing Unit <M2_1E_MXILINX_vojabesTodo>.
    Related source file is "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf".
Unit <M2_1E_MXILINX_vojabesTodo> synthesized.


Synthesizing Unit <M4_1E_MXILINX_vojabesTodo>.
    Related source file is "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf".
Unit <M4_1E_MXILINX_vojabesTodo> synthesized.


Synthesizing Unit <vojabesTodo>.
    Related source file is "C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/vojabesTodo.vhf".
Unit <vojabesTodo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x7-bit ROM                                           : 1
# Counters                                             : 8
 3-bit up counter                                      : 7
 6-bit up counter                                      : 1
# Registers                                            : 14
 1-bit register                                        : 14
# Comparators                                          : 2
 7-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x7-bit ROM                                           : 1
# Counters                                             : 8
 3-bit up counter                                      : 7
 6-bit up counter                                      : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 2
 7-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vojabesTodo> ...

Optimizing unit <clk_div> ...

Optimizing unit <M2_1E_MXILINX_vojabesTodo> ...

Optimizing unit <M4_1E_MXILINX_vojabesTodo> ...
WARNING:Xst:2677 - Node <XLXI_3/clock_10KHz> of sequential type is unconnected in block <vojabesTodo>.
WARNING:Xst:2677 - Node <XLXI_3/clock_100KHz> of sequential type is unconnected in block <vojabesTodo>.
WARNING:Xst:2677 - Node <XLXI_3/clock_1MHz> of sequential type is unconnected in block <vojabesTodo>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vojabesTodo, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vojabesTodo.ngr
Top Level Output File Name         : vojabesTodo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 60
#      AND3                        : 2
#      AND3B1                      : 2
#      INV                         : 14
#      LUT2                        : 9
#      LUT3                        : 22
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 4
#      MUXF5                       : 1
#      OR2                         : 2
#      VCC                         : 1
# FlipFlops/Latches                : 38
#      FD                          : 4
#      FDE                         : 6
#      FDR                         : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       26  out of   4656     0%  
 Number of Slice Flip Flops:             38  out of   9312     0%  
 Number of 4 input LUTs:                 52  out of   9312     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
XLXI_5/O(XLXI_5/I_O:O)             | NONE(*)(XLXI_4/auxcont_0)  | 3     |
CLK_50MHZ                          | BUFGP                      | 11    |
XLXI_3/clock_10Khz_int             | NONE(XLXI_3/count_1Khz_2)  | 4     |
XLXI_3/clock_1Khz_int              | NONE(XLXI_3/count_100hz_2) | 4     |
XLXI_3/clock_1Mhz_int              | NONE(XLXI_3/count_100Khz_2)| 4     |
XLXI_3/clock_10Hz_int              | NONE(XLXI_3/count_1hz_2)   | 4     |
XLXI_3/clock_100Khz_int            | NONE(XLXI_3/count_10Khz_2) | 4     |
XLXI_3/clock_100hz_int             | NONE(XLXI_3/count_10hz_2)  | 4     |
-----------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.491ns (Maximum Frequency: 222.668MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.123ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/O'
  Clock period: 3.777ns (frequency: 264.760MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.777ns (Levels of Logic = 1)
  Source:            XLXI_4/auxcont_0 (FF)
  Destination:       XLXI_4/auxcont_0 (FF)
  Source Clock:      XLXI_5/O rising
  Destination Clock: XLXI_5/O rising

  Data Path: XLXI_4/auxcont_0 to XLXI_4/auxcont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.040  XLXI_4/auxcont_0 (XLXI_4/auxcont_0)
     LUT3:I1->O            3   0.704   0.531  XLXI_4/auxcont_cmp_eq00001 (XLXI_4/auxcont_cmp_eq0000)
     FDR:R                     0.911          XLXI_4/auxcont_0
    ----------------------------------------
    Total                      3.777ns (2.206ns logic, 1.571ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 4.491ns (frequency: 222.668MHz)
  Total number of paths / destination ports: 63 / 13
-------------------------------------------------------------------------
Delay:               4.491ns (Levels of Logic = 2)
  Source:            XLXI_3/count_1Mhz_3 (FF)
  Destination:       XLXI_3/count_1Mhz_5 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: XLXI_3/count_1Mhz_3 to XLXI_3/count_1Mhz_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  XLXI_3/count_1Mhz_3 (XLXI_3/count_1Mhz_3)
     LUT3_L:I0->LO         1   0.704   0.104  XLXI_3/count_1Mhz_not0001_SW0 (N5)
     LUT4:I3->O            6   0.704   0.669  XLXI_3/count_1Mhz_not0001 (XLXI_3/count_1Mhz_not0001)
     FDR:R                     0.911          XLXI_3/count_1Mhz_0
    ----------------------------------------
    Total                      4.491ns (2.910ns logic, 1.581ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clock_10Khz_int'
  Clock period: 3.555ns (frequency: 281.294MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            XLXI_3/count_1Khz_0 (FF)
  Destination:       XLXI_3/count_1Khz_2 (FF)
  Source Clock:      XLXI_3/clock_10Khz_int rising
  Destination Clock: XLXI_3/clock_10Khz_int rising

  Data Path: XLXI_3/count_1Khz_0 to XLXI_3/count_1Khz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  XLXI_3/count_1Khz_0 (XLXI_3/count_1Khz_0)
     LUT3:I0->O            4   0.704   0.587  XLXI_3/clock_1Khz_int_and00001 (XLXI_3/clock_1Khz_int_and0000)
     FDR:R                     0.911          XLXI_3/count_1Khz_0
    ----------------------------------------
    Total                      3.555ns (2.206ns logic, 1.349ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clock_1Khz_int'
  Clock period: 3.555ns (frequency: 281.294MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            XLXI_3/count_100hz_0 (FF)
  Destination:       XLXI_3/count_100hz_2 (FF)
  Source Clock:      XLXI_3/clock_1Khz_int rising
  Destination Clock: XLXI_3/clock_1Khz_int rising

  Data Path: XLXI_3/count_100hz_0 to XLXI_3/count_100hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  XLXI_3/count_100hz_0 (XLXI_3/count_100hz_0)
     LUT3:I0->O            4   0.704   0.587  XLXI_3/clock_100hz_int_and00001 (XLXI_3/clock_100hz_int_and0000)
     FDR:R                     0.911          XLXI_3/count_100hz_0
    ----------------------------------------
    Total                      3.555ns (2.206ns logic, 1.349ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clock_1Mhz_int'
  Clock period: 3.555ns (frequency: 281.294MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            XLXI_3/count_100Khz_0 (FF)
  Destination:       XLXI_3/count_100Khz_2 (FF)
  Source Clock:      XLXI_3/clock_1Mhz_int rising
  Destination Clock: XLXI_3/clock_1Mhz_int rising

  Data Path: XLXI_3/count_100Khz_0 to XLXI_3/count_100Khz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  XLXI_3/count_100Khz_0 (XLXI_3/count_100Khz_0)
     LUT3:I0->O            4   0.704   0.587  XLXI_3/clock_100Khz_int_and00001 (XLXI_3/clock_100Khz_int_and0000)
     FDR:R                     0.911          XLXI_3/count_100Khz_0
    ----------------------------------------
    Total                      3.555ns (2.206ns logic, 1.349ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clock_10Hz_int'
  Clock period: 3.555ns (frequency: 281.294MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            XLXI_3/count_1hz_0 (FF)
  Destination:       XLXI_3/count_1hz_2 (FF)
  Source Clock:      XLXI_3/clock_10Hz_int rising
  Destination Clock: XLXI_3/clock_10Hz_int rising

  Data Path: XLXI_3/count_1hz_0 to XLXI_3/count_1hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  XLXI_3/count_1hz_0 (XLXI_3/count_1hz_0)
     LUT3:I0->O            4   0.704   0.587  XLXI_3/count_1hz_and00001 (XLXI_3/count_1hz_and0000)
     FDR:R                     0.911          XLXI_3/count_1hz_0
    ----------------------------------------
    Total                      3.555ns (2.206ns logic, 1.349ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clock_100Khz_int'
  Clock period: 3.555ns (frequency: 281.294MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            XLXI_3/count_10Khz_0 (FF)
  Destination:       XLXI_3/count_10Khz_2 (FF)
  Source Clock:      XLXI_3/clock_100Khz_int rising
  Destination Clock: XLXI_3/clock_100Khz_int rising

  Data Path: XLXI_3/count_10Khz_0 to XLXI_3/count_10Khz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  XLXI_3/count_10Khz_0 (XLXI_3/count_10Khz_0)
     LUT3:I0->O            4   0.704   0.587  XLXI_3/clock_10Khz_int_and00001 (XLXI_3/clock_10Khz_int_and0000)
     FDR:R                     0.911          XLXI_3/count_10Khz_0
    ----------------------------------------
    Total                      3.555ns (2.206ns logic, 1.349ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clock_100hz_int'
  Clock period: 3.555ns (frequency: 281.294MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            XLXI_3/count_10hz_0 (FF)
  Destination:       XLXI_3/count_10hz_2 (FF)
  Source Clock:      XLXI_3/clock_100hz_int rising
  Destination Clock: XLXI_3/clock_100hz_int rising

  Data Path: XLXI_3/count_10hz_0 to XLXI_3/count_10hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  XLXI_3/count_10hz_0 (XLXI_3/count_10hz_0)
     LUT3:I0->O            4   0.704   0.587  XLXI_3/count_10hz_and00001 (XLXI_3/count_10hz_and0000)
     FDR:R                     0.911          XLXI_3/count_10hz_0
    ----------------------------------------
    Total                      3.555ns (2.206ns logic, 1.349ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/O'
  Total number of paths / destination ports: 23 / 10
-------------------------------------------------------------------------
Offset:              6.123ns (Levels of Logic = 2)
  Source:            XLXI_4/auxcont_0 (FF)
  Destination:       Mensaje<5> (PAD)
  Source Clock:      XLXI_5/O rising

  Data Path: XLXI_4/auxcont_0 to Mensaje<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  XLXI_4/auxcont_0 (XLXI_4/auxcont_0)
     LUT2:I0->O            1   0.704   0.420  Mensaje<5>1 (Mensaje_5_OBUF)
     OBUF:I->O                 3.272          Mensaje_5_OBUF (Mensaje<5>)
    ----------------------------------------
    Total                      6.123ns (4.567ns logic, 1.556ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.94 secs
 
--> 

Total memory usage is 243660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

