{"vcs1":{"timestamp_begin":1682300913.429558248, "rt":2.32, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682300915.781779044, "rt":1.65, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682300917.461677980, "rt":1.92, "ut":0.08, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682300913.131496283}
{"VCS_COMP_START_TIME": 1682300913.131496283}
{"VCS_COMP_END_TIME": 1682300920.195428624}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339864}}
{"stitch_vcselab": {"peak_mem": 238988}}
