module top
#(parameter param106 = (-((~(((8'ha0) | (8'hb3)) ? ((8'ha9) ? (8'had) : (8'hbf)) : ((8'ha2) ? (8'hbf) : (8'ha4)))) ? ((((7'h40) >= (7'h44)) ? ((8'ha4) >>> (8'ha0)) : (^~(8'ha8))) ? (~|(!(8'hb2))) : (((8'hb2) ? (8'haa) : (8'ha2)) ? (-(8'hb6)) : ((8'h9d) == (8'ha6)))) : ((~^((8'hb5) ? (8'hbe) : (8'ha9))) ? (((8'ha0) ? (8'ha3) : (8'ha7)) - ((8'ha2) >> (8'hb2))) : {{(8'ha4)}, (|(8'ha8))}))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2b9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire4;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire105;
  wire signed [(3'h7):(1'h0)] wire103;
  wire signed [(5'h11):(1'h0)] wire66;
  wire [(4'hd):(1'h0)] wire65;
  wire signed [(4'hd):(1'h0)] wire61;
  wire signed [(4'h8):(1'h0)] wire53;
  wire signed [(5'h13):(1'h0)] wire52;
  wire [(4'hb):(1'h0)] wire51;
  wire [(3'h5):(1'h0)] wire50;
  wire signed [(3'h7):(1'h0)] wire48;
  wire [(3'h5):(1'h0)] wire47;
  wire [(2'h3):(1'h0)] wire46;
  wire [(5'h13):(1'h0)] wire45;
  wire signed [(4'ha):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire [(3'h4):(1'h0)] wire6;
  wire signed [(5'h11):(1'h0)] wire5;
  reg [(4'he):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg10 = (1'h0);
  reg [(5'h14):(1'h0)] reg11 = (1'h0);
  reg signed [(4'he):(1'h0)] reg12 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg13 = (1'h0);
  reg [(3'h4):(1'h0)] reg14 = (1'h0);
  reg [(5'h14):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg16 = (1'h0);
  reg [(2'h2):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg20 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg23 = (1'h0);
  reg [(4'h9):(1'h0)] reg24 = (1'h0);
  reg [(2'h2):(1'h0)] reg25 = (1'h0);
  reg [(4'hb):(1'h0)] reg26 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg27 = (1'h0);
  reg signed [(4'he):(1'h0)] reg28 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg29 = (1'h0);
  reg [(5'h15):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg32 = (1'h0);
  reg [(5'h11):(1'h0)] reg33 = (1'h0);
  reg [(4'he):(1'h0)] reg34 = (1'h0);
  reg [(3'h6):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg37 = (1'h0);
  reg [(5'h11):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg [(3'h7):(1'h0)] reg40 = (1'h0);
  reg [(5'h13):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg43 = (1'h0);
  reg [(4'ha):(1'h0)] reg44 = (1'h0);
  reg [(3'h7):(1'h0)] reg49 = (1'h0);
  reg [(2'h2):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg55 = (1'h0);
  reg [(3'h4):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg58 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg59 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg60 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg62 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg63 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg64 = (1'h0);
  assign y = {wire105,
                 wire103,
                 wire66,
                 wire65,
                 wire61,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg49,
                 reg54,
                 reg55,
                 reg56,
                 reg57,
                 reg58,
                 reg59,
                 reg60,
                 reg62,
                 reg63,
                 reg64,
                 (1'h0)};
  assign wire5 = wire3[(1'h1):(1'h1)];
  assign wire6 = (wire3[(1'h1):(1'h1)] + (8'ha6));
  assign wire7 = $signed({wire4, {(+$signed(wire4)), $signed(wire0)}});
  assign wire8 = ($signed(($unsigned((!wire1)) ?
                     $signed($signed(wire7)) : wire7)) == $signed($unsigned(((wire4 && wire7) ?
                     (wire5 ? wire6 : wire0) : (wire6 ? wire0 : (8'ha0))))));
  always
    @(posedge clk) begin
      if ((wire1 ? $unsigned(wire7) : wire4))
        begin
          reg9 <= wire0[(3'h4):(1'h0)];
          reg10 <= (|(wire3 != {reg9, (7'h41)}));
        end
      else
        begin
          reg9 <= $signed((|$signed((((8'hae) ?
              wire6 : reg10) <<< $signed(wire5)))));
          if (reg10)
            begin
              reg10 <= wire1[(4'hf):(2'h2)];
              reg11 <= reg9;
              reg12 <= $signed(($signed($unsigned((wire1 ? reg10 : wire5))) ?
                  reg10[(2'h3):(2'h2)] : {$unsigned($unsigned(wire2))}));
            end
          else
            begin
              reg10 <= {wire7[(3'h6):(1'h1)], wire1};
              reg11 <= reg12;
            end
          reg13 <= ((-(reg12[(1'h1):(1'h0)] >> ({(8'hb8),
                  wire6} > (wire3 >> wire3)))) ?
              (8'h9f) : wire6);
          reg14 <= wire0;
          if ($signed(reg14))
            begin
              reg15 <= (-(reg11 ?
                  ($signed((wire2 <<< wire7)) ?
                      $signed((reg10 != wire4)) : reg10[(2'h2):(1'h1)]) : ($unsigned($signed(reg14)) ?
                      (8'ha9) : $signed((-(8'hb2))))));
              reg16 <= (reg15[(5'h10):(2'h2)] ^~ ((~&wire3[(1'h0):(1'h0)]) != (reg12 ?
                  (8'hb7) : $signed((~wire0)))));
              reg17 <= ((~reg12) ?
                  ({(~|(reg14 ^~ reg13))} ?
                      (((|reg10) + (wire6 ? (8'ha7) : wire1)) ?
                          reg15 : $signed(reg14[(1'h1):(1'h1)])) : $signed((reg14 ?
                          reg16[(3'h4):(1'h0)] : $unsigned(wire3)))) : $unsigned($unsigned(((~&reg15) ?
                      wire4 : reg11))));
              reg18 <= (8'hae);
              reg19 <= $unsigned($unsigned({$unsigned(wire1),
                  $unsigned(wire7[(2'h2):(1'h0)])}));
            end
          else
            begin
              reg15 <= $unsigned(wire7[(2'h2):(1'h1)]);
              reg16 <= wire5[(3'h4):(1'h0)];
              reg17 <= (8'ha0);
            end
        end
      reg20 <= (~(wire3[(1'h1):(1'h1)] <= ({{wire2, (7'h44)}} ?
          (-(reg18 > wire3)) : {reg9[(3'h5):(2'h2)], (|wire7)})));
      reg21 <= {$unsigned(wire2[(1'h1):(1'h1)])};
      if ({reg15[(5'h13):(4'hf)], $unsigned($unsigned((8'hb7)))})
        begin
          if ((reg12[(4'hd):(2'h2)] == $unsigned((^~reg11))))
            begin
              reg22 <= wire5[(4'hc):(3'h7)];
              reg23 <= reg19;
              reg24 <= $unsigned($signed($signed((wire8[(1'h0):(1'h0)] ?
                  (~reg9) : wire0[(3'h7):(2'h3)]))));
              reg25 <= reg16[(3'h5):(1'h0)];
              reg26 <= reg15[(4'hd):(4'hc)];
            end
          else
            begin
              reg22 <= reg12;
              reg23 <= (~$signed((8'hb1)));
              reg24 <= $signed(reg18[(4'hc):(3'h5)]);
            end
          if ($unsigned(wire1[(4'h8):(4'h8)]))
            begin
              reg27 <= ({{(&wire0[(4'h9):(4'h8)])}} ^ ($signed(wire1) ?
                  wire2 : (-$signed(wire0[(3'h6):(2'h2)]))));
              reg28 <= reg20;
              reg29 <= wire3;
              reg30 <= ((~^$signed(wire0)) <= reg14);
            end
          else
            begin
              reg27 <= (8'hbd);
              reg28 <= reg17[(2'h2):(2'h2)];
              reg29 <= ($unsigned($unsigned({$signed(wire1),
                      $signed((8'h9d))})) ?
                  ($unsigned($unsigned((8'hb2))) ?
                      $signed(((^wire1) >= (|reg28))) : ((8'hb8) | $unsigned((wire5 ?
                          reg26 : (8'hb7))))) : (^$signed(reg17[(2'h2):(1'h0)])));
              reg30 <= (reg23 ?
                  {reg30,
                      $unsigned($signed(wire3[(2'h2):(1'h0)]))} : ((+{(reg28 ?
                          reg29 : reg22)}) ^ {reg29,
                      ({reg10, reg30} <<< ((8'ha6) ? reg26 : wire6))}));
              reg31 <= ($unsigned($unsigned(reg21[(2'h3):(2'h2)])) >= $signed($signed((reg19 ?
                  (reg23 ? (8'hb5) : (8'hb2)) : $unsigned(reg20)))));
            end
          reg32 <= {$signed($unsigned($signed((reg22 ? wire2 : (7'h41)))))};
          if ($signed(((($unsigned(wire4) ?
                  (reg11 >> reg21) : (&wire0)) >> $signed((reg28 ?
                  reg10 : reg32))) ?
              reg28[(3'h5):(3'h4)] : $signed(((-wire5) ?
                  (-reg28) : $unsigned(wire4))))))
            begin
              reg33 <= $unsigned({$unsigned(($unsigned(reg29) | reg9)),
                  {((reg23 <= reg19) ^ (|wire7)), (~(reg16 ? reg17 : reg32))}});
              reg34 <= $signed(reg24);
              reg35 <= (($signed(((reg32 ? reg25 : reg13) ?
                          (reg30 ? reg31 : reg27) : reg16[(1'h1):(1'h0)])) ?
                      (reg13[(1'h0):(1'h0)] ?
                          ((reg11 << reg15) ?
                              (reg15 || reg32) : $signed(wire7)) : reg21) : $signed((((8'h9f) == reg33) < $unsigned((8'ha0))))) ?
                  ($unsigned(wire4[(2'h3):(2'h3)]) <= (~|(~&reg23[(5'h10):(4'h8)]))) : wire8);
            end
          else
            begin
              reg33 <= (reg35 & ((8'hb4) ?
                  $signed(reg24[(4'h8):(3'h7)]) : reg31));
            end
        end
      else
        begin
          reg22 <= reg32;
        end
      if (wire5[(2'h3):(2'h2)])
        begin
          reg36 <= $signed($signed($signed((^~{(8'had)}))));
          if ((8'hb0))
            begin
              reg37 <= {{reg17[(1'h0):(1'h0)],
                      ($signed({(8'hbe)}) ?
                          reg19[(3'h7):(3'h6)] : $signed($unsigned(reg18)))},
                  reg9[(4'h9):(1'h0)]};
              reg38 <= (+reg36);
            end
          else
            begin
              reg37 <= $unsigned($unsigned(reg18[(2'h3):(1'h0)]));
            end
          if (wire1[(3'h6):(3'h6)])
            begin
              reg39 <= (+(!($signed($unsigned((8'ha7))) ~^ $signed($signed(reg11)))));
              reg40 <= $signed((~&$signed((+(~wire8)))));
              reg41 <= ((((~(reg26 + reg27)) || ((reg24 ?
                  (8'hba) : (8'hba)) ^ (reg26 ?
                  reg30 : wire8))) <= (($unsigned((7'h42)) ? (+wire5) : reg23) ?
                  $signed(reg15[(4'hc):(4'ha)]) : (reg23 != (reg35 | reg27)))) * reg28[(4'ha):(3'h5)]);
              reg42 <= (-reg16[(3'h6):(3'h4)]);
            end
          else
            begin
              reg39 <= {(reg21[(2'h2):(1'h1)] ~^ $signed({$signed((8'hb1)),
                      ((7'h44) < reg38)}))};
              reg40 <= reg16[(2'h2):(1'h1)];
              reg41 <= ({wire1,
                  ($signed((8'hbf)) ?
                      ($unsigned(reg15) * wire1) : (((8'ha6) ?
                          wire0 : reg39) ^ (reg17 ?
                          reg21 : reg12)))} - (~|($unsigned((reg13 ?
                      reg17 : reg30)) ?
                  reg30 : $unsigned(reg38[(4'h9):(3'h4)]))));
              reg42 <= (+(({(reg14 >= (8'ha9))} ?
                  (~|(&reg29)) : reg26[(4'hb):(1'h0)]) && (!reg20[(1'h0):(1'h0)])));
            end
          reg43 <= (!(-({$unsigned(reg14)} ? reg29 : reg27[(1'h1):(1'h1)])));
          reg44 <= {(~(|$unsigned((reg31 ? reg11 : reg16))))};
        end
      else
        begin
          reg36 <= reg35;
          reg37 <= {$unsigned((^~(+(wire8 ? (8'hbd) : reg23))))};
          reg38 <= (-reg38[(3'h6):(2'h3)]);
          if (($signed(reg37[(4'hb):(3'h6)]) == wire8[(1'h0):(1'h0)]))
            begin
              reg39 <= $unsigned(reg14[(2'h2):(1'h1)]);
            end
          else
            begin
              reg39 <= ($unsigned((8'hb8)) || reg9);
            end
          reg40 <= wire3[(1'h1):(1'h1)];
        end
    end
  assign wire45 = $unsigned($signed($signed({reg20[(2'h2):(1'h1)]})));
  assign wire46 = reg44;
  assign wire47 = (((reg42 ?
                          (+$signed(reg27)) : ($unsigned(reg43) ?
                              (8'hb0) : $signed(reg43))) > wire45) ?
                      $signed($unsigned((reg42[(3'h6):(2'h2)] ~^ reg22[(2'h2):(1'h1)]))) : ((reg36[(4'hd):(4'hc)] != wire7) || (|($signed(reg43) ?
                          reg38 : (~&reg44)))));
  assign wire48 = (((((reg41 ? reg22 : (8'hb8)) > $signed(reg39)) ?
                      ($unsigned(wire8) ^ (wire5 >= reg15)) : $signed((8'hb4))) >> (((8'ha8) & $signed(reg22)) <<< ((~&(8'hb1)) || (reg43 | wire7)))) < (~(^~((~|reg11) ?
                      $unsigned(reg21) : $signed(reg28)))));
  always
    @(posedge clk) begin
      if ($unsigned($unsigned((~&wire47))))
        begin
          reg49 <= wire5;
        end
      else
        begin
          reg49 <= (wire8[(3'h6):(1'h0)] ?
              ((~&$unsigned(wire5[(2'h2):(1'h1)])) ?
                  $unsigned((~&$unsigned(reg19))) : (^~((^reg20) ?
                      (8'h9e) : reg17[(1'h1):(1'h0)]))) : ((|$signed($unsigned(wire45))) - ((reg35[(1'h0):(1'h0)] + (^reg41)) ^~ (reg12[(4'hd):(4'ha)] ~^ {reg16,
                  (8'haa)}))));
        end
    end
  assign wire50 = wire46;
  assign wire51 = (~^{$signed(($unsigned(reg30) ?
                          (reg16 - reg24) : $signed(reg11)))});
  assign wire52 = (|wire4[(2'h2):(1'h0)]);
  assign wire53 = (((((wire0 & wire4) ? $unsigned(reg25) : wire52) ?
                          $unsigned($signed(reg31)) : reg15) + reg24[(2'h2):(1'h1)]) ?
                      (~&{reg11,
                          ((~|reg10) ?
                              $signed(reg21) : reg31[(4'hc):(3'h7)])}) : (~&(wire7[(3'h6):(2'h2)] ?
                          (8'h9f) : {$unsigned(reg33), $signed((8'ha2))})));
  always
    @(posedge clk) begin
      if (wire7)
        begin
          reg54 <= ($signed(reg28) ^~ (($unsigned(reg30[(4'he):(3'h5)]) ?
              (~reg11[(2'h2):(2'h2)]) : ({reg39,
                  reg27} * $unsigned(reg15))) ^ {wire2, $signed(reg12)}));
          if ($unsigned(reg30))
            begin
              reg55 <= {$unsigned(((~^(^reg29)) ?
                      ($signed(wire53) ?
                          (reg39 ?
                              wire53 : (8'hb4)) : (8'hb4)) : $unsigned((&reg43)))),
                  (~^{(reg32 - ((8'hb7) | (8'hb1)))})};
              reg56 <= {($signed($signed($unsigned(wire48))) ?
                      $unsigned(($unsigned(reg23) ?
                          (wire8 || reg35) : wire5[(1'h1):(1'h1)])) : $signed(((8'hbd) ?
                          (reg44 ? reg24 : reg12) : $signed(reg16))))};
              reg57 <= ((-{((reg36 | reg28) ?
                          wire6[(3'h4):(2'h3)] : reg56[(1'h0):(1'h0)]),
                      ($unsigned(reg27) ?
                          $unsigned(reg40) : reg37[(2'h2):(1'h1)])}) ?
                  reg28[(1'h1):(1'h0)] : (|wire46[(1'h0):(1'h0)]));
              reg58 <= (reg40[(2'h3):(1'h0)] <<< {(~(reg36 ?
                      $signed(reg55) : (reg28 ? reg19 : reg25)))});
            end
          else
            begin
              reg55 <= {reg13, $unsigned(reg30)};
              reg56 <= ((~reg58) - (+(($unsigned(reg9) > wire48[(3'h6):(3'h6)]) ?
                  wire3 : ((^reg24) || reg26[(4'h9):(4'h8)]))));
            end
          reg59 <= reg10;
          reg60 <= (|$signed($unsigned((8'hbc))));
        end
      else
        begin
          reg54 <= (reg18 == (~(((~^reg41) ^~ $unsigned(reg42)) == {$signed(wire7)})));
          reg55 <= (^~({reg28} & (~^wire46)));
          reg56 <= $unsigned((&reg59));
        end
    end
  assign wire61 = reg42;
  always
    @(posedge clk) begin
      if ((~(((reg17 ? (+(8'hb0)) : (reg27 + reg56)) ~^ {reg25}) ?
          (((8'hbc) > {reg15, reg19}) ?
              wire0[(2'h3):(1'h0)] : $unsigned($signed(reg20))) : (~&reg39))))
        begin
          if (reg20[(1'h0):(1'h0)])
            begin
              reg62 <= (8'ha4);
            end
          else
            begin
              reg62 <= $unsigned(({{$signed(reg35), reg13[(1'h0):(1'h0)]}} ?
                  (reg17 ^~ $signed((^~(8'ha6)))) : (&reg18)));
              reg63 <= (($unsigned((~&(reg42 ? reg56 : wire46))) ?
                      (~&(~$signed((8'had)))) : $unsigned((reg34 ?
                          $unsigned(reg40) : wire61[(1'h1):(1'h1)]))) ?
                  $signed((!(&{reg16, (7'h43)}))) : wire8[(2'h2):(1'h0)]);
            end
          reg64 <= (reg12[(3'h5):(3'h5)] >= $unsigned((8'hba)));
        end
      else
        begin
          if ((~|({reg34,
              ((~reg22) ?
                  (reg31 ^ (7'h43)) : (reg39 ?
                      wire3 : wire50))} ^ ((^$unsigned(reg56)) ?
              $unsigned((reg42 < (8'h9e))) : wire1[(4'h8):(3'h6)]))))
            begin
              reg62 <= $unsigned(reg59);
              reg63 <= (~&$unsigned((8'ha8)));
            end
          else
            begin
              reg62 <= wire2;
              reg63 <= reg34;
            end
        end
    end
  assign wire65 = (^reg20);
  assign wire66 = ($signed((&((8'hb2) >> reg20))) * (!reg14[(1'h1):(1'h1)]));
  module67 #() modinst104 (.clk(clk), .wire70(reg26), .wire72(wire61), .wire68(wire1), .y(wire103), .wire71(reg59), .wire69(reg19));
  assign wire105 = $unsigned((!(~|reg22[(1'h1):(1'h1)])));
endmodule

module module67
#(parameter param102 = (&(|(((~|(8'ha6)) ? (~|(8'ha9)) : ((8'hbd) ? (8'hac) : (8'haf))) << ((!(8'hb9)) << ((8'h9c) * (8'hab)))))))
(y, clk, wire72, wire71, wire70, wire69, wire68);
  output wire [(32'hb3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire72;
  input wire signed [(4'he):(1'h0)] wire71;
  input wire [(4'hb):(1'h0)] wire70;
  input wire signed [(3'h5):(1'h0)] wire69;
  input wire [(2'h3):(1'h0)] wire68;
  wire signed [(3'h6):(1'h0)] wire101;
  wire [(3'h4):(1'h0)] wire100;
  wire [(3'h4):(1'h0)] wire94;
  wire [(4'hb):(1'h0)] wire93;
  wire signed [(3'h5):(1'h0)] wire92;
  wire [(5'h15):(1'h0)] wire91;
  wire [(3'h5):(1'h0)] wire88;
  wire [(5'h10):(1'h0)] wire87;
  wire [(4'h8):(1'h0)] wire85;
  wire signed [(5'h10):(1'h0)] wire73;
  reg [(4'h8):(1'h0)] reg99 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg98 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg97 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg96 = (1'h0);
  reg [(5'h12):(1'h0)] reg95 = (1'h0);
  reg [(5'h14):(1'h0)] reg90 = (1'h0);
  reg [(4'hc):(1'h0)] reg89 = (1'h0);
  assign y = {wire101,
                 wire100,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire88,
                 wire87,
                 wire85,
                 wire73,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg90,
                 reg89,
                 (1'h0)};
  assign wire73 = {(7'h44), $signed(wire70[(2'h2):(1'h0)])};
  module74 #() modinst86 (.wire75(wire69), .wire77(wire70), .wire76(wire72), .clk(clk), .y(wire85), .wire78(wire71));
  assign wire87 = ($unsigned({(|(wire69 ? wire73 : (8'h9f))),
                          wire85[(1'h1):(1'h1)]}) ?
                      ($signed(wire69[(1'h0):(1'h0)]) ?
                          (wire70[(1'h0):(1'h0)] ?
                              ((-wire71) | $unsigned(wire72)) : (~^wire69)) : $signed((((7'h40) ?
                              wire85 : wire72) ^~ (|wire68)))) : (wire69[(1'h0):(1'h0)] ?
                          wire73 : wire71));
  assign wire88 = wire70;
  always
    @(posedge clk) begin
      reg89 <= (^~$signed(wire73));
      reg90 <= ((~^$signed($unsigned(wire87))) <= wire73[(4'h8):(3'h6)]);
    end
  assign wire91 = $unsigned((reg90 - wire69[(1'h0):(1'h0)]));
  assign wire92 = (((&wire72) ?
                          $signed((~&(wire72 <= wire87))) : (reg90 ?
                              ($signed(wire88) ?
                                  $unsigned(reg89) : (~^wire71)) : ($unsigned((8'hbf)) ?
                                  $unsigned(wire88) : wire85))) ?
                      (~&($unsigned(wire73[(4'h9):(3'h5)]) ?
                          wire68 : ((|wire91) ?
                              ((8'hb5) ?
                                  wire85 : (8'ha8)) : wire91))) : {$signed((+wire87)),
                          ((^(!wire69)) << $unsigned($unsigned(reg90)))});
  assign wire93 = (8'hbc);
  assign wire94 = wire71[(4'hb):(2'h3)];
  always
    @(posedge clk) begin
      reg95 <= wire85;
      reg96 <= ($signed({wire71, (wire94 ? (reg95 & wire93) : {wire69})}) ?
          wire71 : {{$signed(wire94), reg95}});
      if (reg90)
        begin
          reg97 <= ({(8'ha2),
              $signed((^((8'haf) <<< wire88)))} <<< {(!$signed(wire93)),
              wire88[(2'h2):(2'h2)]});
        end
      else
        begin
          reg97 <= $unsigned((reg96 ?
              (~&{(wire70 ? reg96 : wire69)}) : ($unsigned($unsigned(wire72)) ?
                  (&wire87[(1'h0):(1'h0)]) : (reg95 ^ $signed(wire87)))));
        end
      reg98 <= ((wire94 >> $signed((wire91[(3'h5):(2'h3)] ?
              $unsigned(reg89) : $unsigned(reg95)))) ?
          {((((8'hbd) == reg96) ? (wire87 ? wire71 : (8'h9c)) : (~^(8'hbf))) ?
                  ((&wire91) > $signed(wire87)) : reg95[(2'h3):(2'h2)])} : $unsigned((~|((reg95 ?
                  wire88 : reg96) ?
              (wire73 ? wire70 : reg97) : (~|reg95)))));
      reg99 <= $unsigned($unsigned((&($signed(wire71) << $unsigned(wire70)))));
    end
  assign wire100 = (~|{(~&$unsigned((8'hab)))});
  assign wire101 = wire69[(2'h2):(2'h2)];
endmodule

module module74
#(parameter param83 = (((^~(~{(8'ha1), (8'ha0)})) ? (+{{(8'h9d)}}) : ((-(+(8'hb4))) ? ((!(8'hab)) ? ((7'h41) * (8'hb4)) : (&(8'ha6))) : {((8'haa) > (8'hbb))})) != ((8'hb5) ? ((((8'hae) ? (8'hb2) : (8'haf)) ~^ ((8'hab) ^~ (8'h9f))) ^ ((&(8'ha8)) ? {(8'hb0)} : ((8'hae) ? (8'ha1) : (8'hb4)))) : (|(+(^(8'h9c)))))), 
parameter param84 = (param83 ^~ ((&(8'hb7)) == (~^{(~|param83), (param83 ? param83 : param83)}))))
(y, clk, wire78, wire77, wire76, wire75);
  output wire [(32'h2c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire78;
  input wire [(2'h2):(1'h0)] wire77;
  input wire signed [(4'hd):(1'h0)] wire76;
  input wire [(2'h3):(1'h0)] wire75;
  wire [(5'h13):(1'h0)] wire82;
  wire [(2'h3):(1'h0)] wire81;
  wire signed [(4'h8):(1'h0)] wire80;
  wire signed [(4'hd):(1'h0)] wire79;
  assign y = {wire82, wire81, wire80, wire79, (1'h0)};
  assign wire79 = $signed($signed($unsigned({$signed(wire77)})));
  assign wire80 = (+(!wire78[(2'h3):(1'h1)]));
  assign wire81 = (($unsigned((wire79 ~^ {wire79})) ?
                          wire78[(2'h2):(1'h0)] : $unsigned((|$unsigned(wire78)))) ?
                      (wire76 ^ $unsigned((wire78 ?
                          $signed(wire79) : (wire78 ?
                              wire78 : (8'hb0))))) : ((($unsigned(wire76) == $signed((8'hbc))) ~^ ({wire79} ~^ wire76[(4'hd):(2'h3)])) ?
                          (!(~^(~wire79))) : (($signed((7'h41)) ?
                              (wire76 << wire79) : $signed(wire79)) < wire79)));
  assign wire82 = (~|$signed(((wire81[(1'h1):(1'h0)] ?
                      {wire78} : $unsigned(wire77)) ^ ($signed(wire75) ?
                      (wire78 > wire81) : {(8'hbc), wire78}))));
endmodule
