V 000044 55 2804          1587941258738 rtl
(_unit VHDL(branch_prediction_unit 0 5(rtl 0 23))
	(_version ve4)
	(_time 1587941258739 2020.04.26 18:47:38)
	(_source(\../src/branch_prediction_unit.vhd\))
	(_parameters tan)
	(_code b2e6b9e7b2e5e7a4e1b3a1e8ebb7e4b5b2b5b0b4b7)
	(_ent
		(_time 1587941258731)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 9(_array -1((_to i 0 i 31)))))
		(_port(_int PC_if 0 0 9(_ent(_in))))
		(_port(_int PC_BRU 0 0 10(_ent(_in))))
		(_port(_int PCWr_BRU -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 13(_array -1((_to i 0 i 2)))))
		(_port(_int op_BRU_rf 1 0 13(_ent(_in))))
		(_port(_int op_BRU_a 1 0 14(_ent(_in))))
		(_port(_int mispredict -1 0 15(_ent(_out))))
		(_port(_int PC_br 0 0 17(_ent(_out))))
		(_port(_int PC_o 0 0 18(_ent(_out))))
		(_port(_int PCWr -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 27(_array -1((_to i 0 i 31)))))
		(_type(_int branch_history_t 0 25(_record(taken -1)(target 2))))
		(_type(_int branch_history_table_t 0 29(_array 3((_to i 0 i 65535)))))
		(_sig(_int branch_history_table 4 0 30(_arch(_uni((_others((i 2))((_others(i 2)))))))))
		(_sig(_int PCWr_q1 -1 0 32(_arch(_uni))))
		(_sig(_int PCWr_q2 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~132 0 33(_array -1((_to i 0 i 31)))))
		(_sig(_int PC_o_q1 5 0 33(_arch(_uni))))
		(_sig(_int PC_o_q2 5 0 33(_arch(_uni))))
		(_sig(_int PC_br_q1 5 0 34(_arch(_uni))))
		(_sig(_int PC_br_q2 5 0 34(_arch(_uni))))
		(_sig(_int branch_op -1 0 35(_arch(_uni))))
		(_sig(_int branch_op_q1 -1 0 35(_arch(_uni))))
		(_sig(_int branch_op_q2 -1 0 35(_arch(_uni))))
		(_sig(_int PC_dec 5 0 36(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(17))(_sens(4)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(7))(_sens(20)(5)))))
			(line__44(_arch 2 0 44(_prcs(_trgt(11)(12)(13)(14)(15)(16)(18)(19)(20))(_sens(0)(11)(13)(15)(17)(18)(1)(6)(7)(8)(9))(_dssslsensitivity 1))))
			(line__63(_arch 3 0 63(_prcs(_simple)(_trgt(6)(8)(9))(_sens(10)(12)(14)(16)(17)(19)(2)(3)(7(t_14_29)))(_mon))))
			(line__95(_arch 4 0 95(_prcs(_trgt(10))(_sens(0)(16(t_14_29))(19)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 5 -1)
)
V 000044 55 877           1587941258799 rtl
(_unit VHDL(branch_reg 0 4(rtl 0 14))
	(_version ve4)
	(_time 1587941258800 2020.04.26 18:47:38)
	(_source(\../src/branch_reg.vhd\))
	(_parameters tan)
	(_code f0a4fba1f2a7a5e6a4f0e3aaa9f5a6f7f2f6f5f6f7)
	(_ent
		(_time 1587941258793)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 7(_array -1((_to i 0 i 31)))))
		(_port(_int PC_d 0 0 7(_ent(_in))))
		(_port(_int PCWr_d -1 0 8(_ent(_in))))
		(_port(_int PC_q 0 0 9(_ent(_out((_others(i 2)))))))
		(_port(_int PCWr_q -1 0 10(_ent(_out((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3)(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 1865          1587941258845 rtl
(_unit VHDL(branch_unit 0 8(rtl 0 20))
	(_version ve4)
	(_time 1587941258846 2020.04.26 18:47:38)
	(_source(\../src/branch_unit.vhd\))
	(_parameters tan)
	(_code 1f4b4c194b484a0949100c45461a49181a194a1916)
	(_ent
		(_time 1587941258838)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 10(_array -1((_to i 0 i 2)))))
		(_port(_int op_sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 11(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 11(_ent(_in))))
		(_port(_int T 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 13(_array -1((_to i 0 i 15)))))
		(_port(_int Imm 2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 14(_array -1((_to i 0 i 31)))))
		(_port(_int PC 3 0 14(_ent(_in))))
		(_port(_int Result 3 0 15(_ent(_out))))
		(_port(_int PCWr -1 0 16(_ent(_out))))
		(_sig(_int op -2 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(7))(_sens(0))(_mon))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(5)(6))(_sens(7)(1(t_0_29))(2(t_0_31))(2(t_16_31))(3(t_0_15))(3(0))(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.branch_unit_op_t(1 branch_unit_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(3 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(2)
		(514)
	)
	(_model . rtl 2 -1)
)
V 000044 55 1556          1587941258899 rtl
(_unit VHDL(byte_unit 0 8(rtl 0 17))
	(_version ve4)
	(_time 1587941258900 2020.04.26 18:47:38)
	(_source(\../src/byte_unit.vhd\))
	(_parameters tan)
	(_code 4e1a1d4d12181e584f4b08151a481b4847494a484c)
	(_ent
		(_time 1587941258890)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 10(_array -1((_to i 0 i 1)))))
		(_port(_int op_sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 11(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 11(_ent(_in))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_port(_int Result 1 0 13(_ent(_out))))
		(_sig(_int op -4 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(4))(_sens(0))(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(3(t_112_127))(3(t_96_111))(3(t_80_95))(3(t_64_79))(3(t_48_63))(3(t_32_47))(3(t_16_31))(3(t_0_15))(3))(_sens(1)(2)(4))(_mon))))
		)
		(_subprogram
			(_int count_ones 2 0 19(_arch(_func -3 -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.byte_unit_op_t(2 byte_unit_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (3)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(spu_lite_pkg))(ieee(NUMERIC_STD)))
	(_static
		(2)
	)
	(_model . rtl 3 -1)
)
V 000044 55 1642          1587941258955 rtl
(_unit VHDL(decode_reg 0 4(rtl 0 20))
	(_version ve4)
	(_time 1587941258956 2020.04.26 18:47:38)
	(_source(\../src/decode_reg.vhd\))
	(_parameters tan)
	(_code 8dd9d883dcdada9bd9df99d7d988db8a8f8b888b8a)
	(_ent
		(_time 1587941258948)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int gate_n -1 0 7(_ent(_in))))
		(_port(_int stall_A -1 0 9(_ent(_in))))
		(_port(_int stall_B -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 12(_array -1((_to i 0 i 31)))))
		(_port(_int instruction_A_d 0 0 12(_ent(_in))))
		(_port(_int instruction_B_d 0 0 13(_ent(_in))))
		(_port(_int instruction_A_q 0 0 15(_ent(_out))))
		(_port(_int instruction_B_q 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 22(_array -1((_to i 0 i 31)))))
		(_sig(_int instruction_A_reg 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction_B_reg 1 0 23(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7))(_sens(1)(8)(9)))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(8)(9))(_sens(0))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000044 55 6152          1587941266742 rtl
(_unit VHDL(decode_unit 0 8(rtl 0 33))
	(_version ve4)
	(_time 1587941266743 2020.04.26 18:47:46)
	(_source(\../src/decode_unit.vhd\))
	(_parameters tan)
	(_code f2a0fea2f5a5a5e4a4f6f7a5e7abf5f5f7f4a7f4fbf5f6)
	(_ent
		(_time 1587941266670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int instruction 0 0 10(_ent(_in))))
		(_port(_int RegWr -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int RegDst 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 13(_array -1((_to i 0 i 2)))))
		(_port(_int Latency 2 0 13(_ent(_out))))
		(_port(_int Unit 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 15(_array -1((_to i 0 i 17)))))
		(_port(_int Imm 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 16(_array -1((_to i 0 i 4)))))
		(_port(_int op_SFU1 4 0 16(_ent(_out))))
		(_port(_int op_SFU2 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 18(_array -1((_to i 0 i 3)))))
		(_port(_int op_SPU 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 19(_array -1((_to i 0 i 1)))))
		(_port(_int op_BU 6 0 19(_ent(_out))))
		(_port(_int op_BRU 2 0 20(_ent(_out))))
		(_port(_int op_LSU 2 0 21(_ent(_out))))
		(_port(_int op_PU 6 0 22(_ent(_out))))
		(_port(_int RA 1 0 23(_ent(_out))))
		(_port(_int RA_rd -1 0 24(_ent(_out))))
		(_port(_int RB 1 0 25(_ent(_out))))
		(_port(_int RB_rd -1 0 26(_ent(_out))))
		(_port(_int RC 1 0 27(_ent(_out))))
		(_port(_int RC_rd -1 0 28(_ent(_out))))
		(_port(_int stop -1 0 29(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~7~13 0 35(_scalar (_to i 0 i 7))))
		(_sig(_int Latency_i 7 0 35(_arch(_uni))))
		(_sig(_int Unit_i -2 0 36(_arch(_uni))))
		(_sig(_int op_SFU1_i -3 0 37(_arch(_uni))))
		(_sig(_int op_SFU2_i -4 0 38(_arch(_uni))))
		(_sig(_int op_SPU_i -5 0 39(_arch(_uni))))
		(_sig(_int op_BU_i -6 0 40(_arch(_uni))))
		(_sig(_int op_BRU_i -7 0 41(_arch(_uni))))
		(_sig(_int op_LSU_i -8 0 42(_arch(_uni))))
		(_sig(_int op_PU_i -9 0 43(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(20))(_mon))))
			(line__48(_arch 1 0 48(_assignment(_trgt(4))(_sens(21))(_mon))))
			(line__49(_arch 2 0 49(_assignment(_trgt(6))(_sens(22))(_mon))))
			(line__50(_arch 3 0 50(_assignment(_trgt(7))(_sens(23))(_mon))))
			(line__51(_arch 4 0 51(_assignment(_trgt(8))(_sens(24))(_mon))))
			(line__52(_arch 5 0 52(_assignment(_trgt(9))(_sens(25))(_mon))))
			(line__53(_arch 6 0 53(_assignment(_trgt(10))(_sens(26))(_mon))))
			(line__54(_arch 7 0 54(_assignment(_trgt(11))(_sens(27))(_mon))))
			(line__55(_arch 8 0 55(_assignment(_trgt(12))(_sens(28))(_mon))))
			(line__57(_arch 9 0 57(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(1)(2)(5)(13)(14)(15)(16)(17)(18)(19))(_sens(0(t_25_31))(0(t_18_24))(0(t_11_17))(0(t_0_3))(0(t_4_10))(0(t_0_6))(0(t_7_24))(0(t_0_7))(0(t_8_17))(0(t_0_8))(0(t_9_24))(0(t_0_9))(0(t_10_17))(0(t_0_10))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(1 unit_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.simple_fixed_unit1_op_t(1 simple_fixed_unit1_op_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.simple_fixed_unit2_op_t(1 simple_fixed_unit2_op_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.single_precision_unit_op_t(1 single_precision_unit_op_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.byte_unit_op_t(1 byte_unit_op_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.branch_unit_op_t(1 branch_unit_op_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.local_store_unit_op_t(1 local_store_unit_op_t)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.permute_unit_op_t(1 permute_unit_op_t)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33751811)
		(33686274 197122)
		(50463234 50463491)
		(33686018 33686018)
		(50463234 33686275)
		(33686018 50463491)
		(33686018 33686275)
		(50529026 33686275)
		(33686274 33686275)
		(50463490 33686275)
		(50529026 33686274)
		(50529026 50463490)
		(33751554 33686274)
		(50528770 33686274)
		(33686274 50463234 3)
		(514)
		(33686274 50463234 2)
		(33686274 33686018 3)
		(50528770 33751554 2)
		(50528770 33686018 2)
		(33751554 50463234 2)
		(33751554 33686018 2)
		(33751554 50528770 2)
		(33751554 33751554 2)
		(33751554 33686018 3)
		(50528770 33686018 3)
		(50529026 33751810 515)
		(33686018 33686018 514)
		(50529026 33751810 514)
		(33686018 50529027 197379)
		(33686018 33686018 131586)
		(33686018 50529027 197378)
		(33686018 50529027 131587)
		(33686018 50529027 131586)
		(50463234 50463235 131586)
		(50463234 33686019 131586)
		(33686018 50463235 131586)
		(33686018 33686019 131586)
		(50463490 33686274 197123)
		(50463234 33686019 197122)
		(33686018 33686019 197122)
		(33686274 33686019 197122)
		(50463234 50463235 197122)
		(33686018 50463235 197122)
		(50529026 50463235 131586)
		(50529026 33686019 131586)
		(33686274 50463235 131586)
		(33686274 33686019 131586)
		(50463490 50463235 131586)
		(50463490 33686019 131586)
		(33686018 50528771 197379)
		(33686018 50528771 197378)
		(33686018 50528771 131587)
		(33686018 50528771 131586)
		(50529026 33686019 131587)
		(50529026 50463235 131587)
		(50529026 33686019 131842)
		(50463490 33686019 131842)
		(50463490 33686019 131587)
		(50463490 33686019 197123)
		(50463490 33686019 131843)
		(50463490 33751810 131587)
		(50463234 33751555 197378)
		(33686018 33751555 197378)
		(33686274 33751555 197378)
		(33686274 33686018 197122)
		(50528770 33751810 131842)
		(50528770 33751810 197122)
		(50528770 33751810 131586)
		(50528770 50463490 131586)
		(33751554 33686019 131587)
		(50528770 33686019 131587)
		(33686018 33686018 197122)
	)
	(_model . rtl 10 -1)
)
V 000044 55 666           1587941266276 rtl
(_unit VHDL(dff 0 4(rtl 0 12))
	(_version ve4)
	(_time 1587941266277 2020.04.26 18:47:46)
	(_source(\../src/d_flip_flop.vhd\))
	(_parameters tan)
	(_code 1d4f1e1a4f4a4f0b181b0b474a1b191b1b1b1b1b19)
	(_ent
		(_time 1587941266270)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int d -1 0 7(_ent(_in))))
		(_port(_int q -1 0 8(_ent(_out((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 3827          1587941266830 rtl
(_unit VHDL(even_rf_reg 0 5(rtl 0 42))
	(_version ve4)
	(_time 1587941266831 2020.04.26 18:47:46)
	(_source(\../src/even_rf_reg.vhd\))
	(_parameters tan)
	(_code 50025c52560701460301160b035656550657525655)
	(_ent
		(_time 1587941266823)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int gate_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 10(_array -1((_to i 0 i 2)))))
		(_port(_int Unit_d 0 0 10(_ent(_in))))
		(_port(_int Latency_d 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int RegDst_d 1 0 12(_ent(_in))))
		(_port(_int RegWr_d -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 15(_array -1((_to i 0 i 4)))))
		(_port(_int op_SFU1_d 2 0 15(_ent(_in))))
		(_port(_int op_SFU2_d 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 17(_array -1((_to i 0 i 3)))))
		(_port(_int op_SPU_d 3 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 18(_array -1((_to i 0 i 1)))))
		(_port(_int op_BU_d 4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 20(_array -1((_to i 0 i 17)))))
		(_port(_int Imm_d 5 0 20(_ent(_in))))
		(_port(_int RA_d 1 0 21(_ent(_in))))
		(_port(_int RB_d 1 0 22(_ent(_in))))
		(_port(_int RC_d 1 0 23(_ent(_in))))
		(_port(_int Unit_q 0 0 25(_ent(_out))))
		(_port(_int Latency_q 0 0 26(_ent(_out))))
		(_port(_int RegDst_q 1 0 27(_ent(_out))))
		(_port(_int RegWr_q -1 0 28(_ent(_out))))
		(_port(_int op_SFU1_q 2 0 30(_ent(_out))))
		(_port(_int op_SFU2_q 0 0 31(_ent(_out))))
		(_port(_int op_SPU_q 3 0 32(_ent(_out))))
		(_port(_int op_BU_q 4 0 33(_ent(_out))))
		(_port(_int Imm_q 5 0 35(_ent(_out))))
		(_port(_int RA_q 1 0 36(_ent(_out))))
		(_port(_int RB_q 1 0 37(_ent(_out))))
		(_port(_int RC_q 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 44(_array -1((_to i 0 i 2)))))
		(_sig(_int Unit_reg 6 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int Latency_reg 6 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 46(_array -1((_to i 0 i 6)))))
		(_sig(_int RegDst_reg 7 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegWr_reg -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 49(_array -1((_to i 0 i 4)))))
		(_sig(_int op_SFU1_reg 8 0 49(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_SFU2_reg 6 0 50(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int op_SPU_reg 9 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 52(_array -1((_to i 0 i 1)))))
		(_sig(_int op_BU_reg 10 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 54(_array -1((_to i 0 i 17)))))
		(_sig(_int Imm_reg 11 0 54(_arch(_uni((_others(i 2)))))))
		(_sig(_int RA_reg 7 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB_reg 7 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int RC_reg 7 0 57(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_simple)(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(1)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(0)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131586)
		(33686018 131586)
		(33686018 2)
		(131586)
		(33686018)
		(514)
		(33686018 33686018 33686018 33686018 514)
		(33686018 131586)
		(33686018 131586)
		(33686018 131586)
	)
	(_model . rtl 2 -1)
)
V 000044 55 4310          1587941266883 rtl
(_unit VHDL(forwarding_unit 0 5(rtl 0 68))
	(_version ve4)
	(_time 1587941266884 2020.04.26 18:47:46)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 7e2c717f7d28286979797f796c242b7877782b78797b28)
	(_ent
		(_time 1587941266875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int RA 0 0 7(_ent(_in))))
		(_port(_int RB 0 0 8(_ent(_in))))
		(_port(_int RC 0 0 9(_ent(_in))))
		(_port(_int RD 0 0 10(_ent(_in))))
		(_port(_int RE 0 0 11(_ent(_in))))
		(_port(_int RF 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 14(_array -1((_to i 0 i 127)))))
		(_port(_int A_reg 1 0 14(_ent(_in))))
		(_port(_int B_reg 1 0 15(_ent(_in))))
		(_port(_int C_reg 1 0 16(_ent(_in))))
		(_port(_int D_reg 1 0 17(_ent(_in))))
		(_port(_int E_reg 1 0 18(_ent(_in))))
		(_port(_int F_reg 1 0 19(_ent(_in))))
		(_port(_int even2_RegDst 0 0 21(_ent(_in))))
		(_port(_int even2_RegWr -1 0 22(_ent(_in))))
		(_port(_int even2_Result 1 0 23(_ent(_in))))
		(_port(_int even3_RegDst 0 0 24(_ent(_in))))
		(_port(_int even3_RegWr -1 0 25(_ent(_in))))
		(_port(_int even3_Result 1 0 26(_ent(_in))))
		(_port(_int even4_RegDst 0 0 27(_ent(_in))))
		(_port(_int even4_RegWr -1 0 28(_ent(_in))))
		(_port(_int even4_Result 1 0 29(_ent(_in))))
		(_port(_int even5_RegDst 0 0 30(_ent(_in))))
		(_port(_int even5_RegWr -1 0 31(_ent(_in))))
		(_port(_int even5_Result 1 0 32(_ent(_in))))
		(_port(_int even6_RegDst 0 0 33(_ent(_in))))
		(_port(_int even6_RegWr -1 0 34(_ent(_in))))
		(_port(_int even6_Result 1 0 35(_ent(_in))))
		(_port(_int even7_RegDst 0 0 36(_ent(_in))))
		(_port(_int even7_RegWr -1 0 37(_ent(_in))))
		(_port(_int even7_Result 1 0 38(_ent(_in))))
		(_port(_int evenWB_RegDst 0 0 39(_ent(_in))))
		(_port(_int evenWB_RegWr -1 0 40(_ent(_in))))
		(_port(_int evenWB_Result 1 0 41(_ent(_in))))
		(_port(_int odd4_RegDst 0 0 43(_ent(_in))))
		(_port(_int odd4_RegWr -1 0 44(_ent(_in))))
		(_port(_int odd4_Result 1 0 45(_ent(_in))))
		(_port(_int odd5_RegDst 0 0 46(_ent(_in))))
		(_port(_int odd5_RegWr -1 0 47(_ent(_in))))
		(_port(_int odd5_Result 1 0 48(_ent(_in))))
		(_port(_int odd6_RegDst 0 0 49(_ent(_in))))
		(_port(_int odd6_RegWr -1 0 50(_ent(_in))))
		(_port(_int odd6_Result 1 0 51(_ent(_in))))
		(_port(_int odd7_RegDst 0 0 52(_ent(_in))))
		(_port(_int odd7_RegWr -1 0 53(_ent(_in))))
		(_port(_int odd7_Result 1 0 54(_ent(_in))))
		(_port(_int oddWB_RegDst 0 0 55(_ent(_in))))
		(_port(_int oddWB_RegWr -1 0 56(_ent(_in))))
		(_port(_int oddWB_Result 1 0 57(_ent(_in))))
		(_port(_int A 1 0 59(_ent(_out))))
		(_port(_int B 1 0 60(_ent(_out))))
		(_port(_int C 1 0 61(_ent(_out))))
		(_port(_int D 1 0 62(_ent(_out))))
		(_port(_int E 1 0 63(_ent(_out))))
		(_port(_int F 1 0 64(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs(_simple)(_trgt(48))(_sens(0)(6)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)))))
			(line__102(_arch 1 0 102(_prcs(_simple)(_trgt(49))(_sens(1)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)))))
			(line__133(_arch 2 0 133(_prcs(_simple)(_trgt(50))(_sens(2)(8)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)))))
			(line__164(_arch 3 0 164(_prcs(_simple)(_trgt(51))(_sens(3)(9)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)))))
			(line__195(_arch 4 0 195(_prcs(_simple)(_trgt(52))(_sens(4)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)))))
			(line__226(_arch 5 0 226(_prcs(_simple)(_trgt(53))(_sens(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rtl 6 -1)
)
I 000044 55 4040          1587941266328 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1587941266329 2020.04.26 18:47:46)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code 4c1e424e4a1a1b5b4d1f5e17184a4f4b484a454a1a)
	(_ent
		(_time 1587941266320)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 16)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 64)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 127)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 63)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(6)(8)(17))(_sens(0))(_read(3)(5)(6)(7)(9(_range 33))(10(_range 34))(13)(16)(17)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
V 000044 55 1893          1587941266938 rtl
(_unit VHDL(instruction_memory 0 8(rtl 0 15))
	(_version ve4)
	(_time 1587941266939 2020.04.26 18:47:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code adffadfaacfbfabaabf8bff6f9abaeaaa9aba4abfb)
	(_ent
		(_time 1587941266931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int addr 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 11(_array -1((_to i 0 i 7)))))
		(_port(_int data 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 17(_array -1((_to i 0 i 7)))))
		(_type(_int instruction_mem_t 0 17(_array 2((_to i 0 i 65535)))))
		(_sig(_int instruction_mem 3 0 18(_arch(_uni))))
		(_file(_int instructionFile -2 0 23(_prcs 0(_code 2))))
		(_var(_int instructionLine -3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 25(_array -1((_to i 0 i 31)))))
		(_var(_int instructionData 4 0 25(_prcs 0)))
		(_var(_int instructionAddr -4 0 26(_prcs 0((i 0)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(2))(_mon)(_read(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953721961 1952675186 1936617321 1852400223 1954051118)
	)
	(_model . rtl 3 -1)
)
V 000044 55 7537          1587941267105 rtl
(_unit VHDL(issue_control_unit 0 5(rtl 0 111))
	(_version ve4)
	(_time 1587941267106 2020.04.26 18:47:47)
	(_source(\../src/issue_control_unit.vhd\))
	(_parameters tan)
	(_code 590b015b530f0e4e5c5e5e091f030b5f0f5f0c5e5d5e5b)
	(_ent
		(_time 1587941266998)
	)
	(_object
		(_port(_int a_RegWr -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int a_RegDst 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 9(_array -1((_to i 0 i 2)))))
		(_port(_int a_Latency 1 0 9(_ent(_in))))
		(_port(_int a_Unit 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 11(_array -1((_to i 0 i 17)))))
		(_port(_int a_Imm 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 12(_array -1((_to i 0 i 4)))))
		(_port(_int a_op_SFU1 3 0 12(_ent(_in))))
		(_port(_int a_op_SFU2 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int a_op_SPU 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 15(_array -1((_to i 0 i 1)))))
		(_port(_int a_op_BU 5 0 15(_ent(_in))))
		(_port(_int a_op_BRU 1 0 16(_ent(_in))))
		(_port(_int a_op_LSU 1 0 17(_ent(_in))))
		(_port(_int a_op_PU 5 0 18(_ent(_in))))
		(_port(_int a_RA 0 0 19(_ent(_in))))
		(_port(_int a_RA_rd -1 0 20(_ent(_in))))
		(_port(_int a_RB 0 0 21(_ent(_in))))
		(_port(_int a_RB_rd -1 0 22(_ent(_in))))
		(_port(_int a_RC 0 0 23(_ent(_in))))
		(_port(_int a_RC_rd -1 0 24(_ent(_in))))
		(_port(_int a_stop -1 0 25(_ent(_in))))
		(_port(_int a_fetch -1 0 26(_ent(_out))))
		(_port(_int b_RegWr -1 0 28(_ent(_in))))
		(_port(_int b_RegDst 0 0 29(_ent(_in))))
		(_port(_int b_Latency 1 0 30(_ent(_in))))
		(_port(_int b_Unit 1 0 31(_ent(_in))))
		(_port(_int b_Imm 2 0 32(_ent(_in))))
		(_port(_int b_op_SFU1 3 0 33(_ent(_in))))
		(_port(_int b_op_SFU2 1 0 34(_ent(_in))))
		(_port(_int b_op_SPU 4 0 35(_ent(_in))))
		(_port(_int b_op_BU 5 0 36(_ent(_in))))
		(_port(_int b_op_BRU 1 0 37(_ent(_in))))
		(_port(_int b_op_LSU 1 0 38(_ent(_in))))
		(_port(_int b_op_PU 5 0 39(_ent(_in))))
		(_port(_int b_RA 0 0 40(_ent(_in))))
		(_port(_int b_RA_rd -1 0 41(_ent(_in))))
		(_port(_int b_RB 0 0 42(_ent(_in))))
		(_port(_int b_RB_rd -1 0 43(_ent(_in))))
		(_port(_int b_RC 0 0 44(_ent(_in))))
		(_port(_int b_RC_rd -1 0 45(_ent(_in))))
		(_port(_int b_stop -1 0 46(_ent(_in))))
		(_port(_int b_fetch -1 0 47(_ent(_out))))
		(_port(_int even0_RegDst 0 0 49(_ent(_in))))
		(_port(_int even0_RegWr -1 0 50(_ent(_in))))
		(_port(_int even0_Latency 1 0 51(_ent(_in))))
		(_port(_int even1_RegDst 0 0 52(_ent(_in))))
		(_port(_int even1_RegWr -1 0 53(_ent(_in))))
		(_port(_int even1_Latency 1 0 54(_ent(_in))))
		(_port(_int even2_RegDst 0 0 55(_ent(_in))))
		(_port(_int even2_RegWr -1 0 56(_ent(_in))))
		(_port(_int even2_Latency 1 0 57(_ent(_in))))
		(_port(_int even3_RegDst 0 0 58(_ent(_in))))
		(_port(_int even3_RegWr -1 0 59(_ent(_in))))
		(_port(_int even3_Latency 1 0 60(_ent(_in))))
		(_port(_int even4_RegDst 0 0 61(_ent(_in))))
		(_port(_int even4_RegWr -1 0 62(_ent(_in))))
		(_port(_int even4_Latency 1 0 63(_ent(_in))))
		(_port(_int even5_RegDst 0 0 64(_ent(_in))))
		(_port(_int even5_RegWr -1 0 65(_ent(_in))))
		(_port(_int even5_Latency 1 0 66(_ent(_in))))
		(_port(_int odd0_RegDst 0 0 68(_ent(_in))))
		(_port(_int odd0_RegWr -1 0 69(_ent(_in))))
		(_port(_int odd0_Latency 1 0 70(_ent(_in))))
		(_port(_int odd1_RegDst 0 0 71(_ent(_in))))
		(_port(_int odd1_RegWr -1 0 72(_ent(_in))))
		(_port(_int odd1_Latency 1 0 73(_ent(_in))))
		(_port(_int odd2_RegDst 0 0 74(_ent(_in))))
		(_port(_int odd2_RegWr -1 0 75(_ent(_in))))
		(_port(_int odd2_Latency 1 0 76(_ent(_in))))
		(_port(_int odd3_RegDst 0 0 77(_ent(_in))))
		(_port(_int odd3_RegWr -1 0 78(_ent(_in))))
		(_port(_int odd3_Latency 1 0 79(_ent(_in))))
		(_port(_int odd4_RegDst 0 0 80(_ent(_in))))
		(_port(_int odd4_RegWr -1 0 81(_ent(_in))))
		(_port(_int odd4_Latency 1 0 82(_ent(_in))))
		(_port(_int even_RegWr -1 0 84(_ent(_out))))
		(_port(_int even_RegDst 0 0 85(_ent(_out))))
		(_port(_int even_Latency 1 0 86(_ent(_out))))
		(_port(_int even_Unit 1 0 87(_ent(_out))))
		(_port(_int even_Imm 2 0 88(_ent(_out))))
		(_port(_int op_SFU1 3 0 89(_ent(_out))))
		(_port(_int op_SFU2 1 0 90(_ent(_out))))
		(_port(_int op_SPU 4 0 91(_ent(_out))))
		(_port(_int op_BU 5 0 92(_ent(_out))))
		(_port(_int RA 0 0 93(_ent(_out))))
		(_port(_int RB 0 0 94(_ent(_out))))
		(_port(_int RC 0 0 95(_ent(_out))))
		(_port(_int odd_RegWr -1 0 97(_ent(_out))))
		(_port(_int odd_RegDst 0 0 98(_ent(_out))))
		(_port(_int odd_Latency 1 0 99(_ent(_out))))
		(_port(_int odd_Unit 1 0 100(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 101(_array -1((_to i 0 i 15)))))
		(_port(_int odd_Imm 6 0 101(_ent(_out))))
		(_port(_int op_BRU 1 0 102(_ent(_out))))
		(_port(_int op_LSU 1 0 103(_ent(_out))))
		(_port(_int op_PU 5 0 104(_ent(_out))))
		(_port(_int RD 0 0 105(_ent(_out))))
		(_port(_int RE 0 0 106(_ent(_out))))
		(_port(_int RF 0 0 107(_ent(_out))))
		(_sig(_int a_rd_hazard -1 0 113(_arch(_uni))))
		(_sig(_int b_rd_hazard -1 0 114(_arch(_uni))))
		(_sig(_int wr_hazard -1 0 115(_arch(_uni))))
		(_sig(_int a_even -1 0 117(_arch(_uni))))
		(_sig(_int b_even -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 121(_array -1((_to i 0 i 1)))))
		(_sig(_int even_sel 7 0 121(_arch(_uni))))
		(_sig(_int odd_sel 7 0 122(_arch(_uni))))
		(_prcs
			(line__126(_arch 0 0 126(_assignment(_trgt(96))(_sens(12)(13)(14)(15)(16)(17)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72))(_mon))))
			(line__139(_arch 1 0 139(_assignment(_trgt(97))(_sens(0)(1)(2)(32)(33)(34)(35)(36)(37)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72))(_mon))))
			(line__153(_arch 2 0 153(_assignment(_trgt(98))(_sens(0)(1)(20)(21)))))
			(line__155(_arch 3 0 155(_assignment(_trgt(99))(_sens(3))(_mon))))
			(line__156(_arch 4 0 156(_assignment(_trgt(100))(_sens(23))(_mon))))
			(line__158(_arch 5 0 158(_assignment(_trgt(19))(_sens(101)(102)))))
			(line__159(_arch 6 0 159(_assignment(_trgt(39))(_sens(101)(102)))))
			(line__162(_arch 7 0 162(_prcs(_simple)(_trgt(101)(102))(_sens(96)(97)(98)(99)(100)(9)(18)(38)))))
			(line__215(_arch 8 0 215(_prcs(_simple)(_trgt(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84))(_sens(101)(0)(1)(2)(3)(4)(5)(6)(7)(8)(12)(14)(16)(20)(21)(22)(23)(24)(25)(26)(27)(28)(32)(34)(36)))))
			(line__261(_arch 9 0 261(_prcs(_simple)(_trgt(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95))(_sens(102)(0)(1)(2)(3)(4(t_2_17))(9)(10)(11)(12)(14)(16)(20)(21)(22)(23)(24(t_2_17))(29)(30)(31)(32)(34)(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(515)
		(514)
		(33686018 131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018 514)
		(33686018 2)
		(131586)
		(33686018)
		(514)
		(33686018 131586)
		(33686018 131586)
		(33686018 131586)
		(33686018 131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(131586)
		(514)
		(33686018 131586)
		(33686018 131586)
		(33686018 131586)
	)
	(_model . rtl 10 -1)
)
V 000044 55 3267          1587941267173 rtl
(_unit VHDL(local_store_unit 0 11(rtl 0 24))
	(_version ve4)
	(_time 1587941267174 2020.04.26 18:47:47)
	(_source(\../src/local_store_unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code a7f5a5f0f6f0f0b1a0a3e4fea0a0a4a0a3a1f1a0a5)
	(_ent
		(_time 1587941267165)
	)
	(_object
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 15(_array -1((_to i 0 i 2)))))
		(_port(_int op_sel 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 16(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_port(_int B 1 0 17(_ent(_in))))
		(_port(_int T 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 19(_array -1((_to i 0 i 15)))))
		(_port(_int Imm 2 0 19(_ent(_in))))
		(_port(_int Result 1 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{0~to~31}~13 0 26(_array -1((_to i 0 i 31)))))
		(_cnst(_int LSLR 3 0 26(_arch(_string \"00000000000000111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 28(_array -1((_to i 0 i 7)))))
		(_type(_int LS_t 0 28(_array 4((_to i 0 i 262143)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 33(_array -1((_to i 0 i 7)))))
		(_sig(_int LS 5 0 51(_arch(_uni(_code 5)))))
		(_sig(_int op -7 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~31}~134 0 55(_array -1((_to i 0 i 31)))))
		(_sig(_int LSA 7 0 55(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(8))(_sens(1))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(9))(_sens(2(t_0_31))(3(t_0_31))(5(t_6_15))(5(0))(5(t_0_15))(8)))))
			(line__73(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(7)(8)(9))(_mon))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7))(_sens(0)(4)(8)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int LS_init 4 0 30(_arch(_func 5 -2)))
			(_ext READLINE(2 1))
			(_ext HREAD(0 10))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.local_store_unit_op_t(3 local_store_unit_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(4 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(4 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (6)(7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(.(spu_lite_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(2)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1767863148 779381102 7633012)
	)
	(_model . rtl 6 -1)
)
V 000044 55 3710          1587941267231 rtl
(_unit VHDL(odd_rf_reg 0 5(rtl 0 44))
	(_version ve4)
	(_time 1587941267232 2020.04.26 18:47:47)
	(_source(\../src/odd_rf_reg.vhd\))
	(_parameters tan)
	(_code d684d184d48186c387d1c48c81d380d1d4d0d3d0d1)
	(_ent
		(_time 1587941267224)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int gate_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 10(_array -1((_to i 0 i 2)))))
		(_port(_int Unit_d 0 0 10(_ent(_in))))
		(_port(_int Latency_d 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int RegDst_d 1 0 12(_ent(_in))))
		(_port(_int RegWr_d -1 0 13(_ent(_in))))
		(_port(_int op_LSU_d 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 16(_array -1((_to i 0 i 1)))))
		(_port(_int op_PU_d 2 0 16(_ent(_in))))
		(_port(_int op_BRU_d 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 19(_array -1((_to i 0 i 31)))))
		(_port(_int PC_d 3 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 21(_array -1((_to i 0 i 15)))))
		(_port(_int Imm_d 4 0 21(_ent(_in))))
		(_port(_int RD_d 1 0 22(_ent(_in))))
		(_port(_int RE_d 1 0 23(_ent(_in))))
		(_port(_int RF_d 1 0 24(_ent(_in))))
		(_port(_int Unit_q 0 0 26(_ent(_out))))
		(_port(_int Latency_q 0 0 27(_ent(_out))))
		(_port(_int RegDst_q 1 0 28(_ent(_out))))
		(_port(_int RegWr_q -1 0 29(_ent(_out))))
		(_port(_int op_LSU_q 0 0 31(_ent(_out))))
		(_port(_int op_PU_q 2 0 32(_ent(_out))))
		(_port(_int op_BRU_q 0 0 33(_ent(_out))))
		(_port(_int PC_q 3 0 35(_ent(_out))))
		(_port(_int Imm_q 4 0 37(_ent(_out))))
		(_port(_int RD_q 1 0 38(_ent(_out))))
		(_port(_int RE_q 1 0 39(_ent(_out))))
		(_port(_int RF_q 1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 46(_array -1((_to i 0 i 2)))))
		(_sig(_int Unit_reg 5 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int Latency_reg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int RegDst_reg 6 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegWr_reg -1 0 49(_arch(_uni((i 2))))))
		(_sig(_int op_LSU_reg 5 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 52(_array -1((_to i 0 i 1)))))
		(_sig(_int op_PU_reg 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int op_BRU_reg 5 0 53(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 55(_array -1((_to i 0 i 31)))))
		(_sig(_int PC_reg 8 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 57(_array -1((_to i 0 i 15)))))
		(_sig(_int Imm_reg 9 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int RD_reg 6 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int RE_reg 6 0 59(_arch(_uni((_others(i 2)))))))
		(_sig(_int RF_reg 6 0 60(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_simple)(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(1)))))
			(line__95(_arch 1 0 95(_prcs(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(0)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131586)
		(33686018 131586)
		(131586)
		(514)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 131586)
		(33686018 131586)
	)
	(_model . rtl 2 -1)
)
V 000044 55 2148          1587941267279 rtl
(_unit VHDL(permute_unit 0 8(rtl 0 16))
	(_version ve4)
	(_time 1587941267280 2020.04.26 18:47:47)
	(_source(\../src/permute_unit.vhd\))
	(_parameters tan)
	(_code 05565703055353135354105e500300005302000350)
	(_ent
		(_time 1587941267273)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 10(_array -1((_to i 0 i 1)))))
		(_port(_int op_sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 11(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 11(_ent(_in))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_sig(_int op -2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(3))(_sens(0))(_mon))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(2(t_0_27))(2(t_0_23))(2)(2(t_32_127))(2(t_0_15)))(_sens(3)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.permute_unit_op_t(1 permute_unit_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(16))(2(17))(2(18))(2(19))(2(20))(2(21))(2(22))(2(23))(2(24))(2(25))(2(26))(2(27))(2(28))(2(29))(2(30))(2(31))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000044 55 1371          1587941267332 rtl
(_unit VHDL(pipe_reg 0 4(rtl 0 22))
	(_version ve4)
	(_time 1587941267333 2020.04.26 18:47:47)
	(_source(\../src/pipe_reg.vhd\))
	(_parameters tan)
	(_code 44171646491210524342021f17424142434344424d)
	(_ent
		(_time 1587941267325)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 8(_array -1((_to i 0 i 127)))))
		(_port(_int Result_d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 9(_array -1((_to i 0 i 2)))))
		(_port(_int Unit_d 1 0 9(_ent(_in))))
		(_port(_int Latency_d 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1((_to i 0 i 6)))))
		(_port(_int RegDst_d 2 0 11(_ent(_in))))
		(_port(_int RegWr_d -1 0 12(_ent(_in))))
		(_port(_int Result_q 0 0 14(_ent(_out((_others(i 2)))))))
		(_port(_int Unit_q 1 0 15(_ent(_out((_others(i 2)))))))
		(_port(_int Latency_q 1 0 16(_ent(_out((_others(i 2)))))))
		(_port(_int RegDst_q 2 0 17(_ent(_out((_others(i 2)))))))
		(_port(_int RegWr_q -1 0 18(_ent(_out((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(6)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 1236          1587941267379 rtl
(_unit VHDL(program_counter 0 5(rtl 0 17))
	(_version ve4)
	(_time 1587941267380 2020.04.26 18:47:47)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 722120727225706474216028227426772474717424)
	(_ent
		(_time 1587941267372)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int inc2 -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 11(_array -1((_to i 0 i 31)))))
		(_port(_int PC_i 0 0 11(_ent(_in))))
		(_port(_int PCWr -1 0 12(_ent(_in))))
		(_port(_int PC_o 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{0~to~31}~13 0 19(_array -1((_to i 0 i 31)))))
		(_sig(_int PC 1 0 19(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(5))(_sens(6)(1)(2)(3)(4)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(6))(_sens(0)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 2 -1)
)
V 000044 55 2247          1587941267430 rtl
(_unit VHDL(register_file 0 5(rtl 0 37))
	(_version ve4)
	(_time 1587941267431 2020.04.26 18:47:47)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code a1f2f1f6a5f6f2b7aef2b2faf4a7a4a6a3a4f7a7a7)
	(_ent
		(_time 1587941267422)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 9(_array -1((_to i 0 i 6)))))
		(_port(_int A_rd_addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 10(_array -1((_to i 0 i 127)))))
		(_port(_int A_rd_data 1 0 10(_ent(_out((_others(i 2)))))))
		(_port(_int B_rd_addr 0 0 12(_ent(_in))))
		(_port(_int B_rd_data 1 0 13(_ent(_out((_others(i 2)))))))
		(_port(_int C_rd_addr 0 0 15(_ent(_in))))
		(_port(_int C_rd_data 1 0 16(_ent(_out((_others(i 2)))))))
		(_port(_int D_rd_addr 0 0 18(_ent(_in))))
		(_port(_int D_rd_data 1 0 19(_ent(_out((_others(i 2)))))))
		(_port(_int E_rd_addr 0 0 21(_ent(_in))))
		(_port(_int E_rd_data 1 0 22(_ent(_out((_others(i 2)))))))
		(_port(_int F_rd_addr 0 0 24(_ent(_in))))
		(_port(_int F_rd_data 1 0 25(_ent(_out((_others(i 2)))))))
		(_port(_int A_wr_en -1 0 27(_ent(_in))))
		(_port(_int A_wr_addr 0 0 28(_ent(_in))))
		(_port(_int A_wr_data 1 0 29(_ent(_in))))
		(_port(_int B_wr_en -1 0 31(_ent(_in))))
		(_port(_int B_wr_addr 0 0 32(_ent(_in))))
		(_port(_int B_wr_data 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 39(_array -1((_to i 0 i 127)))))
		(_type(_int regs_t 0 39(_array 2((_to i 0 i 127)))))
		(_sig(_int registers 3 0 40(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(read_process(_arch 0 0 44(_prcs(_trgt(2)(4)(6)(8)(10)(12))(_sens(0)(19)(1)(3)(5)(7)(9)(11)(13)(14)(15)(16)(17)(18))(_dssslsensitivity 1)(_mon))))
			(write_process(_arch 1 0 97(_prcs(_trgt(19))(_sens(0)(13)(14)(15)(16)(17)(18))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (19)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 2 -1)
)
V 000044 55 1229          1587941267482 rtl
(_unit VHDL(result_mux 0 8(rtl 0 22))
	(_version ve4)
	(_time 1587941267483 2020.04.26 18:47:47)
	(_source(\../src/result_mux.vhd\))
	(_parameters tan)
	(_code d0838082d58687c7d484938b85d586d684d7d5d7d8)
	(_ent
		(_time 1587941267475)
	)
	(_object
		(_gen(_int G_UNIT -1 0 10(_ent)))
		(_gen(_int G_LATENCY -2 0 11(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 14(_array -3((_to i 0 i 2)))))
		(_port(_int Unit_sel 0 0 14(_ent(_in))))
		(_port(_int Latency 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 16(_array -3((_to i 0 i 127)))))
		(_port(_int Result0 1 0 16(_ent(_in))))
		(_port(_int Result1 1 0 17(_ent(_in))))
		(_port(_int Result 1 0 18(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(0 unit_t)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(.(spu_lite_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . rtl 1 -1)
)
V 000044 55 759           1587941267528 rtl
(_unit VHDL(result_reg 0 4(rtl 0 12))
	(_version ve4)
	(_time 1587941267529 2020.04.26 18:47:47)
	(_source(\../src/result_reg.vhd\))
	(_parameters tan)
	(_code ffacafafaca9a8e8faacbca4aafaa9f8fdf9faf9f8)
	(_ent
		(_time 1587941267521)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 7(_array -1((_to i 0 i 127)))))
		(_port(_int d 0 0 7(_ent(_in))))
		(_port(_int q 0 0 8(_ent(_out((_others(i 2)))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 7506          1587941267585 rtl
(_unit VHDL(simple_fixed_unit1 0 8(rtl 0 18))
	(_version ve4)
	(_time 1587941267586 2020.04.26 18:47:47)
	(_source(\../src/simple_fixed_unit1.vhd\))
	(_parameters tan)
	(_code 3e6d6e3b62693e296d397d646a3b68383838373936)
	(_ent
		(_time 1587941267569)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 10(_array -1((_to i 0 i 4)))))
		(_port(_int op_sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 11(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 11(_ent(_in))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 13(_array -1((_to i 0 i 17)))))
		(_port(_int Imm 2 0 13(_ent(_in))))
		(_port(_int Result 1 0 14(_ent(_out))))
		(_sig(_int op -4 0 30(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__36(_arch 1 0 36(_prcs(_simple)(_trgt(4)(4(t_96_127))(4(t_64_95))(4(t_32_63))(4(t_0_31))(4(t_112_127))(4(t_96_111))(4(t_80_95))(4(t_64_79))(4(t_48_63))(4(t_32_47))(4(t_16_31))(4(t_0_15)))(_sens(5)(1)(2)(3(t_2_17))(3(2))(3(t_0_17))(3(t_8_17))(3(8)))(_mon))))
		)
		(_subprogram
			(_int count_leading_zeros 2 0 20(_arch(_func -3 -2)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.simple_fixed_unit1_op_t(2 simple_fixed_unit1_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(spu_lite_pkg))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 3 -1)
)
V 000044 55 1887          1587941267652 rtl
(_unit VHDL(simple_fixed_unit2 0 8(rtl 0 18))
	(_version ve4)
	(_time 1587941267653 2020.04.26 18:47:47)
	(_source(\../src/simple_fixed_unit2.vhd\))
	(_parameters tan)
	(_code 7c2f2c7d262b7c6b797d3f2628792a7a7a7a757b74)
	(_ent
		(_time 1587941267643)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 10(_array -1((_to i 0 i 2)))))
		(_port(_int op_sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 11(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 11(_ent(_in))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 13(_array -1((_to i 0 i 17)))))
		(_port(_int Imm 2 0 13(_ent(_in))))
		(_port(_int Result 1 0 14(_ent(_out))))
		(_sig(_int op -2 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__26(_arch 1 0 26(_prcs(_simple)(_trgt(4(t_96_127))(4(t_64_95))(4(t_32_63))(4(t_0_31))(4(t_112_127))(4(t_96_111))(4(t_80_95))(4(t_64_79))(4(t_48_63))(4(t_32_47))(4(t_16_31))(4(t_0_15)))(_sens(1(t_0_15))(1(t_16_31))(1(t_32_47))(1(t_48_63))(1(t_64_79))(1(t_80_95))(1(t_96_111))(1(t_112_127))(1(t_0_31))(1(t_32_63))(1(t_64_95))(1(t_96_127))(2(t_11_15))(2(t_27_31))(2(t_43_47))(2(t_59_63))(2(t_75_79))(2(t_91_95))(2(t_107_111))(2(t_123_127))(2(t_26_31))(2(t_58_63))(2(t_90_95))(2(t_122_127))(2(t_12_15))(2(t_28_31))(2(t_44_47))(2(t_60_63))(2(t_76_79))(2(t_92_95))(2(t_108_111))(2(t_124_127))(3(t_13_17))(3(t_12_17))(3(t_14_17))(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.simple_fixed_unit2_op_t(1 simple_fixed_unit2_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 2 -1)
)
V 000044 55 4036          1587941267723 rtl
(_unit VHDL(single_precision_unit 0 9(rtl 0 20))
	(_version ve4)
	(_time 1587941267724 2020.04.26 18:47:47)
	(_source(\../src/single_precision_unit.vhd\))
	(_parameters tan)
	(_code ca999a9f929dcbdcc89889909ecf9ccdcacdc8cccf)
	(_ent
		(_time 1587941267710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 11(_array -1((_to i 0 i 3)))))
		(_port(_int op_sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~12 0 12(_array -1((_to i 0 i 127)))))
		(_port(_int A 1 0 12(_ent(_in))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_port(_int C 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 15(_array -1((_to i 0 i 17)))))
		(_port(_int Imm 2 0 15(_ent(_in))))
		(_port(_int Result 1 0 16(_ent(_out))))
		(_sig(_int op -2 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(5(t_96_127))(5(t_64_95))(5(t_32_63))(5(t_0_31)))(_sens(6)(1(t_16_31))(1(t_48_63))(1(t_80_95))(1(t_112_127))(1(t_0_31))(1(t_32_63))(1(t_64_95))(1(t_96_127))(2(t_16_31))(2(t_48_63))(2(t_80_95))(2(t_112_127))(2(t_0_31))(2(t_32_63))(2(t_64_95))(2(t_96_127))(3(t_0_31))(3(t_32_63))(3(t_64_95))(3(t_96_127))(4(t_8_17))(4(t_10_17)))(_mon))))
		)
		(_subprogram
			(_ext to_float(4 50))
			(_ext "="(4 26))
			(_ext ">"(4 30))
			(_ext "+"(4 3))
			(_ext "-"(4 4))
			(_ext "*"(4 5))
			(_ext to_float(4 54))
			(_ext "/"(4 99))
			(_ext "*"(4 95))
			(_ext to_signed(4 65))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.single_precision_unit_op_t(1 single_precision_unit_op_t)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(3 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_var(_ext ieee.float_pkg.float_exponent_width(4 float_exponent_width)))
		(_var(_ext ieee.float_pkg.float_fraction_width(4 float_fraction_width)))
		(_type(_ext ~extieee.fixed_float_types.round_type(5 round_type)))
		(_var(_ext ieee.float_pkg.float_round_style(4 float_round_style)))
		(_type(_ext ~extieee.float_pkg.UNRESOLVED_float(4 UNRESOLVED_float)))
		(_type(_ext ~extstd.standard.BOOLEAN(3 BOOLEAN)))
		(_var(_ext ieee.float_pkg.float_check_error(4 float_check_error)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(ieee(NUMERIC_STD))(std(standard))(ieee(float_pkg))(ieee(fixed_float_types)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000044 55 2524 1587941258712 spu_lite_pkg
(_unit VHDL(spu_lite_pkg 0 5)
	(_version ve4)
	(_time 1587941258713 2020.04.26 18:47:38)
	(_source(\../src/spu_lite_pkg.vhd\))
	(_parameters tan)
	(_code 93c6999d90c5c286c3c4d0c9cb9497959696c59493)
	(_object
		(_type(_int unit_t 0 7(_enum1 unit_simple_fixed1 unit_simple_fixed2 unit_single_precision unit_byte unit_permute unit_branch unit_local_store (_to i 0 i 6))))
		(_type(_int simple_fixed_unit1_op_t 0 17(_enum1 op_immediate_load_halfword op_immediate_load_halfword_upper op_immediate_load_word op_immediate_load_address op_add_halfword op_add_halfword_immediate op_add_word op_add_word_immediate op_subtract_from_halfword op_subtract_from_halfword_immediate op_subtract_from_word op_subtract_from_word_immediate op_count_leading_zeros op_and op_or op_xor op_nand op_nor op_compare_equal_halfword op_compare_equal_word op_compare_equal_word_immediate op_compare_greater_than_halfword op_compare_greater_than_word op_compare_greater_than_word_immediate op_compare_logical_greater_than_halfword op_compare_logical_greater_than_word op_compare_logical_greater_than_word_immediate (_to i 0 i 26))))
		(_type(_int simple_fixed_unit2_op_t 0 47(_enum1 op_shift_left_halfword op_shift_left_halfword_immediate op_shift_left_word op_shift_left_word_immediate op_rotate_halfword op_rotate_halfword_immediate op_rotate_word op_rotate_word_immediate (_to i 0 i 7))))
		(_type(_int single_precision_unit_op_t 0 58(_enum1 op_multiply op_multiply_unsigned op_multiply_immediate op_multiply_unsigned_immediate op_floating_compare_equal op_floating_compare_greater_than op_floating_add op_floating_subtract op_floating_multiply op_floating_multiply_and_add op_convert_signed_integer_to_floating op_convert_floating_to_signed_integer (_to i 0 i 11))))
		(_type(_int byte_unit_op_t 0 73(_enum1 op_count_ones_in_bytes op_average_bytes op_absolute_difference_of_bytes op_sum_bytes_into_halfwords (_to i 0 i 3))))
		(_type(_int permute_unit_op_t 0 80(_enum1 op_gather_bits_from_bytes op_gather_bits_from_halfwords op_gather_bits_from_words (_to i 0 i 2))))
		(_type(_int branch_unit_op_t 0 86(_enum1 op_null op_branch_relative op_branch_absolute op_branch_indirect op_branch_if_not_zero_word op_branch_if_zero_word op_branch_if_not_zero_halfword op_branch_if_zero_halfword (_to i 0 i 7))))
		(_type(_int local_store_unit_op_t 0 97(_enum1 op_load_quadword_d op_load_quadword_x op_load_quadword_a op_store_quadword_d op_store_quadword_x op_store_quadword_a (_to i 0 i 5))))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2715          1587941413398 TB_ARCHITECTURE
(_unit VHDL(spu_lite_tb 0 13(tb_architecture 0 16))
	(_version ve4)
	(_time 1587941413399 2020.04.26 18:50:13)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code d2d4d481d08483c782d591888ad5d6d4d7d784d5d6)
	(_ent
		(_time 1587941285225)
	)
	(_comp
		(spu_lite
			(_object
				(_port(_int clk -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 91(_comp spu_lite)
		(_port
			((clk)(clk))
		)
		(_use(_ent . spu_lite)
		)
	)
	(_object
		(_sig(_int clk -1 0 24(_arch(_uni)(_event))))
		(_sig(_int end_sim -2 0 28(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 30(_array -1((_to i 0 i 127)))))
		(_type(_int regs_t 0 30(_array 0((_to i 0 i 127)))))
		(_sig(_alias <<UUT.Registers.registers>> 1 0 31(_int(-1))))
		(_sig(_alias registers 1 0 31(_arch(2()))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 33(_array -1((_to i 0 i 7)))))
		(_type(_int LS_t 0 33(_array 2((_to i 0 i 262143)))))
		(_sig(_alias <<UUT.LSU.LS>> 3 0 34(_int(-1))))
		(_sig(_alias LS 3 0 34(_arch(4()))))
		(_sig(_alias <<UUT.a_stop>> -1 0 36(_int(-1))))
		(_sig(_alias a_stop -1 0 36(_arch(6()))))
		(_sig(_alias b_stop -1 0 37(_arch(6()))))
		(_sig(_alias <<UUT.A_cache_hit_q>> -1 0 38(_int(-1))))
		(_sig(_alias A_cache_hit_q -1 0 38(_arch(9()))))
		(_sig(_alias <<UUT.B_cache_hit_q>> -1 0 39(_int(-1))))
		(_sig(_alias B_cache_hit_q -1 0 39(_arch(11()))))
		(_sig(_alias <<UUT.PCWr>> -1 0 40(_int(-1))))
		(_sig(_alias PCWr -1 0 40(_arch(13()))))
		(_sig(_alias <<UUT.PCWr_BRU>> -1 0 41(_int(-1))))
		(_sig(_alias PCWr_BRU -1 0 41(_arch(15()))))
		(_file(_int text_var -3 0 55(_prcs 1)))
		(_var(_int line_var -4 0 56(_prcs 1)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0))(_read(0)(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(1))(_sens(0)(7)(8)(10)(12)(14)(16))(_mon)(_read(3)(5)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
	(_static
		(1600611698 1886221668 1954051118)
		(1683977068 779119989 7633012)
		(32)
		(1953719636 1836008224 1952803952 658789)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000041 55 426 0 testbench_for_spu_lite
(_configuration VHDL (testbench_for_spu_lite 0 100 (spu_lite_tb))
	(_version ve4)
	(_time 1587941413409 2020.04.26 18:50:13)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code e2e4e3b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . spu_lite rtl
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
)
I 000044 55 83309         1588029114586 rtl
(_unit VHDL(spu_lite 0 9(rtl 0 15))
	(_version ve4)
	(_time 1588029114587 2020.04.27 19:11:54)
	(_source(\../src/spu_lite.vhd\))
	(_parameters tan)
	(_code 111540171047400447111742084a441714161216111614)
	(_ent
		(_time 1587941272351)
	)
	(_comp
		(dff
			(_object
				(_port(_int clk -1 0 449(_ent (_in))))
				(_port(_int d -1 0 450(_ent (_in))))
				(_port(_int q -1 0 451(_ent (_out((i 2))))))
			)
		)
		(branch_unit
			(_object
				(_port(_int A 3 0 44(_ent (_in))))
				(_port(_int Imm 4 0 45(_ent (_in))))
				(_port(_int PC 5 0 46(_ent (_in))))
				(_port(_int T 3 0 47(_ent (_in))))
				(_port(_int op_sel 6 0 48(_ent (_in))))
				(_port(_int PCWr -1 0 49(_ent (_out))))
				(_port(_int Result 5 0 50(_ent (_out))))
			)
		)
		(branch_reg
			(_object
				(_port(_int PCWr_d -1 0 35(_ent (_in))))
				(_port(_int PC_d 2 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int PCWr_q -1 0 38(_ent (_out((i 2))))))
				(_port(_int PC_q 2 0 39(_ent (_out((_others(i 2)))))))
			)
		)
		(byte_unit
			(_object
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 56(_ent (_in))))
				(_port(_int op_sel 8 0 57(_ent (_in))))
				(_port(_int Result 7 0 58(_ent (_out))))
			)
		)
		(result_mux
			(_object
				(_gen(_int G_UNIT -2 0 401(_ent)))
				(_gen(_int G_LATENCY -3 0 402(_ent)))
				(_port(_int Latency 52 0 405(_ent (_in))))
				(_port(_int Result0 53 0 406(_ent (_in))))
				(_port(_int Result1 53 0 407(_ent (_in))))
				(_port(_int Unit_sel 52 0 408(_ent (_in))))
				(_port(_int Result 53 0 409(_ent (_out))))
			)
		)
		(result_reg
			(_object
				(_port(_int clk -1 0 414(_ent (_in))))
				(_port(_int d 54 0 415(_ent (_in))))
				(_port(_int q 54 0 416(_ent (_out((_others(i 2)))))))
			)
		)
		(branch_prediction_unit
			(_object
				(_port(_int PCWr_BRU -1 0 21(_ent (_in))))
				(_port(_int PC_BRU 0 0 22(_ent (_in))))
				(_port(_int PC_if 0 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int op_BRU_a 1 0 25(_ent (_in))))
				(_port(_int op_BRU_rf 1 0 26(_ent (_in))))
				(_port(_int PCWr -1 0 27(_ent (_out))))
				(_port(_int PC_br 0 0 28(_ent (_out))))
				(_port(_int PC_o 0 0 29(_ent (_out))))
				(_port(_int mispredict -1 0 30(_ent (_out))))
			)
		)
		(decode_reg
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int gate_n -1 0 64(_ent (_in))))
				(_port(_int instruction_A_d 9 0 65(_ent (_in))))
				(_port(_int instruction_B_d 9 0 66(_ent (_in))))
				(_port(_int stall_A -1 0 67(_ent (_in))))
				(_port(_int stall_B -1 0 68(_ent (_in))))
				(_port(_int instruction_A_q 9 0 69(_ent (_out))))
				(_port(_int instruction_B_q 9 0 70(_ent (_out))))
			)
		)
		(decode_unit
			(_object
				(_port(_int instruction 10 0 75(_ent (_in))))
				(_port(_int Imm 11 0 76(_ent (_out))))
				(_port(_int Latency 12 0 77(_ent (_out))))
				(_port(_int RA 13 0 78(_ent (_out))))
				(_port(_int RA_rd -1 0 79(_ent (_out))))
				(_port(_int RB 13 0 80(_ent (_out))))
				(_port(_int RB_rd -1 0 81(_ent (_out))))
				(_port(_int RC 13 0 82(_ent (_out))))
				(_port(_int RC_rd -1 0 83(_ent (_out))))
				(_port(_int RegDst 13 0 84(_ent (_out))))
				(_port(_int RegWr -1 0 85(_ent (_out))))
				(_port(_int Unit 12 0 86(_ent (_out))))
				(_port(_int op_BRU 12 0 87(_ent (_out))))
				(_port(_int op_BU 14 0 88(_ent (_out))))
				(_port(_int op_LSU 12 0 89(_ent (_out))))
				(_port(_int op_PU 14 0 90(_ent (_out))))
				(_port(_int op_SFU1 15 0 91(_ent (_out))))
				(_port(_int op_SFU2 12 0 92(_ent (_out))))
				(_port(_int op_SPU 16 0 93(_ent (_out))))
				(_port(_int stop -1 0 94(_ent (_out))))
			)
		)
		(even_rf_reg
			(_object
				(_port(_int Imm_d 17 0 99(_ent (_in))))
				(_port(_int Latency_d 18 0 100(_ent (_in))))
				(_port(_int RA_d 19 0 101(_ent (_in))))
				(_port(_int RB_d 19 0 102(_ent (_in))))
				(_port(_int RC_d 19 0 103(_ent (_in))))
				(_port(_int RegDst_d 19 0 104(_ent (_in))))
				(_port(_int RegWr_d -1 0 105(_ent (_in))))
				(_port(_int Unit_d 18 0 106(_ent (_in))))
				(_port(_int clk -1 0 107(_ent (_in))))
				(_port(_int gate_n -1 0 108(_ent (_in))))
				(_port(_int op_BU_d 20 0 109(_ent (_in))))
				(_port(_int op_SFU1_d 21 0 110(_ent (_in))))
				(_port(_int op_SFU2_d 18 0 111(_ent (_in))))
				(_port(_int op_SPU_d 22 0 112(_ent (_in))))
				(_port(_int Imm_q 17 0 113(_ent (_out))))
				(_port(_int Latency_q 18 0 114(_ent (_out))))
				(_port(_int RA_q 19 0 115(_ent (_out))))
				(_port(_int RB_q 19 0 116(_ent (_out))))
				(_port(_int RC_q 19 0 117(_ent (_out))))
				(_port(_int RegDst_q 19 0 118(_ent (_out))))
				(_port(_int RegWr_q -1 0 119(_ent (_out))))
				(_port(_int Unit_q 18 0 120(_ent (_out))))
				(_port(_int op_BU_q 20 0 121(_ent (_out))))
				(_port(_int op_SFU1_q 21 0 122(_ent (_out))))
				(_port(_int op_SFU2_q 18 0 123(_ent (_out))))
				(_port(_int op_SPU_q 22 0 124(_ent (_out))))
			)
		)
		(pipe_reg
			(_object
				(_port(_int Latency_d 46 0 353(_ent (_in))))
				(_port(_int RegDst_d 47 0 354(_ent (_in))))
				(_port(_int RegWr_d -1 0 355(_ent (_in))))
				(_port(_int Result_d 48 0 356(_ent (_in))))
				(_port(_int Unit_d 46 0 357(_ent (_in))))
				(_port(_int clk -1 0 358(_ent (_in))))
				(_port(_int Latency_q 46 0 359(_ent (_out((_others(i 2)))))))
				(_port(_int RegDst_q 47 0 360(_ent (_out((_others(i 2)))))))
				(_port(_int RegWr_q -1 0 361(_ent (_out((i 2))))))
				(_port(_int Result_q 48 0 362(_ent (_out((_others(i 2)))))))
				(_port(_int Unit_q 46 0 363(_ent (_out((_others(i 2)))))))
			)
		)
		(forwarding_unit
			(_object
				(_port(_int A_reg 23 0 129(_ent (_in))))
				(_port(_int B_reg 23 0 130(_ent (_in))))
				(_port(_int C_reg 23 0 131(_ent (_in))))
				(_port(_int D_reg 23 0 132(_ent (_in))))
				(_port(_int E_reg 23 0 133(_ent (_in))))
				(_port(_int F_reg 23 0 134(_ent (_in))))
				(_port(_int RA 24 0 135(_ent (_in))))
				(_port(_int RB 24 0 136(_ent (_in))))
				(_port(_int RC 24 0 137(_ent (_in))))
				(_port(_int RD 24 0 138(_ent (_in))))
				(_port(_int RE 24 0 139(_ent (_in))))
				(_port(_int RF 24 0 140(_ent (_in))))
				(_port(_int even2_RegDst 24 0 141(_ent (_in))))
				(_port(_int even2_RegWr -1 0 142(_ent (_in))))
				(_port(_int even2_Result 23 0 143(_ent (_in))))
				(_port(_int even3_RegDst 24 0 144(_ent (_in))))
				(_port(_int even3_RegWr -1 0 145(_ent (_in))))
				(_port(_int even3_Result 23 0 146(_ent (_in))))
				(_port(_int even4_RegDst 24 0 147(_ent (_in))))
				(_port(_int even4_RegWr -1 0 148(_ent (_in))))
				(_port(_int even4_Result 23 0 149(_ent (_in))))
				(_port(_int even5_RegDst 24 0 150(_ent (_in))))
				(_port(_int even5_RegWr -1 0 151(_ent (_in))))
				(_port(_int even5_Result 23 0 152(_ent (_in))))
				(_port(_int even6_RegDst 24 0 153(_ent (_in))))
				(_port(_int even6_RegWr -1 0 154(_ent (_in))))
				(_port(_int even6_Result 23 0 155(_ent (_in))))
				(_port(_int even7_RegDst 24 0 156(_ent (_in))))
				(_port(_int even7_RegWr -1 0 157(_ent (_in))))
				(_port(_int even7_Result 23 0 158(_ent (_in))))
				(_port(_int evenWB_RegDst 24 0 159(_ent (_in))))
				(_port(_int evenWB_RegWr -1 0 160(_ent (_in))))
				(_port(_int evenWB_Result 23 0 161(_ent (_in))))
				(_port(_int odd4_RegDst 24 0 162(_ent (_in))))
				(_port(_int odd4_RegWr -1 0 163(_ent (_in))))
				(_port(_int odd4_Result 23 0 164(_ent (_in))))
				(_port(_int odd5_RegDst 24 0 165(_ent (_in))))
				(_port(_int odd5_RegWr -1 0 166(_ent (_in))))
				(_port(_int odd5_Result 23 0 167(_ent (_in))))
				(_port(_int odd6_RegDst 24 0 168(_ent (_in))))
				(_port(_int odd6_RegWr -1 0 169(_ent (_in))))
				(_port(_int odd6_Result 23 0 170(_ent (_in))))
				(_port(_int odd7_RegDst 24 0 171(_ent (_in))))
				(_port(_int odd7_RegWr -1 0 172(_ent (_in))))
				(_port(_int odd7_Result 23 0 173(_ent (_in))))
				(_port(_int oddWB_RegDst 24 0 174(_ent (_in))))
				(_port(_int oddWB_RegWr -1 0 175(_ent (_in))))
				(_port(_int oddWB_Result 23 0 176(_ent (_in))))
				(_port(_int A 23 0 177(_ent (_out))))
				(_port(_int B 23 0 178(_ent (_out))))
				(_port(_int C 23 0 179(_ent (_out))))
				(_port(_int D 23 0 180(_ent (_out))))
				(_port(_int E 23 0 181(_ent (_out))))
				(_port(_int F 23 0 182(_ent (_out))))
			)
		)
		(instruction_cache
			(_object
				(_port(_int PC 25 0 187(_ent (_in))))
				(_port(_int clk -1 0 188(_ent (_in))))
				(_port(_int mem_data 26 0 189(_ent (_in))))
				(_port(_int A_hit -1 0 190(_ent (_out))))
				(_port(_int A_instruction 25 0 191(_ent (_out))))
				(_port(_int B_hit -1 0 192(_ent (_out))))
				(_port(_int B_instruction 25 0 193(_ent (_out))))
				(_port(_int mem_addr 25 0 194(_ent (_out((_others(i 2)))))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 27 0 199(_ent (_in))))
				(_port(_int data 28 0 200(_ent (_out))))
			)
		)
		(issue_control_unit
			(_object
				(_port(_int a_Imm 29 0 205(_ent (_in))))
				(_port(_int a_Latency 30 0 206(_ent (_in))))
				(_port(_int a_RA 31 0 207(_ent (_in))))
				(_port(_int a_RA_rd -1 0 208(_ent (_in))))
				(_port(_int a_RB 31 0 209(_ent (_in))))
				(_port(_int a_RB_rd -1 0 210(_ent (_in))))
				(_port(_int a_RC 31 0 211(_ent (_in))))
				(_port(_int a_RC_rd -1 0 212(_ent (_in))))
				(_port(_int a_RegDst 31 0 213(_ent (_in))))
				(_port(_int a_RegWr -1 0 214(_ent (_in))))
				(_port(_int a_Unit 30 0 215(_ent (_in))))
				(_port(_int a_op_BRU 30 0 216(_ent (_in))))
				(_port(_int a_op_BU 32 0 217(_ent (_in))))
				(_port(_int a_op_LSU 30 0 218(_ent (_in))))
				(_port(_int a_op_PU 32 0 219(_ent (_in))))
				(_port(_int a_op_SFU1 33 0 220(_ent (_in))))
				(_port(_int a_op_SFU2 30 0 221(_ent (_in))))
				(_port(_int a_op_SPU 34 0 222(_ent (_in))))
				(_port(_int a_stop -1 0 223(_ent (_in))))
				(_port(_int b_Imm 29 0 224(_ent (_in))))
				(_port(_int b_Latency 30 0 225(_ent (_in))))
				(_port(_int b_RA 31 0 226(_ent (_in))))
				(_port(_int b_RA_rd -1 0 227(_ent (_in))))
				(_port(_int b_RB 31 0 228(_ent (_in))))
				(_port(_int b_RB_rd -1 0 229(_ent (_in))))
				(_port(_int b_RC 31 0 230(_ent (_in))))
				(_port(_int b_RC_rd -1 0 231(_ent (_in))))
				(_port(_int b_RegDst 31 0 232(_ent (_in))))
				(_port(_int b_RegWr -1 0 233(_ent (_in))))
				(_port(_int b_Unit 30 0 234(_ent (_in))))
				(_port(_int b_op_BRU 30 0 235(_ent (_in))))
				(_port(_int b_op_BU 32 0 236(_ent (_in))))
				(_port(_int b_op_LSU 30 0 237(_ent (_in))))
				(_port(_int b_op_PU 32 0 238(_ent (_in))))
				(_port(_int b_op_SFU1 33 0 239(_ent (_in))))
				(_port(_int b_op_SFU2 30 0 240(_ent (_in))))
				(_port(_int b_op_SPU 34 0 241(_ent (_in))))
				(_port(_int b_stop -1 0 242(_ent (_in))))
				(_port(_int even0_Latency 30 0 243(_ent (_in))))
				(_port(_int even0_RegDst 31 0 244(_ent (_in))))
				(_port(_int even0_RegWr -1 0 245(_ent (_in))))
				(_port(_int even1_Latency 30 0 246(_ent (_in))))
				(_port(_int even1_RegDst 31 0 247(_ent (_in))))
				(_port(_int even1_RegWr -1 0 248(_ent (_in))))
				(_port(_int even2_Latency 30 0 249(_ent (_in))))
				(_port(_int even2_RegDst 31 0 250(_ent (_in))))
				(_port(_int even2_RegWr -1 0 251(_ent (_in))))
				(_port(_int even3_Latency 30 0 252(_ent (_in))))
				(_port(_int even3_RegDst 31 0 253(_ent (_in))))
				(_port(_int even3_RegWr -1 0 254(_ent (_in))))
				(_port(_int even4_Latency 30 0 255(_ent (_in))))
				(_port(_int even4_RegDst 31 0 256(_ent (_in))))
				(_port(_int even4_RegWr -1 0 257(_ent (_in))))
				(_port(_int even5_Latency 30 0 258(_ent (_in))))
				(_port(_int even5_RegDst 31 0 259(_ent (_in))))
				(_port(_int even5_RegWr -1 0 260(_ent (_in))))
				(_port(_int odd0_Latency 30 0 261(_ent (_in))))
				(_port(_int odd0_RegDst 31 0 262(_ent (_in))))
				(_port(_int odd0_RegWr -1 0 263(_ent (_in))))
				(_port(_int odd1_Latency 30 0 264(_ent (_in))))
				(_port(_int odd1_RegDst 31 0 265(_ent (_in))))
				(_port(_int odd1_RegWr -1 0 266(_ent (_in))))
				(_port(_int odd2_Latency 30 0 267(_ent (_in))))
				(_port(_int odd2_RegDst 31 0 268(_ent (_in))))
				(_port(_int odd2_RegWr -1 0 269(_ent (_in))))
				(_port(_int odd3_Latency 30 0 270(_ent (_in))))
				(_port(_int odd3_RegDst 31 0 271(_ent (_in))))
				(_port(_int odd3_RegWr -1 0 272(_ent (_in))))
				(_port(_int odd4_Latency 30 0 273(_ent (_in))))
				(_port(_int odd4_RegDst 31 0 274(_ent (_in))))
				(_port(_int odd4_RegWr -1 0 275(_ent (_in))))
				(_port(_int RA 31 0 276(_ent (_out))))
				(_port(_int RB 31 0 277(_ent (_out))))
				(_port(_int RC 31 0 278(_ent (_out))))
				(_port(_int RD 31 0 279(_ent (_out))))
				(_port(_int RE 31 0 280(_ent (_out))))
				(_port(_int RF 31 0 281(_ent (_out))))
				(_port(_int a_fetch -1 0 282(_ent (_out))))
				(_port(_int b_fetch -1 0 283(_ent (_out))))
				(_port(_int even_Imm 29 0 284(_ent (_out))))
				(_port(_int even_Latency 30 0 285(_ent (_out))))
				(_port(_int even_RegDst 31 0 286(_ent (_out))))
				(_port(_int even_RegWr -1 0 287(_ent (_out))))
				(_port(_int even_Unit 30 0 288(_ent (_out))))
				(_port(_int odd_Imm 35 0 289(_ent (_out))))
				(_port(_int odd_Latency 30 0 290(_ent (_out))))
				(_port(_int odd_RegDst 31 0 291(_ent (_out))))
				(_port(_int odd_RegWr -1 0 292(_ent (_out))))
				(_port(_int odd_Unit 30 0 293(_ent (_out))))
				(_port(_int op_BRU 30 0 294(_ent (_out))))
				(_port(_int op_BU 32 0 295(_ent (_out))))
				(_port(_int op_LSU 30 0 296(_ent (_out))))
				(_port(_int op_PU 32 0 297(_ent (_out))))
				(_port(_int op_SFU1 33 0 298(_ent (_out))))
				(_port(_int op_SFU2 30 0 299(_ent (_out))))
				(_port(_int op_SPU 34 0 300(_ent (_out))))
			)
		)
		(local_store_unit
			(_object
				(_port(_int A 36 0 305(_ent (_in))))
				(_port(_int B 36 0 306(_ent (_in))))
				(_port(_int Imm 37 0 307(_ent (_in))))
				(_port(_int T 36 0 308(_ent (_in))))
				(_port(_int clk -1 0 309(_ent (_in))))
				(_port(_int op_sel 38 0 310(_ent (_in))))
				(_port(_int Result 36 0 311(_ent (_out))))
			)
		)
		(odd_rf_reg
			(_object
				(_port(_int Imm_d 39 0 316(_ent (_in))))
				(_port(_int Latency_d 40 0 317(_ent (_in))))
				(_port(_int PC_d 41 0 318(_ent (_in))))
				(_port(_int RD_d 42 0 319(_ent (_in))))
				(_port(_int RE_d 42 0 320(_ent (_in))))
				(_port(_int RF_d 42 0 321(_ent (_in))))
				(_port(_int RegDst_d 42 0 322(_ent (_in))))
				(_port(_int RegWr_d -1 0 323(_ent (_in))))
				(_port(_int Unit_d 40 0 324(_ent (_in))))
				(_port(_int clk -1 0 325(_ent (_in))))
				(_port(_int gate_n -1 0 326(_ent (_in))))
				(_port(_int op_BRU_d 40 0 327(_ent (_in))))
				(_port(_int op_LSU_d 40 0 328(_ent (_in))))
				(_port(_int op_PU_d 43 0 329(_ent (_in))))
				(_port(_int Imm_q 39 0 330(_ent (_out))))
				(_port(_int Latency_q 40 0 331(_ent (_out))))
				(_port(_int PC_q 41 0 332(_ent (_out))))
				(_port(_int RD_q 42 0 333(_ent (_out))))
				(_port(_int RE_q 42 0 334(_ent (_out))))
				(_port(_int RF_q 42 0 335(_ent (_out))))
				(_port(_int RegDst_q 42 0 336(_ent (_out))))
				(_port(_int RegWr_q -1 0 337(_ent (_out))))
				(_port(_int Unit_q 40 0 338(_ent (_out))))
				(_port(_int op_BRU_q 40 0 339(_ent (_out))))
				(_port(_int op_LSU_q 40 0 340(_ent (_out))))
				(_port(_int op_PU_q 43 0 341(_ent (_out))))
			)
		)
		(program_counter
			(_object
				(_port(_int PCWr -1 0 368(_ent (_in))))
				(_port(_int PC_i 49 0 369(_ent (_in))))
				(_port(_int clk -1 0 370(_ent (_in))))
				(_port(_int en -1 0 371(_ent (_in))))
				(_port(_int inc2 -1 0 372(_ent (_in))))
				(_port(_int PC_o 49 0 373(_ent (_out))))
			)
		)
		(permute_unit
			(_object
				(_port(_int A 44 0 346(_ent (_in))))
				(_port(_int op_sel 45 0 347(_ent (_in))))
				(_port(_int Result 44 0 348(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int A_rd_addr 50 0 378(_ent (_in))))
				(_port(_int A_wr_addr 50 0 379(_ent (_in))))
				(_port(_int A_wr_data 51 0 380(_ent (_in))))
				(_port(_int A_wr_en -1 0 381(_ent (_in))))
				(_port(_int B_rd_addr 50 0 382(_ent (_in))))
				(_port(_int B_wr_addr 50 0 383(_ent (_in))))
				(_port(_int B_wr_data 51 0 384(_ent (_in))))
				(_port(_int B_wr_en -1 0 385(_ent (_in))))
				(_port(_int C_rd_addr 50 0 386(_ent (_in))))
				(_port(_int D_rd_addr 50 0 387(_ent (_in))))
				(_port(_int E_rd_addr 50 0 388(_ent (_in))))
				(_port(_int F_rd_addr 50 0 389(_ent (_in))))
				(_port(_int clk -1 0 390(_ent (_in))))
				(_port(_int A_rd_data 51 0 391(_ent (_out((_others(i 2)))))))
				(_port(_int B_rd_data 51 0 392(_ent (_out((_others(i 2)))))))
				(_port(_int C_rd_data 51 0 393(_ent (_out((_others(i 2)))))))
				(_port(_int D_rd_data 51 0 394(_ent (_out((_others(i 2)))))))
				(_port(_int E_rd_data 51 0 395(_ent (_out((_others(i 2)))))))
				(_port(_int F_rd_data 51 0 396(_ent (_out((_others(i 2)))))))
			)
		)
		(simple_fixed_unit1
			(_object
				(_port(_int A 55 0 421(_ent (_in))))
				(_port(_int B 55 0 422(_ent (_in))))
				(_port(_int Imm 56 0 423(_ent (_in))))
				(_port(_int op_sel 57 0 424(_ent (_in))))
				(_port(_int Result 55 0 425(_ent (_out))))
			)
		)
		(simple_fixed_unit2
			(_object
				(_port(_int A 58 0 430(_ent (_in))))
				(_port(_int B 58 0 431(_ent (_in))))
				(_port(_int Imm 59 0 432(_ent (_in))))
				(_port(_int op_sel 60 0 433(_ent (_in))))
				(_port(_int Result 58 0 434(_ent (_out))))
			)
		)
		(single_precision_unit
			(_object
				(_port(_int A 61 0 439(_ent (_in))))
				(_port(_int B 61 0 440(_ent (_in))))
				(_port(_int C 61 0 441(_ent (_in))))
				(_port(_int Imm 62 0 442(_ent (_in))))
				(_port(_int op_sel 63 0 443(_ent (_in))))
				(_port(_int Result 61 0 444(_ent (_out))))
			)
		)
	)
	(_inst A_miss_ff 0 706(_comp dff)
		(_port
			((clk)(clk))
			((d)(A_cache_hit))
			((q)(A_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst BRU 0 713(_comp branch_unit)
		(_port
			((A)(D))
			((Imm)(odd_Imm))
			((PC)(PC_fw))
			((T)(F))
			((op_sel)(op_BRU))
			((PCWr)(PCWr_BRU))
			((Result)(PC_BRU))
		)
		(_use(_ent . branch_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((T)(T))
				((Imm)(Imm))
				((PC)(PC))
				((Result)(Result))
				((PCWr)(PCWr))
			)
		)
	)
	(_inst BRU_pipe1 0 724(_comp branch_reg)
		(_port
			((PCWr_d)(PCWr_BRU))
			((PC_d)(PC_BRU))
			((clk)(clk))
			((PCWr_q)(PCWr1))
			((PC_q)(PC_BRU1))
		)
		(_use(_ent . branch_reg)
			(_port
				((clk)(clk))
				((PC_d)(PC_d))
				((PCWr_d)(PCWr_d))
				((PC_q)(PC_q))
				((PCWr_q)(PCWr_q))
			)
		)
	)
	(_inst BU 0 733(_comp byte_unit)
		(_port
			((A)(A))
			((B)(B))
			((op_sel)(op_BU))
			((Result)(BU_Result))
		)
		(_use(_ent . byte_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst BU_MUX 0 741(_comp result_mux)
		(_gen
			((G_UNIT)((i 3)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(even3_Latency))
			((Result0)(even3_Result_MUX1))
			((Result1)(BU_Result3))
			((Unit_sel)(even3_Unit))
			((Result)(even3_Result_MUX2))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 3)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst BU_pipe1 0 754(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result))
			((q)(BU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe2 0 761(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result1))
			((q)(BU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe3 0 768(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result2))
			((q)(BU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst B_miss_ff 0 775(_comp dff)
		(_port
			((clk)(clk))
			((d)(B_cache_hit))
			((q)(B_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst Branch_prediction 0 782(_comp branch_prediction_unit)
		(_port
			((PCWr_BRU)(PCWr1))
			((PC_BRU)(PC_BRU1))
			((PC_if)(PC_if))
			((clk)(clk))
			((op_BRU_a)(a_op_BRU))
			((op_BRU_rf)(op_BRU_rf))
			((PCWr)(PCWr))
			((PC_br)(PC_rf))
			((PC_o)(PC_d))
			((mispredict)(branch_mispredict))
		)
		(_use(_ent . branch_prediction_unit)
			(_port
				((clk)(clk))
				((PC_if)(PC_if))
				((PC_BRU)(PC_BRU))
				((PCWr_BRU)(PCWr_BRU))
				((op_BRU_rf)(op_BRU_rf))
				((op_BRU_a)(op_BRU_a))
				((mispredict)(mispredict))
				((PC_br)(PC_br))
				((PC_o)(PC_o))
				((PCWr)(PCWr))
			)
		)
	)
	(_inst Decode 0 796(_comp decode_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((instruction_A_d)(instruction_A_if))
			((instruction_B_d)(instruction_B_if))
			((stall_A)(A_cache_hit_n))
			((stall_B)(stall_B))
			((instruction_A_q)(instruction_A_dec))
			((instruction_B_q)(instruction_B_dec))
		)
		(_use(_ent . decode_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((stall_A)(stall_A))
				((stall_B)(stall_B))
				((instruction_A_d)(instruction_A_d))
				((instruction_B_d)(instruction_B_d))
				((instruction_A_q)(instruction_A_q))
				((instruction_B_q)(instruction_B_q))
			)
		)
	)
	(_inst Decode_A 0 808(_comp decode_unit)
		(_port
			((instruction)(instruction_A_dec))
			((Imm)(a_Imm))
			((Latency)(a_Latency))
			((RA)(a_RA))
			((RA_rd)(a_RA_rd))
			((RB)(a_RB))
			((RB_rd)(a_RB_rd))
			((RC)(a_RC))
			((RC_rd)(a_RC_rd))
			((RegDst)(a_RegDst))
			((RegWr)(a_RegWr))
			((Unit)(a_Unit))
			((op_BRU)(a_op_BRU))
			((op_BU)(a_op_BU))
			((op_LSU)(a_op_LSU))
			((op_PU)(a_op_PU))
			((op_SFU1)(a_op_SFU1))
			((op_SFU2)(a_op_SFU2))
			((op_SPU)(a_op_SPU))
			((stop)(a_stop))
		)
		(_use(_ent . decode_unit)
			(_port
				((instruction)(instruction))
				((RegWr)(RegWr))
				((RegDst)(RegDst))
				((Latency)(Latency))
				((Unit)(Unit))
				((Imm)(Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RA)(RA))
				((RA_rd)(RA_rd))
				((RB)(RB))
				((RB_rd)(RB_rd))
				((RC)(RC))
				((RC_rd)(RC_rd))
				((stop)(stop))
			)
		)
	)
	(_inst Decode_B 0 832(_comp decode_unit)
		(_port
			((instruction)(instruction_B_dec))
			((Imm)(b_Imm))
			((Latency)(b_Latency))
			((RA)(b_RA))
			((RA_rd)(b_RA_rd))
			((RB)(b_RB))
			((RB_rd)(b_RB_rd))
			((RC)(b_RC))
			((RC_rd)(b_RC_rd))
			((RegDst)(b_RegDst))
			((RegWr)(b_RegWr))
			((Unit)(b_Unit))
			((op_BRU)(b_op_BRU))
			((op_BU)(b_op_BU))
			((op_LSU)(b_op_LSU))
			((op_PU)(b_op_PU))
			((op_SFU1)(b_op_SFU1))
			((op_SFU2)(b_op_SFU2))
			((op_SPU)(b_op_SPU))
			((stop)(b_stop))
		)
		(_use(_ent . decode_unit)
			(_port
				((instruction)(instruction))
				((RegWr)(RegWr))
				((RegDst)(RegDst))
				((Latency)(Latency))
				((Unit)(Unit))
				((Imm)(Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RA)(RA))
				((RA_rd)(RA_rd))
				((RB)(RB))
				((RB_rd)(RB_rd))
				((RC)(RC))
				((RC_rd)(RC_rd))
				((stop)(stop))
			)
		)
	)
	(_inst Even_RF 0 856(_comp even_rf_reg)
		(_port
			((Imm_d)(even_Imm_rf))
			((Latency_d)(even_Latency_rf))
			((RA_d)(RA_rf))
			((RB_d)(RB_rf))
			((RC_d)(RC_rf))
			((RegDst_d)(even_RegDst_rf))
			((RegWr_d)(even_RegWr_rf))
			((Unit_d)(even_Unit_rf))
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((op_BU_d)(op_BU_rf))
			((op_SFU1_d)(op_SFU1_rf))
			((op_SFU2_d)(op_SFU2_rf))
			((op_SPU_d)(op_SPU_rf))
			((Imm_q)(even_Imm))
			((Latency_q)(even0_Latency))
			((RA_q)(RA_fw))
			((RB_q)(RB_fw))
			((RC_q)(RC_fw))
			((RegDst_q)(even0_RegDst))
			((RegWr_q)(even0_RegWr))
			((Unit_q)(even0_Unit))
			((op_BU_q)(op_BU))
			((op_SFU1_q)(op_SFU1))
			((op_SFU2_q)(op_SFU2))
			((op_SPU_q)(op_SPU))
		)
		(_use(_ent . even_rf_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((op_SFU1_d)(op_SFU1_d))
				((op_SFU2_d)(op_SFU2_d))
				((op_SPU_d)(op_SPU_d))
				((op_BU_d)(op_BU_d))
				((Imm_d)(Imm_d))
				((RA_d)(RA_d))
				((RB_d)(RB_d))
				((RC_d)(RC_d))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
				((op_SFU1_q)(op_SFU1_q))
				((op_SFU2_q)(op_SFU2_q))
				((op_SPU_q)(op_SPU_q))
				((op_BU_q)(op_BU_q))
				((Imm_q)(Imm_q))
				((RA_q)(RA_q))
				((RB_q)(RB_q))
				((RC_q)(RC_q))
			)
		)
	)
	(_inst Even_WB 0 886(_comp pipe_reg)
		(_port
			((Latency_d)(even7_Latency))
			((RegDst_d)(even7_RegDst))
			((RegWr_d)(even7_RegWr))
			((Result_d)(even7_Result_MUX))
			((Unit_d)(even7_Unit))
			((clk)(clk))
			((Latency_q)(evenWB_Latency))
			((RegDst_q)(evenWB_RegDst))
			((RegWr_q)(evenWB_RegWr))
			((Result_q)(evenWB_Result))
			((Unit_q)(evenWB_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe1 0 901(_comp pipe_reg)
		(_port
			((Latency_d)(even0_Latency))
			((RegDst_d)(even0_RegDst))
			((RegWr_d)(even0_RegWr))
			((Result_d)(GND_128))
			((Unit_d)(even0_Unit))
			((clk)(clk))
			((Latency_q)(even1_Latency))
			((RegDst_q)(even1_RegDst))
			((RegWr_q)(even1_RegWr))
			((Result_q)(even1_Result))
			((Unit_q)(even1_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe2 0 916(_comp pipe_reg)
		(_port
			((Latency_d)(even1_Latency))
			((RegDst_d)(even1_RegDst))
			((RegWr_d)(even1_RegWr))
			((Result_d)(even1_Result))
			((Unit_d)(even1_Unit))
			((clk)(clk))
			((Latency_q)(even2_Latency))
			((RegDst_q)(even2_RegDst))
			((RegWr_q)(even2_RegWr))
			((Result_q)(even2_Result))
			((Unit_q)(even2_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe3 0 931(_comp pipe_reg)
		(_port
			((Latency_d)(even2_Latency))
			((RegDst_d)(even2_RegDst))
			((RegWr_d)(even2_RegWr))
			((Result_d)(even2_Result_MUX))
			((Unit_d)(even2_Unit))
			((clk)(clk))
			((Latency_q)(even3_Latency))
			((RegDst_q)(even3_RegDst))
			((RegWr_q)(even3_RegWr))
			((Result_q)(even3_Result))
			((Unit_q)(even3_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe4 0 946(_comp pipe_reg)
		(_port
			((Latency_d)(even3_Latency))
			((RegDst_d)(even3_RegDst))
			((RegWr_d)(even3_RegWr))
			((Result_d)(even3_Result_MUX2))
			((Unit_d)(even3_Unit))
			((clk)(clk))
			((Latency_q)(even4_Latency))
			((RegDst_q)(even4_RegDst))
			((RegWr_q)(even4_RegWr))
			((Result_q)(even4_Result))
			((Unit_q)(even4_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe5 0 961(_comp pipe_reg)
		(_port
			((Latency_d)(even4_Latency))
			((RegDst_d)(even4_RegDst))
			((RegWr_d)(even4_RegWr))
			((Result_d)(even4_Result))
			((Unit_d)(even4_Unit))
			((clk)(clk))
			((Latency_q)(even5_Latency))
			((RegDst_q)(even5_RegDst))
			((RegWr_q)(even5_RegWr))
			((Result_q)(even5_Result))
			((Unit_q)(even5_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe6 0 976(_comp pipe_reg)
		(_port
			((Latency_d)(even5_Latency))
			((RegDst_d)(even5_RegDst))
			((RegWr_d)(even5_RegWr))
			((Result_d)(even5_Result))
			((Unit_d)(even5_Unit))
			((clk)(clk))
			((Latency_q)(even6_Latency))
			((RegDst_q)(even6_RegDst))
			((RegWr_q)(even6_RegWr))
			((Result_q)(even6_Result))
			((Unit_q)(even6_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe7 0 991(_comp pipe_reg)
		(_port
			((Latency_d)(even6_Latency))
			((RegDst_d)(even6_RegDst))
			((RegWr_d)(even6_RegWr))
			((Result_d)(even6_Result_MUX))
			((Unit_d)(even6_Unit))
			((clk)(clk))
			((Latency_q)(even7_Latency))
			((RegDst_q)(even7_RegDst))
			((RegWr_q)(even7_RegWr))
			((Result_q)(even7_Result))
			((Unit_q)(even7_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst FWD_Unit 0 1006(_comp forwarding_unit)
		(_port
			((A_reg)(A_reg))
			((B_reg)(B_reg))
			((C_reg)(C_reg))
			((D_reg)(D_reg))
			((E_reg)(E_reg))
			((F_reg)(F_reg))
			((RA)(RA_fw))
			((RB)(RB_fw))
			((RC)(RC_fw))
			((RD)(RD_fw))
			((RE)(RE_fw))
			((RF)(RF_fw))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Result)(even2_Result_MUX))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Result)(even3_Result))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Result)(even4_Result))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Result)(even5_Result))
			((even6_RegDst)(even6_RegDst))
			((even6_RegWr)(even6_RegWr))
			((even6_Result)(even6_Result_MUX))
			((even7_RegDst)(even7_RegDst))
			((even7_RegWr)(even7_RegWr))
			((even7_Result)(even7_Result_MUX))
			((evenWB_RegDst)(evenWB_RegDst))
			((evenWB_RegWr)(evenWB_RegWr))
			((evenWB_Result)(evenWB_Result))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Result)(odd4_Result))
			((odd5_RegDst)(odd5_RegDst))
			((odd5_RegWr)(odd5_RegWr))
			((odd5_Result)(odd5_Result))
			((odd6_RegDst)(odd6_RegDst))
			((odd6_RegWr)(odd6_RegWr))
			((odd6_Result)(odd6_Result_MUX))
			((odd7_RegDst)(odd7_RegDst))
			((odd7_RegWr)(odd7_RegWr))
			((odd7_Result)(odd7_Result))
			((oddWB_RegDst)(oddWB_RegDst))
			((oddWB_RegWr)(oddWB_RegWr))
			((oddWB_Result)(oddWB_Result))
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
		)
		(_use(_ent . forwarding_unit)
			(_port
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
				((A_reg)(A_reg))
				((B_reg)(B_reg))
				((C_reg)(C_reg))
				((D_reg)(D_reg))
				((E_reg)(E_reg))
				((F_reg)(F_reg))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Result)(even2_Result))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Result)(even3_Result))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Result)(even4_Result))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Result)(even5_Result))
				((even6_RegDst)(even6_RegDst))
				((even6_RegWr)(even6_RegWr))
				((even6_Result)(even6_Result))
				((even7_RegDst)(even7_RegDst))
				((even7_RegWr)(even7_RegWr))
				((even7_Result)(even7_Result))
				((evenWB_RegDst)(evenWB_RegDst))
				((evenWB_RegWr)(evenWB_RegWr))
				((evenWB_Result)(evenWB_Result))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Result)(odd4_Result))
				((odd5_RegDst)(odd5_RegDst))
				((odd5_RegWr)(odd5_RegWr))
				((odd5_Result)(odd5_Result))
				((odd6_RegDst)(odd6_RegDst))
				((odd6_RegWr)(odd6_RegWr))
				((odd6_Result)(odd6_Result))
				((odd7_RegDst)(odd7_RegDst))
				((odd7_RegWr)(odd7_RegWr))
				((odd7_Result)(odd7_Result))
				((oddWB_RegDst)(oddWB_RegDst))
				((oddWB_RegWr)(oddWB_RegWr))
				((oddWB_Result)(oddWB_Result))
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
			)
		)
	)
	(_inst I_cache 0 1064(_comp instruction_cache)
		(_port
			((PC)(PC_if))
			((clk)(clk))
			((mem_data)(instruction_mem_data))
			((A_hit)(A_cache_hit))
			((A_instruction)(instruction_A_if))
			((B_hit)(B_cache_hit))
			((B_instruction)(instruction_B_if))
			((mem_addr)(instruction_mem_addr))
		)
		(_use(_ent . instruction_cache)
			(_port
				((clk)(clk))
				((PC)(PC))
				((A_instruction)(A_instruction))
				((A_hit)(A_hit))
				((B_instruction)(B_instruction))
				((B_hit)(B_hit))
				((mem_addr)(mem_addr))
				((mem_data)(mem_data))
			)
		)
	)
	(_inst Instruction_mem 0 1076(_comp instruction_memory)
		(_port
			((addr)(instruction_mem_addr))
			((data)(instruction_mem_data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst Issue_control 0 1082(_comp issue_control_unit)
		(_port
			((a_Imm)(a_Imm))
			((a_Latency)(a_Latency))
			((a_RA)(a_RA))
			((a_RA_rd)(a_RA_rd))
			((a_RB)(a_RB))
			((a_RB_rd)(a_RB_rd))
			((a_RC)(a_RC))
			((a_RC_rd)(a_RC_rd))
			((a_RegDst)(a_RegDst))
			((a_RegWr)(a_RegWr))
			((a_Unit)(a_Unit))
			((a_op_BRU)(a_op_BRU))
			((a_op_BU)(a_op_BU))
			((a_op_LSU)(a_op_LSU))
			((a_op_PU)(a_op_PU))
			((a_op_SFU1)(a_op_SFU1))
			((a_op_SFU2)(a_op_SFU2))
			((a_op_SPU)(a_op_SPU))
			((a_stop)(a_stop))
			((b_Imm)(b_Imm))
			((b_Latency)(b_Latency))
			((b_RA)(b_RA))
			((b_RA_rd)(b_RA_rd))
			((b_RB)(b_RB))
			((b_RB_rd)(b_RB_rd))
			((b_RC)(b_RC))
			((b_RC_rd)(b_RC_rd))
			((b_RegDst)(b_RegDst))
			((b_RegWr)(b_RegWr))
			((b_Unit)(b_Unit))
			((b_op_BRU)(b_op_BRU))
			((b_op_BU)(b_op_BU))
			((b_op_LSU)(b_op_LSU))
			((b_op_PU)(b_op_PU))
			((b_op_SFU1)(b_op_SFU1))
			((b_op_SFU2)(b_op_SFU2))
			((b_op_SPU)(b_op_SPU))
			((b_stop)(b_stop))
			((even0_Latency)(even0_Latency))
			((even0_RegDst)(even0_RegDst))
			((even0_RegWr)(even0_RegWr))
			((even1_Latency)(even1_Latency))
			((even1_RegDst)(even1_RegDst))
			((even1_RegWr)(even1_RegWr))
			((even2_Latency)(even2_Latency))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even3_Latency)(even3_Latency))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even4_Latency)(even4_Latency))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even5_Latency)(even5_Latency))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((odd0_Latency)(odd0_Latency))
			((odd0_RegDst)(odd0_RegDst))
			((odd0_RegWr)(odd0_RegWr))
			((odd1_Latency)(odd1_Latency))
			((odd1_RegDst)(odd1_RegDst))
			((odd1_RegWr)(odd1_RegWr))
			((odd2_Latency)(odd2_Latency))
			((odd2_RegDst)(odd2_RegDst))
			((odd2_RegWr)(odd2_RegWr))
			((odd3_Latency)(odd3_Latency))
			((odd3_RegDst)(odd3_RegDst))
			((odd3_RegWr)(odd3_RegWr))
			((odd4_Latency)(odd4_Latency))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((RA)(RA_rf))
			((RB)(RB_rf))
			((RC)(RC_rf))
			((RD)(RD_rf))
			((RE)(RE_rf))
			((RF)(RF_rf))
			((a_fetch)(a_fetch))
			((b_fetch)(b_fetch))
			((even_Imm)(even_Imm_rf))
			((even_Latency)(even_Latency_rf))
			((even_RegDst)(even_RegDst_rf))
			((even_RegWr)(even_RegWr_rf))
			((even_Unit)(even_Unit_rf))
			((odd_Imm)(odd_Imm_rf))
			((odd_Latency)(odd_Latency_rf))
			((odd_RegDst)(odd_RegDst_rf))
			((odd_RegWr)(odd_RegWr_rf))
			((odd_Unit)(odd_Unit_rf))
			((op_BRU)(op_BRU_rf))
			((op_BU)(op_BU_rf))
			((op_LSU)(op_LSU_rf))
			((op_PU)(op_PU_rf))
			((op_SFU1)(op_SFU1_rf))
			((op_SFU2)(op_SFU2_rf))
			((op_SPU)(op_SPU_rf))
		)
		(_use(_ent . issue_control_unit)
			(_port
				((a_RegWr)(a_RegWr))
				((a_RegDst)(a_RegDst))
				((a_Latency)(a_Latency))
				((a_Unit)(a_Unit))
				((a_Imm)(a_Imm))
				((a_op_SFU1)(a_op_SFU1))
				((a_op_SFU2)(a_op_SFU2))
				((a_op_SPU)(a_op_SPU))
				((a_op_BU)(a_op_BU))
				((a_op_BRU)(a_op_BRU))
				((a_op_LSU)(a_op_LSU))
				((a_op_PU)(a_op_PU))
				((a_RA)(a_RA))
				((a_RA_rd)(a_RA_rd))
				((a_RB)(a_RB))
				((a_RB_rd)(a_RB_rd))
				((a_RC)(a_RC))
				((a_RC_rd)(a_RC_rd))
				((a_stop)(a_stop))
				((a_fetch)(a_fetch))
				((b_RegWr)(b_RegWr))
				((b_RegDst)(b_RegDst))
				((b_Latency)(b_Latency))
				((b_Unit)(b_Unit))
				((b_Imm)(b_Imm))
				((b_op_SFU1)(b_op_SFU1))
				((b_op_SFU2)(b_op_SFU2))
				((b_op_SPU)(b_op_SPU))
				((b_op_BU)(b_op_BU))
				((b_op_BRU)(b_op_BRU))
				((b_op_LSU)(b_op_LSU))
				((b_op_PU)(b_op_PU))
				((b_RA)(b_RA))
				((b_RA_rd)(b_RA_rd))
				((b_RB)(b_RB))
				((b_RB_rd)(b_RB_rd))
				((b_RC)(b_RC))
				((b_RC_rd)(b_RC_rd))
				((b_stop)(b_stop))
				((b_fetch)(b_fetch))
				((even0_RegDst)(even0_RegDst))
				((even0_RegWr)(even0_RegWr))
				((even0_Latency)(even0_Latency))
				((even1_RegDst)(even1_RegDst))
				((even1_RegWr)(even1_RegWr))
				((even1_Latency)(even1_Latency))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Latency)(even2_Latency))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Latency)(even3_Latency))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Latency)(even4_Latency))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Latency)(even5_Latency))
				((odd0_RegDst)(odd0_RegDst))
				((odd0_RegWr)(odd0_RegWr))
				((odd0_Latency)(odd0_Latency))
				((odd1_RegDst)(odd1_RegDst))
				((odd1_RegWr)(odd1_RegWr))
				((odd1_Latency)(odd1_Latency))
				((odd2_RegDst)(odd2_RegDst))
				((odd2_RegWr)(odd2_RegWr))
				((odd2_Latency)(odd2_Latency))
				((odd3_RegDst)(odd3_RegDst))
				((odd3_RegWr)(odd3_RegWr))
				((odd3_Latency)(odd3_Latency))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Latency)(odd4_Latency))
				((even_RegWr)(even_RegWr))
				((even_RegDst)(even_RegDst))
				((even_Latency)(even_Latency))
				((even_Unit)(even_Unit))
				((even_Imm)(even_Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((odd_RegWr)(odd_RegWr))
				((odd_RegDst)(odd_RegDst))
				((odd_Latency)(odd_Latency))
				((odd_Unit)(odd_Unit))
				((odd_Imm)(odd_Imm))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
			)
		)
	)
	(_inst LSU 0 1182(_comp local_store_unit)
		(_port
			((A)(D))
			((B)(E))
			((Imm)(odd_Imm))
			((T)(F))
			((clk)(clk))
			((op_sel)(op_LSU))
			((Result)(LSU_Result))
		)
		(_use(_ent . local_store_unit)
			(_port
				((clk)(clk))
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((T)(T))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst LSU_MUX 0 1193(_comp result_mux)
		(_gen
			((G_UNIT)((i 6)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Latency)(odd6_Latency))
			((Result0)(odd6_Result))
			((Result1)(LSU_Result6))
			((Unit_sel)(odd6_Unit))
			((Result)(odd6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 6)))
				((G_LATENCY)((i 6)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst LSU_pipe1 0 1206(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result))
			((q)(LSU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe2 0 1213(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result1))
			((q)(LSU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe3 0 1220(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result2))
			((q)(LSU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe4 0 1227(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result3))
			((q)(LSU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe5 0 1234(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result4))
			((q)(LSU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe6 0 1241(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result5))
			((q)(LSU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Odd_RF 0 1248(_comp odd_rf_reg)
		(_port
			((Imm_d)(odd_Imm_rf))
			((Latency_d)(odd_Latency_rf))
			((PC_d)(PC_rf))
			((RD_d)(RD_rf))
			((RE_d)(RE_rf))
			((RF_d)(RF_rf))
			((RegDst_d)(odd_RegDst_rf))
			((RegWr_d)(odd_RegWr_rf))
			((Unit_d)(odd_Unit_rf))
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((op_BRU_d)(op_BRU_rf))
			((op_LSU_d)(op_LSU_rf))
			((op_PU_d)(op_PU_rf))
			((Imm_q)(odd_Imm))
			((Latency_q)(odd0_Latency))
			((PC_q)(PC_fw))
			((RD_q)(RD_fw))
			((RE_q)(RE_fw))
			((RF_q)(RF_fw))
			((RegDst_q)(odd0_RegDst))
			((RegWr_q)(odd0_RegWr))
			((Unit_q)(odd0_Unit))
			((op_BRU_q)(op_BRU))
			((op_LSU_q)(op_LSU))
			((op_PU_q)(op_PU))
		)
		(_use(_ent . odd_rf_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((op_LSU_d)(op_LSU_d))
				((op_PU_d)(op_PU_d))
				((op_BRU_d)(op_BRU_d))
				((PC_d)(PC_d))
				((Imm_d)(Imm_d))
				((RD_d)(RD_d))
				((RE_d)(RE_d))
				((RF_d)(RF_d))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
				((op_LSU_q)(op_LSU_q))
				((op_PU_q)(op_PU_q))
				((op_BRU_q)(op_BRU_q))
				((PC_q)(PC_q))
				((Imm_q)(Imm_q))
				((RD_q)(RD_q))
				((RE_q)(RE_q))
				((RF_q)(RF_q))
			)
		)
	)
	(_inst Odd_WB 0 1278(_comp pipe_reg)
		(_port
			((Latency_d)(odd7_Latency))
			((RegDst_d)(odd7_RegDst))
			((RegWr_d)(odd7_RegWr))
			((Result_d)(odd7_Result))
			((Unit_d)(odd7_Unit))
			((clk)(clk))
			((Latency_q)(oddWB_Latency))
			((RegDst_q)(oddWB_RegDst))
			((RegWr_q)(oddWB_RegWr))
			((Result_q)(oddWB_Result))
			((Unit_q)(oddWB_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe1 0 1293(_comp pipe_reg)
		(_port
			((Latency_d)(odd0_Latency))
			((RegDst_d)(odd0_RegDst))
			((RegWr_d)(odd0_RegWr))
			((Result_d)(GND_128))
			((Unit_d)(odd0_Unit))
			((clk)(clk))
			((Latency_q)(odd1_Latency))
			((RegDst_q)(odd1_RegDst))
			((RegWr_q)(odd1_RegWr))
			((Result_q)(odd1_Result))
			((Unit_q)(odd1_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe2 0 1308(_comp pipe_reg)
		(_port
			((Latency_d)(odd1_Latency))
			((RegDst_d)(odd1_RegDst))
			((RegWr_d)(odd1_RegWr))
			((Result_d)(odd1_Result))
			((Unit_d)(odd1_Unit))
			((clk)(clk))
			((Latency_q)(odd2_Latency))
			((RegDst_q)(odd2_RegDst))
			((RegWr_q)(odd2_RegWr))
			((Result_q)(odd2_Result))
			((Unit_q)(odd2_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe3 0 1323(_comp pipe_reg)
		(_port
			((Latency_d)(odd2_Latency))
			((RegDst_d)(odd2_RegDst))
			((RegWr_d)(odd2_RegWr))
			((Result_d)(odd2_Result))
			((Unit_d)(odd2_Unit))
			((clk)(clk))
			((Latency_q)(odd3_Latency))
			((RegDst_q)(odd3_RegDst))
			((RegWr_q)(odd3_RegWr))
			((Result_q)(odd3_Result))
			((Unit_q)(odd3_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe4 0 1338(_comp pipe_reg)
		(_port
			((Latency_d)(odd3_Latency))
			((RegDst_d)(odd3_RegDst))
			((RegWr_d)(odd3_RegWr))
			((Result_d)(odd3_Result_MUX))
			((Unit_d)(odd3_Unit))
			((clk)(clk))
			((Latency_q)(odd4_Latency))
			((RegDst_q)(odd4_RegDst))
			((RegWr_q)(odd4_RegWr))
			((Result_q)(odd4_Result))
			((Unit_q)(odd4_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe5 0 1353(_comp pipe_reg)
		(_port
			((Latency_d)(odd4_Latency))
			((RegDst_d)(odd4_RegDst))
			((RegWr_d)(odd4_RegWr))
			((Result_d)(odd4_Result))
			((Unit_d)(odd4_Unit))
			((clk)(clk))
			((Latency_q)(odd5_Latency))
			((RegDst_q)(odd5_RegDst))
			((RegWr_q)(odd5_RegWr))
			((Result_q)(odd5_Result))
			((Unit_q)(odd5_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe6 0 1368(_comp pipe_reg)
		(_port
			((Latency_d)(odd5_Latency))
			((RegDst_d)(odd5_RegDst))
			((RegWr_d)(odd5_RegWr))
			((Result_d)(odd5_Result))
			((Unit_d)(odd5_Unit))
			((clk)(clk))
			((Latency_q)(odd6_Latency))
			((RegDst_q)(odd6_RegDst))
			((RegWr_q)(odd6_RegWr))
			((Result_q)(odd6_Result))
			((Unit_q)(odd6_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe7 0 1383(_comp pipe_reg)
		(_port
			((Latency_d)(odd6_Latency))
			((RegDst_d)(odd6_RegDst))
			((RegWr_d)(odd6_RegWr))
			((Result_d)(odd6_Result_MUX))
			((Unit_d)(odd6_Unit))
			((clk)(clk))
			((Latency_q)(odd7_Latency))
			((RegDst_q)(odd7_RegDst))
			((RegWr_q)(odd7_RegWr))
			((Result_q)(odd7_Result))
			((Unit_q)(odd7_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst PC 0 1398(_comp program_counter)
		(_port
			((PCWr)(PCWr))
			((PC_i)(PC_d))
			((clk)(clk))
			((en)(PC_en))
			((inc2)(PC_inc2))
			((PC_o)(PC_if))
		)
		(_use(_ent . program_counter)
			(_port
				((clk)(clk))
				((en)(en))
				((inc2)(inc2))
				((PC_i)(PC_i))
				((PCWr)(PCWr))
				((PC_o)(PC_o))
			)
		)
	)
	(_inst PU 0 1408(_comp permute_unit)
		(_port
			((A)(D))
			((op_sel)(op_PU))
			((Result)(PU_Result))
		)
		(_use(_ent . permute_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((Result)(Result))
			)
		)
	)
	(_inst PU_MUX 0 1415(_comp result_mux)
		(_gen
			((G_UNIT)((i 4)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(odd3_Latency))
			((Result0)(odd3_Result))
			((Result1)(PU_Result3))
			((Unit_sel)(odd3_Unit))
			((Result)(odd3_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 4)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst PU_pipe1 0 1428(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result))
			((q)(PU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe2 0 1435(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result1))
			((q)(PU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe3 0 1442(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result2))
			((q)(PU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Registers 0 1449(_comp register_file)
		(_port
			((A_rd_addr)(RA_rf))
			((A_wr_addr)(evenWB_RegDst))
			((A_wr_data)(evenWB_Result))
			((A_wr_en)(evenWB_RegWr))
			((B_rd_addr)(RB_rf))
			((B_wr_addr)(oddWB_RegDst))
			((B_wr_data)(oddWB_Result))
			((B_wr_en)(oddWB_RegWr))
			((C_rd_addr)(RC_rf))
			((D_rd_addr)(RD_rf))
			((E_rd_addr)(RE_rf))
			((F_rd_addr)(RF_rf))
			((clk)(clk))
			((A_rd_data)(A_reg))
			((B_rd_data)(B_reg))
			((C_rd_data)(C_reg))
			((D_rd_data)(D_reg))
			((E_rd_data)(E_reg))
			((F_rd_data)(F_reg))
		)
		(_use(_ent . register_file)
			(_port
				((clk)(clk))
				((A_rd_addr)(A_rd_addr))
				((A_rd_data)(A_rd_data))
				((B_rd_addr)(B_rd_addr))
				((B_rd_data)(B_rd_data))
				((C_rd_addr)(C_rd_addr))
				((C_rd_data)(C_rd_data))
				((D_rd_addr)(D_rd_addr))
				((D_rd_data)(D_rd_data))
				((E_rd_addr)(E_rd_addr))
				((E_rd_data)(E_rd_data))
				((F_rd_addr)(F_rd_addr))
				((F_rd_data)(F_rd_data))
				((A_wr_en)(A_wr_en))
				((A_wr_addr)(A_wr_addr))
				((A_wr_data)(A_wr_data))
				((B_wr_en)(B_wr_en))
				((B_wr_addr)(B_wr_addr))
				((B_wr_data)(B_wr_data))
			)
		)
	)
	(_inst SFU1 0 1472(_comp simple_fixed_unit1)
		(_port
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((op_sel)(op_SFU1))
			((Result)(SFU1_Result))
		)
		(_use(_ent . simple_fixed_unit1)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SFU1_MUX 0 1481(_comp result_mux)
		(_gen
			((G_UNIT)((i 0)))
			((G_LATENCY)((i 2)))
		)
		(_port
			((Latency)(even2_Latency))
			((Result0)(even2_Result))
			((Result1)(SFU1_Result2))
			((Unit_sel)(even2_Unit))
			((Result)(even2_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 0)))
				((G_LATENCY)((i 2)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SFU1_pipe1 0 1494(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result))
			((q)(SFU1_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU1_pipe2 0 1501(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result1))
			((q)(SFU1_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2 0 1508(_comp simple_fixed_unit2)
		(_port
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((op_sel)(op_SFU2))
			((Result)(SFU2_Result))
		)
		(_use(_ent . simple_fixed_unit2)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SFU2_MUX 0 1517(_comp result_mux)
		(_gen
			((G_UNIT)((i 1)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(even3_Latency))
			((Result0)(even3_Result))
			((Result1)(SFU_Result3))
			((Unit_sel)(even3_Unit))
			((Result)(even3_Result_MUX1))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 1)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SFU2_pipe1 0 1530(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result))
			((q)(SFU2_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe2 0 1537(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result1))
			((q)(SFU2_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe3 0 1544(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result2))
			((q)(SFU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU 0 1551(_comp single_precision_unit)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((Imm)(even_Imm))
			((op_sel)(op_SPU))
			((Result)(SPU_Result))
		)
		(_use(_ent . single_precision_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((C)(C))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_MUX1 0 1561(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Latency)(even6_Latency))
			((Result0)(even6_Result))
			((Result1)(SPU_Result6))
			((Unit_sel)(even6_Unit))
			((Result)(even6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 6)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_MUX2 0 1574(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 7)))
		)
		(_port
			((Latency)(even7_Latency))
			((Result0)(even7_Result))
			((Result1)(SPU_Result7))
			((Unit_sel)(even7_Unit))
			((Result)(even7_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 7)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_pipe1 0 1587(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result))
			((q)(SPU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe2 0 1594(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result1))
			((q)(SPU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe3 0 1601(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result2))
			((q)(SPU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe4 0 1608(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result3))
			((q)(SPU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe5 0 1615(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result4))
			((q)(SPU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe6 0 1622(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result5))
			((q)(SPU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe7 0 1629(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result6))
			((q)(SPU_Result7))
		)
		(_use(_ent . result_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 22(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 25(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~132 0 36(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 44(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 45(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~134 0 46(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~136 0 48(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~138 0 55(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1310 0 65(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1312 0 75(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 76(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1314 0 77(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 78(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1316 0 88(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 91(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 93(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1318 0 99(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1320 0 100(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1322 0 101(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1324 0 109(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1326 0 110(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1328 0 112(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1330 0 129(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1332 0 135(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1334 0 187(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 189(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1336 0 199(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~1338 0 200(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1340 0 205(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1342 0 206(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1344 0 207(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1346 0 217(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1348 0 220(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1350 0 222(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1352 0 289(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1354 0 305(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1356 0 307(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1358 0 310(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1360 0 316(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1362 0 317(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1364 0 318(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1366 0 319(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1368 0 329(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1370 0 346(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1372 0 347(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1374 0 353(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1376 0 354(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1378 0 356(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1380 0 369(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1382 0 378(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1384 0 380(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1386 0 405(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1388 0 406(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1390 0 415(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1392 0 421(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1394 0 423(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1396 0 424(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1398 0 430(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13100 0 432(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13102 0 433(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13104 0 439(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13106 0 442(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13108 0 443(_array -1((_to i 0 i 3)))))
		(_cnst(_int GND_CONSTANT -1 0 456(_arch((i 2)))))
		(_sig(_int A_cache_hit -1 0 460(_arch(_uni))))
		(_sig(_int A_cache_hit_n -1 0 461(_arch(_uni))))
		(_sig(_int A_cache_hit_q -1 0 462(_arch(_uni))))
		(_sig(_int a_fetch -1 0 463(_arch(_uni))))
		(_sig(_int a_RA_rd -1 0 464(_arch(_uni))))
		(_sig(_int a_RB_rd -1 0 465(_arch(_uni))))
		(_sig(_int a_RC_rd -1 0 466(_arch(_uni))))
		(_sig(_int a_RegWr -1 0 467(_arch(_uni))))
		(_sig(_int a_stop -1 0 468(_arch(_uni))))
		(_sig(_int branch_mispredict -1 0 469(_arch(_uni))))
		(_sig(_int B_cache_hit -1 0 470(_arch(_uni))))
		(_sig(_int B_cache_hit_q -1 0 471(_arch(_uni))))
		(_sig(_int b_fetch -1 0 472(_arch(_uni))))
		(_sig(_int b_RA_rd -1 0 473(_arch(_uni))))
		(_sig(_int b_RB_rd -1 0 474(_arch(_uni))))
		(_sig(_int b_RC_rd -1 0 475(_arch(_uni))))
		(_sig(_int b_RegWr -1 0 476(_arch(_uni))))
		(_sig(_int b_stop -1 0 477(_arch(_uni))))
		(_sig(_int even0_RegWr -1 0 478(_arch(_uni))))
		(_sig(_int even1_RegWr -1 0 479(_arch(_uni))))
		(_sig(_int even2_RegWr -1 0 480(_arch(_uni))))
		(_sig(_int even3_RegWr -1 0 481(_arch(_uni))))
		(_sig(_int even4_RegWr -1 0 482(_arch(_uni))))
		(_sig(_int even5_RegWr -1 0 483(_arch(_uni))))
		(_sig(_int even6_RegWr -1 0 484(_arch(_uni))))
		(_sig(_int even7_RegWr -1 0 485(_arch(_uni))))
		(_sig(_int evenWB_RegWr -1 0 486(_arch(_uni))))
		(_sig(_int even_RegWr_rf -1 0 487(_arch(_uni))))
		(_sig(_int GND -1 0 488(_int(_uni))))
		(_sig(_int odd0_RegWr -1 0 489(_arch(_uni))))
		(_sig(_int odd1_RegWr -1 0 490(_arch(_uni))))
		(_sig(_int odd2_RegWr -1 0 491(_arch(_uni))))
		(_sig(_int odd3_RegWr -1 0 492(_arch(_uni))))
		(_sig(_int odd4_RegWr -1 0 493(_arch(_uni))))
		(_sig(_int odd5_RegWr -1 0 494(_arch(_uni))))
		(_sig(_int odd6_RegWr -1 0 495(_arch(_uni))))
		(_sig(_int odd7_RegWr -1 0 496(_arch(_uni))))
		(_sig(_int oddWB_RegWr -1 0 497(_arch(_uni))))
		(_sig(_int odd_RegWr_rf -1 0 498(_arch(_uni))))
		(_sig(_int PCWr -1 0 499(_arch(_uni))))
		(_sig(_int PCWr1 -1 0 500(_arch(_uni))))
		(_sig(_int PCWr_BRU -1 0 501(_arch(_uni))))
		(_sig(_int PC_en -1 0 502(_arch(_uni))))
		(_sig(_int PC_inc2 -1 0 503(_arch(_uni))))
		(_sig(_int stall_B -1 0 504(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13110 0 505(_array -1((_to i 0 i 127)))))
		(_sig(_int A 64 0 505(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13112 0 506(_array -1((_to i 0 i 17)))))
		(_sig(_int a_Imm 65 0 506(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13114 0 507(_array -1((_to i 0 i 2)))))
		(_sig(_int a_Latency 66 0 507(_arch(_uni))))
		(_sig(_int a_op_BRU 66 0 508(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13116 0 509(_array -1((_to i 0 i 1)))))
		(_sig(_int a_op_BU 67 0 509(_arch(_uni))))
		(_sig(_int a_op_LSU 66 0 510(_arch(_uni))))
		(_sig(_int a_op_PU 67 0 511(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13118 0 512(_array -1((_to i 0 i 4)))))
		(_sig(_int a_op_SFU1 68 0 512(_arch(_uni))))
		(_sig(_int a_op_SFU2 66 0 513(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13120 0 514(_array -1((_to i 0 i 3)))))
		(_sig(_int a_op_SPU 69 0 514(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13122 0 515(_array -1((_to i 0 i 6)))))
		(_sig(_int a_RA 70 0 515(_arch(_uni))))
		(_sig(_int a_RB 70 0 516(_arch(_uni))))
		(_sig(_int a_RC 70 0 517(_arch(_uni))))
		(_sig(_int A_reg 64 0 518(_arch(_uni))))
		(_sig(_int a_RegDst 70 0 519(_arch(_uni))))
		(_sig(_int a_Unit 66 0 520(_arch(_uni))))
		(_sig(_int B 64 0 521(_arch(_uni))))
		(_sig(_int BU_Result 64 0 522(_arch(_uni))))
		(_sig(_int BU_Result1 64 0 523(_arch(_uni))))
		(_sig(_int BU_Result2 64 0 524(_arch(_uni))))
		(_sig(_int BU_Result3 64 0 525(_arch(_uni))))
		(_sig(_int b_Imm 65 0 526(_arch(_uni))))
		(_sig(_int b_Latency 66 0 527(_arch(_uni))))
		(_sig(_int b_op_BRU 66 0 528(_arch(_uni))))
		(_sig(_int b_op_BU 67 0 529(_arch(_uni))))
		(_sig(_int b_op_LSU 66 0 530(_arch(_uni))))
		(_sig(_int b_op_PU 67 0 531(_arch(_uni))))
		(_sig(_int b_op_SFU1 68 0 532(_arch(_uni))))
		(_sig(_int b_op_SFU2 66 0 533(_arch(_uni))))
		(_sig(_int b_op_SPU 69 0 534(_arch(_uni))))
		(_sig(_int b_RA 70 0 535(_arch(_uni))))
		(_sig(_int b_RB 70 0 536(_arch(_uni))))
		(_sig(_int b_RC 70 0 537(_arch(_uni))))
		(_sig(_int B_reg 64 0 538(_arch(_uni))))
		(_sig(_int b_RegDst 70 0 539(_arch(_uni))))
		(_sig(_int b_Unit 66 0 540(_arch(_uni))))
		(_sig(_int C 64 0 541(_arch(_uni))))
		(_sig(_int C_reg 64 0 542(_arch(_uni))))
		(_sig(_int D 64 0 543(_arch(_uni))))
		(_sig(_int D_reg 64 0 544(_arch(_uni))))
		(_sig(_int E 64 0 545(_arch(_uni))))
		(_sig(_int even0_Latency 66 0 546(_arch(_uni))))
		(_sig(_int even0_RegDst 70 0 547(_arch(_uni))))
		(_sig(_int even0_Unit 66 0 548(_arch(_uni))))
		(_sig(_int even1_Latency 66 0 549(_arch(_uni))))
		(_sig(_int even1_RegDst 70 0 550(_arch(_uni))))
		(_sig(_int even1_Result 64 0 551(_arch(_uni))))
		(_sig(_int even1_Unit 66 0 552(_arch(_uni))))
		(_sig(_int even2_Latency 66 0 553(_arch(_uni))))
		(_sig(_int even2_RegDst 70 0 554(_arch(_uni))))
		(_sig(_int even2_Result 64 0 555(_arch(_uni))))
		(_sig(_int even2_Result_MUX 64 0 556(_arch(_uni))))
		(_sig(_int even2_Unit 66 0 557(_arch(_uni))))
		(_sig(_int even3_Latency 66 0 558(_arch(_uni))))
		(_sig(_int even3_RegDst 70 0 559(_arch(_uni))))
		(_sig(_int even3_Result 64 0 560(_arch(_uni))))
		(_sig(_int even3_Result_MUX1 64 0 561(_arch(_uni))))
		(_sig(_int even3_Result_MUX2 64 0 562(_arch(_uni))))
		(_sig(_int even3_Unit 66 0 563(_arch(_uni))))
		(_sig(_int even4_Latency 66 0 564(_arch(_uni))))
		(_sig(_int even4_RegDst 70 0 565(_arch(_uni))))
		(_sig(_int even4_Result 64 0 566(_arch(_uni))))
		(_sig(_int even4_Unit 66 0 567(_arch(_uni))))
		(_sig(_int even5_Latency 66 0 568(_arch(_uni))))
		(_sig(_int even5_RegDst 70 0 569(_arch(_uni))))
		(_sig(_int even5_Result 64 0 570(_arch(_uni))))
		(_sig(_int even5_Unit 66 0 571(_arch(_uni))))
		(_sig(_int even6_Latency 66 0 572(_arch(_uni))))
		(_sig(_int even6_RegDst 70 0 573(_arch(_uni))))
		(_sig(_int even6_Result 64 0 574(_arch(_uni))))
		(_sig(_int even6_Result_MUX 64 0 575(_arch(_uni))))
		(_sig(_int even6_Unit 66 0 576(_arch(_uni))))
		(_sig(_int even7_Latency 66 0 577(_arch(_uni))))
		(_sig(_int even7_RegDst 70 0 578(_arch(_uni))))
		(_sig(_int even7_Result 64 0 579(_arch(_uni))))
		(_sig(_int even7_Result_MUX 64 0 580(_arch(_uni))))
		(_sig(_int even7_Unit 66 0 581(_arch(_uni))))
		(_sig(_int evenWB_Latency 66 0 582(_arch(_uni))))
		(_sig(_int evenWB_RegDst 70 0 583(_arch(_uni))))
		(_sig(_int evenWB_Result 64 0 584(_arch(_uni))))
		(_sig(_int evenWB_Unit 66 0 585(_arch(_uni))))
		(_sig(_int even_Imm 65 0 586(_arch(_uni))))
		(_sig(_int even_Imm_rf 65 0 587(_arch(_uni))))
		(_sig(_int even_Latency_rf 66 0 588(_arch(_uni))))
		(_sig(_int even_RegDst_rf 70 0 589(_arch(_uni))))
		(_sig(_int even_Unit_rf 66 0 590(_arch(_uni))))
		(_sig(_int E_reg 64 0 591(_arch(_uni))))
		(_sig(_int F 64 0 592(_arch(_uni))))
		(_sig(_int F_reg 64 0 593(_arch(_uni))))
		(_sig(_int GND_128 64 0 594(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13124 0 595(_array -1((_to i 0 i 31)))))
		(_sig(_int instruction_A_dec 71 0 595(_arch(_uni))))
		(_sig(_int instruction_A_if 71 0 596(_arch(_uni))))
		(_sig(_int instruction_B_dec 71 0 597(_arch(_uni))))
		(_sig(_int instruction_B_if 71 0 598(_arch(_uni))))
		(_sig(_int instruction_mem_addr 71 0 599(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13126 0 600(_array -1((_to i 0 i 7)))))
		(_sig(_int instruction_mem_data 72 0 600(_arch(_uni))))
		(_sig(_int LSU_Result 64 0 601(_arch(_uni))))
		(_sig(_int LSU_Result1 64 0 602(_arch(_uni))))
		(_sig(_int LSU_Result2 64 0 603(_arch(_uni))))
		(_sig(_int LSU_Result3 64 0 604(_arch(_uni))))
		(_sig(_int LSU_Result4 64 0 605(_arch(_uni))))
		(_sig(_int LSU_Result5 64 0 606(_arch(_uni))))
		(_sig(_int LSU_Result6 64 0 607(_arch(_uni))))
		(_sig(_int odd0_Latency 66 0 608(_arch(_uni))))
		(_sig(_int odd0_RegDst 70 0 609(_arch(_uni))))
		(_sig(_int odd0_Unit 66 0 610(_arch(_uni))))
		(_sig(_int odd1_Latency 66 0 611(_arch(_uni))))
		(_sig(_int odd1_RegDst 70 0 612(_arch(_uni))))
		(_sig(_int odd1_Result 64 0 613(_arch(_uni))))
		(_sig(_int odd1_Unit 66 0 614(_arch(_uni))))
		(_sig(_int odd2_Latency 66 0 615(_arch(_uni))))
		(_sig(_int odd2_RegDst 70 0 616(_arch(_uni))))
		(_sig(_int odd2_Result 64 0 617(_arch(_uni))))
		(_sig(_int odd2_Unit 66 0 618(_arch(_uni))))
		(_sig(_int odd3_Latency 66 0 619(_arch(_uni))))
		(_sig(_int odd3_RegDst 70 0 620(_arch(_uni))))
		(_sig(_int odd3_Result 64 0 621(_arch(_uni))))
		(_sig(_int odd3_Result_MUX 64 0 622(_arch(_uni))))
		(_sig(_int odd3_Unit 66 0 623(_arch(_uni))))
		(_sig(_int odd4_Latency 66 0 624(_arch(_uni))))
		(_sig(_int odd4_RegDst 70 0 625(_arch(_uni))))
		(_sig(_int odd4_Result 64 0 626(_arch(_uni))))
		(_sig(_int odd4_Unit 66 0 627(_arch(_uni))))
		(_sig(_int odd5_Latency 66 0 628(_arch(_uni))))
		(_sig(_int odd5_RegDst 70 0 629(_arch(_uni))))
		(_sig(_int odd5_Result 64 0 630(_arch(_uni))))
		(_sig(_int odd5_Unit 66 0 631(_arch(_uni))))
		(_sig(_int odd6_Latency 66 0 632(_arch(_uni))))
		(_sig(_int odd6_RegDst 70 0 633(_arch(_uni))))
		(_sig(_int odd6_Result 64 0 634(_arch(_uni))))
		(_sig(_int odd6_Result_MUX 64 0 635(_arch(_uni))))
		(_sig(_int odd6_Unit 66 0 636(_arch(_uni))))
		(_sig(_int odd7_Latency 66 0 637(_arch(_uni))))
		(_sig(_int odd7_RegDst 70 0 638(_arch(_uni))))
		(_sig(_int odd7_Result 64 0 639(_arch(_uni))))
		(_sig(_int odd7_Unit 66 0 640(_arch(_uni))))
		(_sig(_int oddWB_Latency 66 0 641(_arch(_uni))))
		(_sig(_int oddWB_RegDst 70 0 642(_arch(_uni))))
		(_sig(_int oddWB_Result 64 0 643(_arch(_uni))))
		(_sig(_int oddWB_Unit 66 0 644(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13128 0 645(_array -1((_to i 0 i 15)))))
		(_sig(_int odd_Imm 73 0 645(_arch(_uni))))
		(_sig(_int odd_Imm_rf 73 0 646(_arch(_uni))))
		(_sig(_int odd_Latency_rf 66 0 647(_arch(_uni))))
		(_sig(_int odd_RegDst_rf 70 0 648(_arch(_uni))))
		(_sig(_int odd_Unit_rf 66 0 649(_arch(_uni))))
		(_sig(_int op_BRU 66 0 650(_arch(_uni))))
		(_sig(_int op_BRU_rf 66 0 651(_arch(_uni))))
		(_sig(_int op_BU 67 0 652(_arch(_uni))))
		(_sig(_int op_BU_rf 67 0 653(_arch(_uni))))
		(_sig(_int op_LSU 66 0 654(_arch(_uni))))
		(_sig(_int op_LSU_rf 66 0 655(_arch(_uni))))
		(_sig(_int op_PU 67 0 656(_arch(_uni))))
		(_sig(_int op_PU_rf 67 0 657(_arch(_uni))))
		(_sig(_int op_SFU1 68 0 658(_arch(_uni))))
		(_sig(_int op_SFU1_rf 68 0 659(_arch(_uni))))
		(_sig(_int op_SFU2 66 0 660(_arch(_uni))))
		(_sig(_int op_SFU2_rf 66 0 661(_arch(_uni))))
		(_sig(_int op_SPU 69 0 662(_arch(_uni))))
		(_sig(_int op_SPU_rf 69 0 663(_arch(_uni))))
		(_sig(_int PC_BRU 71 0 664(_arch(_uni))))
		(_sig(_int PC_BRU1 71 0 665(_arch(_uni))))
		(_sig(_int PC_d 71 0 666(_arch(_uni))))
		(_sig(_int PC_fw 71 0 667(_arch(_uni))))
		(_sig(_int PC_if 71 0 668(_arch(_uni))))
		(_sig(_int PC_rf 71 0 669(_arch(_uni))))
		(_sig(_int PU_Result 64 0 670(_arch(_uni))))
		(_sig(_int PU_Result1 64 0 671(_arch(_uni))))
		(_sig(_int PU_Result2 64 0 672(_arch(_uni))))
		(_sig(_int PU_Result3 64 0 673(_arch(_uni))))
		(_sig(_int RA_fw 70 0 674(_arch(_uni))))
		(_sig(_int RA_rf 70 0 675(_arch(_uni))))
		(_sig(_int RB_fw 70 0 676(_arch(_uni))))
		(_sig(_int RB_rf 70 0 677(_arch(_uni))))
		(_sig(_int RC_fw 70 0 678(_arch(_uni))))
		(_sig(_int RC_rf 70 0 679(_arch(_uni))))
		(_sig(_int RD_fw 70 0 680(_arch(_uni))))
		(_sig(_int RD_rf 70 0 681(_arch(_uni))))
		(_sig(_int RE_fw 70 0 682(_arch(_uni))))
		(_sig(_int RE_rf 70 0 683(_arch(_uni))))
		(_sig(_int RF_fw 70 0 684(_arch(_uni))))
		(_sig(_int RF_rf 70 0 685(_arch(_uni))))
		(_sig(_int SFU1_Result 64 0 686(_arch(_uni))))
		(_sig(_int SFU1_Result1 64 0 687(_arch(_uni))))
		(_sig(_int SFU1_Result2 64 0 688(_arch(_uni))))
		(_sig(_int SFU2_Result 64 0 689(_arch(_uni))))
		(_sig(_int SFU2_Result1 64 0 690(_arch(_uni))))
		(_sig(_int SFU2_Result2 64 0 691(_arch(_uni))))
		(_sig(_int SFU_Result3 64 0 692(_arch(_uni))))
		(_sig(_int SPU_Result 64 0 693(_arch(_uni))))
		(_sig(_int SPU_Result1 64 0 694(_arch(_uni))))
		(_sig(_int SPU_Result2 64 0 695(_arch(_uni))))
		(_sig(_int SPU_Result3 64 0 696(_arch(_uni))))
		(_sig(_int SPU_Result4 64 0 697(_arch(_uni))))
		(_sig(_int SPU_Result5 64 0 698(_arch(_uni))))
		(_sig(_int SPU_Result6 64 0 699(_arch(_uni))))
		(_sig(_int SPU_Result7 64 0 700(_arch(_uni))))
		(_prcs
			(line__1636(_arch 0 0 1636(_assignment(_trgt(45))(_sens(2)(11)))))
			(line__1638(_arch 1 0 1638(_assignment(_trgt(43))(_sens(3)(4)))))
			(line__1640(_arch 2 0 1640(_assignment(_trgt(44))(_sens(12)(13)))))
			(line__1642(_arch 3 0 1642(_assignment(_trgt(2))(_sens(1)))))
			(line__1648(_arch 4 0 1648(_assignment(_trgt(135(0))))))
			(line__1649(_arch 5 0 1649(_assignment(_trgt(135(1))))))
			(line__1650(_arch 6 0 1650(_assignment(_trgt(135(2))))))
			(line__1651(_arch 7 0 1651(_assignment(_trgt(135(3))))))
			(line__1652(_arch 8 0 1652(_assignment(_trgt(135(4))))))
			(line__1653(_arch 9 0 1653(_assignment(_trgt(135(5))))))
			(line__1654(_arch 10 0 1654(_assignment(_trgt(135(6))))))
			(line__1655(_arch 11 0 1655(_assignment(_trgt(135(7))))))
			(line__1656(_arch 12 0 1656(_assignment(_trgt(135(8))))))
			(line__1657(_arch 13 0 1657(_assignment(_trgt(135(9))))))
			(line__1658(_arch 14 0 1658(_assignment(_trgt(135(10))))))
			(line__1659(_arch 15 0 1659(_assignment(_trgt(135(11))))))
			(line__1660(_arch 16 0 1660(_assignment(_trgt(135(12))))))
			(line__1661(_arch 17 0 1661(_assignment(_trgt(135(13))))))
			(line__1662(_arch 18 0 1662(_assignment(_trgt(135(14))))))
			(line__1663(_arch 19 0 1663(_assignment(_trgt(135(15))))))
			(line__1664(_arch 20 0 1664(_assignment(_trgt(135(16))))))
			(line__1665(_arch 21 0 1665(_assignment(_trgt(135(17))))))
			(line__1666(_arch 22 0 1666(_assignment(_trgt(135(18))))))
			(line__1667(_arch 23 0 1667(_assignment(_trgt(135(19))))))
			(line__1668(_arch 24 0 1668(_assignment(_trgt(135(20))))))
			(line__1669(_arch 25 0 1669(_assignment(_trgt(135(21))))))
			(line__1670(_arch 26 0 1670(_assignment(_trgt(135(22))))))
			(line__1671(_arch 27 0 1671(_assignment(_trgt(135(23))))))
			(line__1672(_arch 28 0 1672(_assignment(_trgt(135(24))))))
			(line__1673(_arch 29 0 1673(_assignment(_trgt(135(25))))))
			(line__1674(_arch 30 0 1674(_assignment(_trgt(135(26))))))
			(line__1675(_arch 31 0 1675(_assignment(_trgt(135(27))))))
			(line__1676(_arch 32 0 1676(_assignment(_trgt(135(28))))))
			(line__1677(_arch 33 0 1677(_assignment(_trgt(135(29))))))
			(line__1678(_arch 34 0 1678(_assignment(_trgt(135(30))))))
			(line__1679(_arch 35 0 1679(_assignment(_trgt(135(31))))))
			(line__1680(_arch 36 0 1680(_assignment(_trgt(135(32))))))
			(line__1681(_arch 37 0 1681(_assignment(_trgt(135(33))))))
			(line__1682(_arch 38 0 1682(_assignment(_trgt(135(34))))))
			(line__1683(_arch 39 0 1683(_assignment(_trgt(135(35))))))
			(line__1684(_arch 40 0 1684(_assignment(_trgt(135(36))))))
			(line__1685(_arch 41 0 1685(_assignment(_trgt(135(37))))))
			(line__1686(_arch 42 0 1686(_assignment(_trgt(135(38))))))
			(line__1687(_arch 43 0 1687(_assignment(_trgt(135(39))))))
			(line__1688(_arch 44 0 1688(_assignment(_trgt(135(40))))))
			(line__1689(_arch 45 0 1689(_assignment(_trgt(135(41))))))
			(line__1690(_arch 46 0 1690(_assignment(_trgt(135(42))))))
			(line__1691(_arch 47 0 1691(_assignment(_trgt(135(43))))))
			(line__1692(_arch 48 0 1692(_assignment(_trgt(135(44))))))
			(line__1693(_arch 49 0 1693(_assignment(_trgt(135(45))))))
			(line__1694(_arch 50 0 1694(_assignment(_trgt(135(46))))))
			(line__1695(_arch 51 0 1695(_assignment(_trgt(135(47))))))
			(line__1696(_arch 52 0 1696(_assignment(_trgt(135(48))))))
			(line__1697(_arch 53 0 1697(_assignment(_trgt(135(49))))))
			(line__1698(_arch 54 0 1698(_assignment(_trgt(135(50))))))
			(line__1699(_arch 55 0 1699(_assignment(_trgt(135(51))))))
			(line__1700(_arch 56 0 1700(_assignment(_trgt(135(52))))))
			(line__1701(_arch 57 0 1701(_assignment(_trgt(135(53))))))
			(line__1702(_arch 58 0 1702(_assignment(_trgt(135(54))))))
			(line__1703(_arch 59 0 1703(_assignment(_trgt(135(55))))))
			(line__1704(_arch 60 0 1704(_assignment(_trgt(135(56))))))
			(line__1705(_arch 61 0 1705(_assignment(_trgt(135(57))))))
			(line__1706(_arch 62 0 1706(_assignment(_trgt(135(58))))))
			(line__1707(_arch 63 0 1707(_assignment(_trgt(135(59))))))
			(line__1708(_arch 64 0 1708(_assignment(_trgt(135(60))))))
			(line__1709(_arch 65 0 1709(_assignment(_trgt(135(61))))))
			(line__1710(_arch 66 0 1710(_assignment(_trgt(135(62))))))
			(line__1711(_arch 67 0 1711(_assignment(_trgt(135(63))))))
			(line__1712(_arch 68 0 1712(_assignment(_trgt(135(64))))))
			(line__1713(_arch 69 0 1713(_assignment(_trgt(135(65))))))
			(line__1714(_arch 70 0 1714(_assignment(_trgt(135(66))))))
			(line__1715(_arch 71 0 1715(_assignment(_trgt(135(67))))))
			(line__1716(_arch 72 0 1716(_assignment(_trgt(135(68))))))
			(line__1717(_arch 73 0 1717(_assignment(_trgt(135(69))))))
			(line__1718(_arch 74 0 1718(_assignment(_trgt(135(70))))))
			(line__1719(_arch 75 0 1719(_assignment(_trgt(135(71))))))
			(line__1720(_arch 76 0 1720(_assignment(_trgt(135(72))))))
			(line__1721(_arch 77 0 1721(_assignment(_trgt(135(73))))))
			(line__1722(_arch 78 0 1722(_assignment(_trgt(135(74))))))
			(line__1723(_arch 79 0 1723(_assignment(_trgt(135(75))))))
			(line__1724(_arch 80 0 1724(_assignment(_trgt(135(76))))))
			(line__1725(_arch 81 0 1725(_assignment(_trgt(135(77))))))
			(line__1726(_arch 82 0 1726(_assignment(_trgt(135(78))))))
			(line__1727(_arch 83 0 1727(_assignment(_trgt(135(79))))))
			(line__1728(_arch 84 0 1728(_assignment(_trgt(135(80))))))
			(line__1729(_arch 85 0 1729(_assignment(_trgt(135(81))))))
			(line__1730(_arch 86 0 1730(_assignment(_trgt(135(82))))))
			(line__1731(_arch 87 0 1731(_assignment(_trgt(135(83))))))
			(line__1732(_arch 88 0 1732(_assignment(_trgt(135(84))))))
			(line__1733(_arch 89 0 1733(_assignment(_trgt(135(85))))))
			(line__1734(_arch 90 0 1734(_assignment(_trgt(135(86))))))
			(line__1735(_arch 91 0 1735(_assignment(_trgt(135(87))))))
			(line__1736(_arch 92 0 1736(_assignment(_trgt(135(88))))))
			(line__1737(_arch 93 0 1737(_assignment(_trgt(135(89))))))
			(line__1738(_arch 94 0 1738(_assignment(_trgt(135(90))))))
			(line__1739(_arch 95 0 1739(_assignment(_trgt(135(91))))))
			(line__1740(_arch 96 0 1740(_assignment(_trgt(135(92))))))
			(line__1741(_arch 97 0 1741(_assignment(_trgt(135(93))))))
			(line__1742(_arch 98 0 1742(_assignment(_trgt(135(94))))))
			(line__1743(_arch 99 0 1743(_assignment(_trgt(135(95))))))
			(line__1744(_arch 100 0 1744(_assignment(_trgt(135(96))))))
			(line__1745(_arch 101 0 1745(_assignment(_trgt(135(97))))))
			(line__1746(_arch 102 0 1746(_assignment(_trgt(135(98))))))
			(line__1747(_arch 103 0 1747(_assignment(_trgt(135(99))))))
			(line__1748(_arch 104 0 1748(_assignment(_trgt(135(100))))))
			(line__1749(_arch 105 0 1749(_assignment(_trgt(135(101))))))
			(line__1750(_arch 106 0 1750(_assignment(_trgt(135(102))))))
			(line__1751(_arch 107 0 1751(_assignment(_trgt(135(103))))))
			(line__1752(_arch 108 0 1752(_assignment(_trgt(135(104))))))
			(line__1753(_arch 109 0 1753(_assignment(_trgt(135(105))))))
			(line__1754(_arch 110 0 1754(_assignment(_trgt(135(106))))))
			(line__1755(_arch 111 0 1755(_assignment(_trgt(135(107))))))
			(line__1756(_arch 112 0 1756(_assignment(_trgt(135(108))))))
			(line__1757(_arch 113 0 1757(_assignment(_trgt(135(109))))))
			(line__1758(_arch 114 0 1758(_assignment(_trgt(135(110))))))
			(line__1759(_arch 115 0 1759(_assignment(_trgt(135(111))))))
			(line__1760(_arch 116 0 1760(_assignment(_trgt(135(112))))))
			(line__1761(_arch 117 0 1761(_assignment(_trgt(135(113))))))
			(line__1762(_arch 118 0 1762(_assignment(_trgt(135(114))))))
			(line__1763(_arch 119 0 1763(_assignment(_trgt(135(115))))))
			(line__1764(_arch 120 0 1764(_assignment(_trgt(135(116))))))
			(line__1765(_arch 121 0 1765(_assignment(_trgt(135(117))))))
			(line__1766(_arch 122 0 1766(_assignment(_trgt(135(118))))))
			(line__1767(_arch 123 0 1767(_assignment(_trgt(135(119))))))
			(line__1768(_arch 124 0 1768(_assignment(_trgt(135(120))))))
			(line__1769(_arch 125 0 1769(_assignment(_trgt(135(121))))))
			(line__1770(_arch 126 0 1770(_assignment(_trgt(135(122))))))
			(line__1771(_arch 127 0 1771(_assignment(_trgt(135(123))))))
			(line__1772(_arch 128 0 1772(_assignment(_trgt(135(124))))))
			(line__1773(_arch 129 0 1773(_assignment(_trgt(135(125))))))
			(line__1774(_arch 130 0 1774(_assignment(_trgt(135(126))))))
			(line__1775(_arch 131 0 1775(_assignment(_trgt(135(127))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(1 unit_t)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(std(standard)))
	(_model . rtl 132 -1)
)
I 000056 55 2715          1588029115161 TB_ARCHITECTURE
(_unit VHDL(spu_lite_tb 0 13(tb_architecture 0 16))
	(_version ve4)
	(_time 1588029115162 2020.04.27 19:11:55)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code 5357045150050246035410090b5457555656055457)
	(_ent
		(_time 1587941285225)
	)
	(_comp
		(spu_lite
			(_object
				(_port(_int clk -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 91(_comp spu_lite)
		(_port
			((clk)(clk))
		)
		(_use(_ent . spu_lite)
		)
	)
	(_object
		(_sig(_int clk -1 0 24(_arch(_uni)(_event))))
		(_sig(_int end_sim -2 0 28(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 30(_array -1((_to i 0 i 127)))))
		(_type(_int regs_t 0 30(_array 0((_to i 0 i 127)))))
		(_sig(_alias <<UUT.Registers.registers>> 1 0 31(_int(-1))))
		(_sig(_alias registers 1 0 31(_arch(2()))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 33(_array -1((_to i 0 i 7)))))
		(_type(_int LS_t 0 33(_array 2((_to i 0 i 262143)))))
		(_sig(_alias <<UUT.LSU.LS>> 3 0 34(_int(-1))))
		(_sig(_alias LS 3 0 34(_arch(4()))))
		(_sig(_alias <<UUT.a_stop>> -1 0 36(_int(-1))))
		(_sig(_alias a_stop -1 0 36(_arch(6()))))
		(_sig(_alias b_stop -1 0 37(_arch(6()))))
		(_sig(_alias <<UUT.A_cache_hit_q>> -1 0 38(_int(-1))))
		(_sig(_alias A_cache_hit_q -1 0 38(_arch(9()))))
		(_sig(_alias <<UUT.B_cache_hit_q>> -1 0 39(_int(-1))))
		(_sig(_alias B_cache_hit_q -1 0 39(_arch(11()))))
		(_sig(_alias <<UUT.PCWr>> -1 0 40(_int(-1))))
		(_sig(_alias PCWr -1 0 40(_arch(13()))))
		(_sig(_alias <<UUT.PCWr_BRU>> -1 0 41(_int(-1))))
		(_sig(_alias PCWr_BRU -1 0 41(_arch(15()))))
		(_file(_int text_var -3 0 55(_prcs 1)))
		(_var(_int line_var -4 0 56(_prcs 1)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0))(_read(0)(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(1))(_sens(0)(7)(8)(10)(12)(14)(16))(_mon)(_read(3)(5)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
	(_static
		(1600611698 1886221668 1954051118)
		(1683977068 779119989 7633012)
		(32)
		(1953719636 1836008224 1952803952 658789)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000041 55 426 0 testbench_for_spu_lite
(_configuration VHDL (testbench_for_spu_lite 0 100 (spu_lite_tb))
	(_version ve4)
	(_time 1588029115178 2020.04.27 19:11:55)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code 6367336365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . spu_lite rtl
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
)
I 000044 55 83309         1588029531798 rtl
(_unit VHDL(spu_lite 0 9(rtl 0 15))
	(_version ve4)
	(_time 1588029531799 2020.04.27 19:18:51)
	(_source(\../src/spu_lite.vhd\))
	(_parameters tan)
	(_code d4dadf87d08285c182d4d287cd8f81d2d1d3d7d3d4d3d1)
	(_ent
		(_time 1587941272351)
	)
	(_comp
		(dff
			(_object
				(_port(_int clk -1 0 449(_ent (_in))))
				(_port(_int d -1 0 450(_ent (_in))))
				(_port(_int q -1 0 451(_ent (_out((i 2))))))
			)
		)
		(branch_unit
			(_object
				(_port(_int A 3 0 44(_ent (_in))))
				(_port(_int Imm 4 0 45(_ent (_in))))
				(_port(_int PC 5 0 46(_ent (_in))))
				(_port(_int T 3 0 47(_ent (_in))))
				(_port(_int op_sel 6 0 48(_ent (_in))))
				(_port(_int PCWr -1 0 49(_ent (_out))))
				(_port(_int Result 5 0 50(_ent (_out))))
			)
		)
		(branch_reg
			(_object
				(_port(_int PCWr_d -1 0 35(_ent (_in))))
				(_port(_int PC_d 2 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int PCWr_q -1 0 38(_ent (_out((i 2))))))
				(_port(_int PC_q 2 0 39(_ent (_out((_others(i 2)))))))
			)
		)
		(byte_unit
			(_object
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 56(_ent (_in))))
				(_port(_int op_sel 8 0 57(_ent (_in))))
				(_port(_int Result 7 0 58(_ent (_out))))
			)
		)
		(result_mux
			(_object
				(_gen(_int G_UNIT -2 0 401(_ent)))
				(_gen(_int G_LATENCY -3 0 402(_ent)))
				(_port(_int Latency 52 0 405(_ent (_in))))
				(_port(_int Result0 53 0 406(_ent (_in))))
				(_port(_int Result1 53 0 407(_ent (_in))))
				(_port(_int Unit_sel 52 0 408(_ent (_in))))
				(_port(_int Result 53 0 409(_ent (_out))))
			)
		)
		(result_reg
			(_object
				(_port(_int clk -1 0 414(_ent (_in))))
				(_port(_int d 54 0 415(_ent (_in))))
				(_port(_int q 54 0 416(_ent (_out((_others(i 2)))))))
			)
		)
		(branch_prediction_unit
			(_object
				(_port(_int PCWr_BRU -1 0 21(_ent (_in))))
				(_port(_int PC_BRU 0 0 22(_ent (_in))))
				(_port(_int PC_if 0 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int op_BRU_a 1 0 25(_ent (_in))))
				(_port(_int op_BRU_rf 1 0 26(_ent (_in))))
				(_port(_int PCWr -1 0 27(_ent (_out))))
				(_port(_int PC_br 0 0 28(_ent (_out))))
				(_port(_int PC_o 0 0 29(_ent (_out))))
				(_port(_int mispredict -1 0 30(_ent (_out))))
			)
		)
		(decode_reg
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int gate_n -1 0 64(_ent (_in))))
				(_port(_int instruction_A_d 9 0 65(_ent (_in))))
				(_port(_int instruction_B_d 9 0 66(_ent (_in))))
				(_port(_int stall_A -1 0 67(_ent (_in))))
				(_port(_int stall_B -1 0 68(_ent (_in))))
				(_port(_int instruction_A_q 9 0 69(_ent (_out))))
				(_port(_int instruction_B_q 9 0 70(_ent (_out))))
			)
		)
		(decode_unit
			(_object
				(_port(_int instruction 10 0 75(_ent (_in))))
				(_port(_int Imm 11 0 76(_ent (_out))))
				(_port(_int Latency 12 0 77(_ent (_out))))
				(_port(_int RA 13 0 78(_ent (_out))))
				(_port(_int RA_rd -1 0 79(_ent (_out))))
				(_port(_int RB 13 0 80(_ent (_out))))
				(_port(_int RB_rd -1 0 81(_ent (_out))))
				(_port(_int RC 13 0 82(_ent (_out))))
				(_port(_int RC_rd -1 0 83(_ent (_out))))
				(_port(_int RegDst 13 0 84(_ent (_out))))
				(_port(_int RegWr -1 0 85(_ent (_out))))
				(_port(_int Unit 12 0 86(_ent (_out))))
				(_port(_int op_BRU 12 0 87(_ent (_out))))
				(_port(_int op_BU 14 0 88(_ent (_out))))
				(_port(_int op_LSU 12 0 89(_ent (_out))))
				(_port(_int op_PU 14 0 90(_ent (_out))))
				(_port(_int op_SFU1 15 0 91(_ent (_out))))
				(_port(_int op_SFU2 12 0 92(_ent (_out))))
				(_port(_int op_SPU 16 0 93(_ent (_out))))
				(_port(_int stop -1 0 94(_ent (_out))))
			)
		)
		(even_rf_reg
			(_object
				(_port(_int Imm_d 17 0 99(_ent (_in))))
				(_port(_int Latency_d 18 0 100(_ent (_in))))
				(_port(_int RA_d 19 0 101(_ent (_in))))
				(_port(_int RB_d 19 0 102(_ent (_in))))
				(_port(_int RC_d 19 0 103(_ent (_in))))
				(_port(_int RegDst_d 19 0 104(_ent (_in))))
				(_port(_int RegWr_d -1 0 105(_ent (_in))))
				(_port(_int Unit_d 18 0 106(_ent (_in))))
				(_port(_int clk -1 0 107(_ent (_in))))
				(_port(_int gate_n -1 0 108(_ent (_in))))
				(_port(_int op_BU_d 20 0 109(_ent (_in))))
				(_port(_int op_SFU1_d 21 0 110(_ent (_in))))
				(_port(_int op_SFU2_d 18 0 111(_ent (_in))))
				(_port(_int op_SPU_d 22 0 112(_ent (_in))))
				(_port(_int Imm_q 17 0 113(_ent (_out))))
				(_port(_int Latency_q 18 0 114(_ent (_out))))
				(_port(_int RA_q 19 0 115(_ent (_out))))
				(_port(_int RB_q 19 0 116(_ent (_out))))
				(_port(_int RC_q 19 0 117(_ent (_out))))
				(_port(_int RegDst_q 19 0 118(_ent (_out))))
				(_port(_int RegWr_q -1 0 119(_ent (_out))))
				(_port(_int Unit_q 18 0 120(_ent (_out))))
				(_port(_int op_BU_q 20 0 121(_ent (_out))))
				(_port(_int op_SFU1_q 21 0 122(_ent (_out))))
				(_port(_int op_SFU2_q 18 0 123(_ent (_out))))
				(_port(_int op_SPU_q 22 0 124(_ent (_out))))
			)
		)
		(pipe_reg
			(_object
				(_port(_int Latency_d 46 0 353(_ent (_in))))
				(_port(_int RegDst_d 47 0 354(_ent (_in))))
				(_port(_int RegWr_d -1 0 355(_ent (_in))))
				(_port(_int Result_d 48 0 356(_ent (_in))))
				(_port(_int Unit_d 46 0 357(_ent (_in))))
				(_port(_int clk -1 0 358(_ent (_in))))
				(_port(_int Latency_q 46 0 359(_ent (_out((_others(i 2)))))))
				(_port(_int RegDst_q 47 0 360(_ent (_out((_others(i 2)))))))
				(_port(_int RegWr_q -1 0 361(_ent (_out((i 2))))))
				(_port(_int Result_q 48 0 362(_ent (_out((_others(i 2)))))))
				(_port(_int Unit_q 46 0 363(_ent (_out((_others(i 2)))))))
			)
		)
		(forwarding_unit
			(_object
				(_port(_int A_reg 23 0 129(_ent (_in))))
				(_port(_int B_reg 23 0 130(_ent (_in))))
				(_port(_int C_reg 23 0 131(_ent (_in))))
				(_port(_int D_reg 23 0 132(_ent (_in))))
				(_port(_int E_reg 23 0 133(_ent (_in))))
				(_port(_int F_reg 23 0 134(_ent (_in))))
				(_port(_int RA 24 0 135(_ent (_in))))
				(_port(_int RB 24 0 136(_ent (_in))))
				(_port(_int RC 24 0 137(_ent (_in))))
				(_port(_int RD 24 0 138(_ent (_in))))
				(_port(_int RE 24 0 139(_ent (_in))))
				(_port(_int RF 24 0 140(_ent (_in))))
				(_port(_int even2_RegDst 24 0 141(_ent (_in))))
				(_port(_int even2_RegWr -1 0 142(_ent (_in))))
				(_port(_int even2_Result 23 0 143(_ent (_in))))
				(_port(_int even3_RegDst 24 0 144(_ent (_in))))
				(_port(_int even3_RegWr -1 0 145(_ent (_in))))
				(_port(_int even3_Result 23 0 146(_ent (_in))))
				(_port(_int even4_RegDst 24 0 147(_ent (_in))))
				(_port(_int even4_RegWr -1 0 148(_ent (_in))))
				(_port(_int even4_Result 23 0 149(_ent (_in))))
				(_port(_int even5_RegDst 24 0 150(_ent (_in))))
				(_port(_int even5_RegWr -1 0 151(_ent (_in))))
				(_port(_int even5_Result 23 0 152(_ent (_in))))
				(_port(_int even6_RegDst 24 0 153(_ent (_in))))
				(_port(_int even6_RegWr -1 0 154(_ent (_in))))
				(_port(_int even6_Result 23 0 155(_ent (_in))))
				(_port(_int even7_RegDst 24 0 156(_ent (_in))))
				(_port(_int even7_RegWr -1 0 157(_ent (_in))))
				(_port(_int even7_Result 23 0 158(_ent (_in))))
				(_port(_int evenWB_RegDst 24 0 159(_ent (_in))))
				(_port(_int evenWB_RegWr -1 0 160(_ent (_in))))
				(_port(_int evenWB_Result 23 0 161(_ent (_in))))
				(_port(_int odd4_RegDst 24 0 162(_ent (_in))))
				(_port(_int odd4_RegWr -1 0 163(_ent (_in))))
				(_port(_int odd4_Result 23 0 164(_ent (_in))))
				(_port(_int odd5_RegDst 24 0 165(_ent (_in))))
				(_port(_int odd5_RegWr -1 0 166(_ent (_in))))
				(_port(_int odd5_Result 23 0 167(_ent (_in))))
				(_port(_int odd6_RegDst 24 0 168(_ent (_in))))
				(_port(_int odd6_RegWr -1 0 169(_ent (_in))))
				(_port(_int odd6_Result 23 0 170(_ent (_in))))
				(_port(_int odd7_RegDst 24 0 171(_ent (_in))))
				(_port(_int odd7_RegWr -1 0 172(_ent (_in))))
				(_port(_int odd7_Result 23 0 173(_ent (_in))))
				(_port(_int oddWB_RegDst 24 0 174(_ent (_in))))
				(_port(_int oddWB_RegWr -1 0 175(_ent (_in))))
				(_port(_int oddWB_Result 23 0 176(_ent (_in))))
				(_port(_int A 23 0 177(_ent (_out))))
				(_port(_int B 23 0 178(_ent (_out))))
				(_port(_int C 23 0 179(_ent (_out))))
				(_port(_int D 23 0 180(_ent (_out))))
				(_port(_int E 23 0 181(_ent (_out))))
				(_port(_int F 23 0 182(_ent (_out))))
			)
		)
		(instruction_cache
			(_object
				(_port(_int PC 25 0 187(_ent (_in))))
				(_port(_int clk -1 0 188(_ent (_in))))
				(_port(_int mem_data 26 0 189(_ent (_in))))
				(_port(_int A_hit -1 0 190(_ent (_out))))
				(_port(_int A_instruction 25 0 191(_ent (_out))))
				(_port(_int B_hit -1 0 192(_ent (_out))))
				(_port(_int B_instruction 25 0 193(_ent (_out))))
				(_port(_int mem_addr 25 0 194(_ent (_out((_others(i 2)))))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 27 0 199(_ent (_in))))
				(_port(_int data 28 0 200(_ent (_out))))
			)
		)
		(issue_control_unit
			(_object
				(_port(_int a_Imm 29 0 205(_ent (_in))))
				(_port(_int a_Latency 30 0 206(_ent (_in))))
				(_port(_int a_RA 31 0 207(_ent (_in))))
				(_port(_int a_RA_rd -1 0 208(_ent (_in))))
				(_port(_int a_RB 31 0 209(_ent (_in))))
				(_port(_int a_RB_rd -1 0 210(_ent (_in))))
				(_port(_int a_RC 31 0 211(_ent (_in))))
				(_port(_int a_RC_rd -1 0 212(_ent (_in))))
				(_port(_int a_RegDst 31 0 213(_ent (_in))))
				(_port(_int a_RegWr -1 0 214(_ent (_in))))
				(_port(_int a_Unit 30 0 215(_ent (_in))))
				(_port(_int a_op_BRU 30 0 216(_ent (_in))))
				(_port(_int a_op_BU 32 0 217(_ent (_in))))
				(_port(_int a_op_LSU 30 0 218(_ent (_in))))
				(_port(_int a_op_PU 32 0 219(_ent (_in))))
				(_port(_int a_op_SFU1 33 0 220(_ent (_in))))
				(_port(_int a_op_SFU2 30 0 221(_ent (_in))))
				(_port(_int a_op_SPU 34 0 222(_ent (_in))))
				(_port(_int a_stop -1 0 223(_ent (_in))))
				(_port(_int b_Imm 29 0 224(_ent (_in))))
				(_port(_int b_Latency 30 0 225(_ent (_in))))
				(_port(_int b_RA 31 0 226(_ent (_in))))
				(_port(_int b_RA_rd -1 0 227(_ent (_in))))
				(_port(_int b_RB 31 0 228(_ent (_in))))
				(_port(_int b_RB_rd -1 0 229(_ent (_in))))
				(_port(_int b_RC 31 0 230(_ent (_in))))
				(_port(_int b_RC_rd -1 0 231(_ent (_in))))
				(_port(_int b_RegDst 31 0 232(_ent (_in))))
				(_port(_int b_RegWr -1 0 233(_ent (_in))))
				(_port(_int b_Unit 30 0 234(_ent (_in))))
				(_port(_int b_op_BRU 30 0 235(_ent (_in))))
				(_port(_int b_op_BU 32 0 236(_ent (_in))))
				(_port(_int b_op_LSU 30 0 237(_ent (_in))))
				(_port(_int b_op_PU 32 0 238(_ent (_in))))
				(_port(_int b_op_SFU1 33 0 239(_ent (_in))))
				(_port(_int b_op_SFU2 30 0 240(_ent (_in))))
				(_port(_int b_op_SPU 34 0 241(_ent (_in))))
				(_port(_int b_stop -1 0 242(_ent (_in))))
				(_port(_int even0_Latency 30 0 243(_ent (_in))))
				(_port(_int even0_RegDst 31 0 244(_ent (_in))))
				(_port(_int even0_RegWr -1 0 245(_ent (_in))))
				(_port(_int even1_Latency 30 0 246(_ent (_in))))
				(_port(_int even1_RegDst 31 0 247(_ent (_in))))
				(_port(_int even1_RegWr -1 0 248(_ent (_in))))
				(_port(_int even2_Latency 30 0 249(_ent (_in))))
				(_port(_int even2_RegDst 31 0 250(_ent (_in))))
				(_port(_int even2_RegWr -1 0 251(_ent (_in))))
				(_port(_int even3_Latency 30 0 252(_ent (_in))))
				(_port(_int even3_RegDst 31 0 253(_ent (_in))))
				(_port(_int even3_RegWr -1 0 254(_ent (_in))))
				(_port(_int even4_Latency 30 0 255(_ent (_in))))
				(_port(_int even4_RegDst 31 0 256(_ent (_in))))
				(_port(_int even4_RegWr -1 0 257(_ent (_in))))
				(_port(_int even5_Latency 30 0 258(_ent (_in))))
				(_port(_int even5_RegDst 31 0 259(_ent (_in))))
				(_port(_int even5_RegWr -1 0 260(_ent (_in))))
				(_port(_int odd0_Latency 30 0 261(_ent (_in))))
				(_port(_int odd0_RegDst 31 0 262(_ent (_in))))
				(_port(_int odd0_RegWr -1 0 263(_ent (_in))))
				(_port(_int odd1_Latency 30 0 264(_ent (_in))))
				(_port(_int odd1_RegDst 31 0 265(_ent (_in))))
				(_port(_int odd1_RegWr -1 0 266(_ent (_in))))
				(_port(_int odd2_Latency 30 0 267(_ent (_in))))
				(_port(_int odd2_RegDst 31 0 268(_ent (_in))))
				(_port(_int odd2_RegWr -1 0 269(_ent (_in))))
				(_port(_int odd3_Latency 30 0 270(_ent (_in))))
				(_port(_int odd3_RegDst 31 0 271(_ent (_in))))
				(_port(_int odd3_RegWr -1 0 272(_ent (_in))))
				(_port(_int odd4_Latency 30 0 273(_ent (_in))))
				(_port(_int odd4_RegDst 31 0 274(_ent (_in))))
				(_port(_int odd4_RegWr -1 0 275(_ent (_in))))
				(_port(_int RA 31 0 276(_ent (_out))))
				(_port(_int RB 31 0 277(_ent (_out))))
				(_port(_int RC 31 0 278(_ent (_out))))
				(_port(_int RD 31 0 279(_ent (_out))))
				(_port(_int RE 31 0 280(_ent (_out))))
				(_port(_int RF 31 0 281(_ent (_out))))
				(_port(_int a_fetch -1 0 282(_ent (_out))))
				(_port(_int b_fetch -1 0 283(_ent (_out))))
				(_port(_int even_Imm 29 0 284(_ent (_out))))
				(_port(_int even_Latency 30 0 285(_ent (_out))))
				(_port(_int even_RegDst 31 0 286(_ent (_out))))
				(_port(_int even_RegWr -1 0 287(_ent (_out))))
				(_port(_int even_Unit 30 0 288(_ent (_out))))
				(_port(_int odd_Imm 35 0 289(_ent (_out))))
				(_port(_int odd_Latency 30 0 290(_ent (_out))))
				(_port(_int odd_RegDst 31 0 291(_ent (_out))))
				(_port(_int odd_RegWr -1 0 292(_ent (_out))))
				(_port(_int odd_Unit 30 0 293(_ent (_out))))
				(_port(_int op_BRU 30 0 294(_ent (_out))))
				(_port(_int op_BU 32 0 295(_ent (_out))))
				(_port(_int op_LSU 30 0 296(_ent (_out))))
				(_port(_int op_PU 32 0 297(_ent (_out))))
				(_port(_int op_SFU1 33 0 298(_ent (_out))))
				(_port(_int op_SFU2 30 0 299(_ent (_out))))
				(_port(_int op_SPU 34 0 300(_ent (_out))))
			)
		)
		(local_store_unit
			(_object
				(_port(_int A 36 0 305(_ent (_in))))
				(_port(_int B 36 0 306(_ent (_in))))
				(_port(_int Imm 37 0 307(_ent (_in))))
				(_port(_int T 36 0 308(_ent (_in))))
				(_port(_int clk -1 0 309(_ent (_in))))
				(_port(_int op_sel 38 0 310(_ent (_in))))
				(_port(_int Result 36 0 311(_ent (_out))))
			)
		)
		(odd_rf_reg
			(_object
				(_port(_int Imm_d 39 0 316(_ent (_in))))
				(_port(_int Latency_d 40 0 317(_ent (_in))))
				(_port(_int PC_d 41 0 318(_ent (_in))))
				(_port(_int RD_d 42 0 319(_ent (_in))))
				(_port(_int RE_d 42 0 320(_ent (_in))))
				(_port(_int RF_d 42 0 321(_ent (_in))))
				(_port(_int RegDst_d 42 0 322(_ent (_in))))
				(_port(_int RegWr_d -1 0 323(_ent (_in))))
				(_port(_int Unit_d 40 0 324(_ent (_in))))
				(_port(_int clk -1 0 325(_ent (_in))))
				(_port(_int gate_n -1 0 326(_ent (_in))))
				(_port(_int op_BRU_d 40 0 327(_ent (_in))))
				(_port(_int op_LSU_d 40 0 328(_ent (_in))))
				(_port(_int op_PU_d 43 0 329(_ent (_in))))
				(_port(_int Imm_q 39 0 330(_ent (_out))))
				(_port(_int Latency_q 40 0 331(_ent (_out))))
				(_port(_int PC_q 41 0 332(_ent (_out))))
				(_port(_int RD_q 42 0 333(_ent (_out))))
				(_port(_int RE_q 42 0 334(_ent (_out))))
				(_port(_int RF_q 42 0 335(_ent (_out))))
				(_port(_int RegDst_q 42 0 336(_ent (_out))))
				(_port(_int RegWr_q -1 0 337(_ent (_out))))
				(_port(_int Unit_q 40 0 338(_ent (_out))))
				(_port(_int op_BRU_q 40 0 339(_ent (_out))))
				(_port(_int op_LSU_q 40 0 340(_ent (_out))))
				(_port(_int op_PU_q 43 0 341(_ent (_out))))
			)
		)
		(program_counter
			(_object
				(_port(_int PCWr -1 0 368(_ent (_in))))
				(_port(_int PC_i 49 0 369(_ent (_in))))
				(_port(_int clk -1 0 370(_ent (_in))))
				(_port(_int en -1 0 371(_ent (_in))))
				(_port(_int inc2 -1 0 372(_ent (_in))))
				(_port(_int PC_o 49 0 373(_ent (_out))))
			)
		)
		(permute_unit
			(_object
				(_port(_int A 44 0 346(_ent (_in))))
				(_port(_int op_sel 45 0 347(_ent (_in))))
				(_port(_int Result 44 0 348(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int A_rd_addr 50 0 378(_ent (_in))))
				(_port(_int A_wr_addr 50 0 379(_ent (_in))))
				(_port(_int A_wr_data 51 0 380(_ent (_in))))
				(_port(_int A_wr_en -1 0 381(_ent (_in))))
				(_port(_int B_rd_addr 50 0 382(_ent (_in))))
				(_port(_int B_wr_addr 50 0 383(_ent (_in))))
				(_port(_int B_wr_data 51 0 384(_ent (_in))))
				(_port(_int B_wr_en -1 0 385(_ent (_in))))
				(_port(_int C_rd_addr 50 0 386(_ent (_in))))
				(_port(_int D_rd_addr 50 0 387(_ent (_in))))
				(_port(_int E_rd_addr 50 0 388(_ent (_in))))
				(_port(_int F_rd_addr 50 0 389(_ent (_in))))
				(_port(_int clk -1 0 390(_ent (_in))))
				(_port(_int A_rd_data 51 0 391(_ent (_out((_others(i 2)))))))
				(_port(_int B_rd_data 51 0 392(_ent (_out((_others(i 2)))))))
				(_port(_int C_rd_data 51 0 393(_ent (_out((_others(i 2)))))))
				(_port(_int D_rd_data 51 0 394(_ent (_out((_others(i 2)))))))
				(_port(_int E_rd_data 51 0 395(_ent (_out((_others(i 2)))))))
				(_port(_int F_rd_data 51 0 396(_ent (_out((_others(i 2)))))))
			)
		)
		(simple_fixed_unit1
			(_object
				(_port(_int A 55 0 421(_ent (_in))))
				(_port(_int B 55 0 422(_ent (_in))))
				(_port(_int Imm 56 0 423(_ent (_in))))
				(_port(_int op_sel 57 0 424(_ent (_in))))
				(_port(_int Result 55 0 425(_ent (_out))))
			)
		)
		(simple_fixed_unit2
			(_object
				(_port(_int A 58 0 430(_ent (_in))))
				(_port(_int B 58 0 431(_ent (_in))))
				(_port(_int Imm 59 0 432(_ent (_in))))
				(_port(_int op_sel 60 0 433(_ent (_in))))
				(_port(_int Result 58 0 434(_ent (_out))))
			)
		)
		(single_precision_unit
			(_object
				(_port(_int A 61 0 439(_ent (_in))))
				(_port(_int B 61 0 440(_ent (_in))))
				(_port(_int C 61 0 441(_ent (_in))))
				(_port(_int Imm 62 0 442(_ent (_in))))
				(_port(_int op_sel 63 0 443(_ent (_in))))
				(_port(_int Result 61 0 444(_ent (_out))))
			)
		)
	)
	(_inst A_miss_ff 0 706(_comp dff)
		(_port
			((clk)(clk))
			((d)(A_cache_hit))
			((q)(A_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst BRU 0 713(_comp branch_unit)
		(_port
			((A)(D))
			((Imm)(odd_Imm))
			((PC)(PC_fw))
			((T)(F))
			((op_sel)(op_BRU))
			((PCWr)(PCWr_BRU))
			((Result)(PC_BRU))
		)
		(_use(_ent . branch_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((T)(T))
				((Imm)(Imm))
				((PC)(PC))
				((Result)(Result))
				((PCWr)(PCWr))
			)
		)
	)
	(_inst BRU_pipe1 0 724(_comp branch_reg)
		(_port
			((PCWr_d)(PCWr_BRU))
			((PC_d)(PC_BRU))
			((clk)(clk))
			((PCWr_q)(PCWr1))
			((PC_q)(PC_BRU1))
		)
		(_use(_ent . branch_reg)
			(_port
				((clk)(clk))
				((PC_d)(PC_d))
				((PCWr_d)(PCWr_d))
				((PC_q)(PC_q))
				((PCWr_q)(PCWr_q))
			)
		)
	)
	(_inst BU 0 733(_comp byte_unit)
		(_port
			((A)(A))
			((B)(B))
			((op_sel)(op_BU))
			((Result)(BU_Result))
		)
		(_use(_ent . byte_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst BU_MUX 0 741(_comp result_mux)
		(_gen
			((G_UNIT)((i 3)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(even3_Latency))
			((Result0)(even3_Result_MUX1))
			((Result1)(BU_Result3))
			((Unit_sel)(even3_Unit))
			((Result)(even3_Result_MUX2))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 3)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst BU_pipe1 0 754(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result))
			((q)(BU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe2 0 761(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result1))
			((q)(BU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe3 0 768(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result2))
			((q)(BU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst B_miss_ff 0 775(_comp dff)
		(_port
			((clk)(clk))
			((d)(B_cache_hit))
			((q)(B_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst Branch_prediction 0 782(_comp branch_prediction_unit)
		(_port
			((PCWr_BRU)(PCWr1))
			((PC_BRU)(PC_BRU1))
			((PC_if)(PC_if))
			((clk)(clk))
			((op_BRU_a)(a_op_BRU))
			((op_BRU_rf)(op_BRU_rf))
			((PCWr)(PCWr))
			((PC_br)(PC_rf))
			((PC_o)(PC_d))
			((mispredict)(branch_mispredict))
		)
		(_use(_ent . branch_prediction_unit)
			(_port
				((clk)(clk))
				((PC_if)(PC_if))
				((PC_BRU)(PC_BRU))
				((PCWr_BRU)(PCWr_BRU))
				((op_BRU_rf)(op_BRU_rf))
				((op_BRU_a)(op_BRU_a))
				((mispredict)(mispredict))
				((PC_br)(PC_br))
				((PC_o)(PC_o))
				((PCWr)(PCWr))
			)
		)
	)
	(_inst Decode 0 796(_comp decode_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((instruction_A_d)(instruction_A_if))
			((instruction_B_d)(instruction_B_if))
			((stall_A)(A_cache_hit_n))
			((stall_B)(stall_B))
			((instruction_A_q)(instruction_A_dec))
			((instruction_B_q)(instruction_B_dec))
		)
		(_use(_ent . decode_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((stall_A)(stall_A))
				((stall_B)(stall_B))
				((instruction_A_d)(instruction_A_d))
				((instruction_B_d)(instruction_B_d))
				((instruction_A_q)(instruction_A_q))
				((instruction_B_q)(instruction_B_q))
			)
		)
	)
	(_inst Decode_A 0 808(_comp decode_unit)
		(_port
			((instruction)(instruction_A_dec))
			((Imm)(a_Imm))
			((Latency)(a_Latency))
			((RA)(a_RA))
			((RA_rd)(a_RA_rd))
			((RB)(a_RB))
			((RB_rd)(a_RB_rd))
			((RC)(a_RC))
			((RC_rd)(a_RC_rd))
			((RegDst)(a_RegDst))
			((RegWr)(a_RegWr))
			((Unit)(a_Unit))
			((op_BRU)(a_op_BRU))
			((op_BU)(a_op_BU))
			((op_LSU)(a_op_LSU))
			((op_PU)(a_op_PU))
			((op_SFU1)(a_op_SFU1))
			((op_SFU2)(a_op_SFU2))
			((op_SPU)(a_op_SPU))
			((stop)(a_stop))
		)
		(_use(_ent . decode_unit)
			(_port
				((instruction)(instruction))
				((RegWr)(RegWr))
				((RegDst)(RegDst))
				((Latency)(Latency))
				((Unit)(Unit))
				((Imm)(Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RA)(RA))
				((RA_rd)(RA_rd))
				((RB)(RB))
				((RB_rd)(RB_rd))
				((RC)(RC))
				((RC_rd)(RC_rd))
				((stop)(stop))
			)
		)
	)
	(_inst Decode_B 0 832(_comp decode_unit)
		(_port
			((instruction)(instruction_B_dec))
			((Imm)(b_Imm))
			((Latency)(b_Latency))
			((RA)(b_RA))
			((RA_rd)(b_RA_rd))
			((RB)(b_RB))
			((RB_rd)(b_RB_rd))
			((RC)(b_RC))
			((RC_rd)(b_RC_rd))
			((RegDst)(b_RegDst))
			((RegWr)(b_RegWr))
			((Unit)(b_Unit))
			((op_BRU)(b_op_BRU))
			((op_BU)(b_op_BU))
			((op_LSU)(b_op_LSU))
			((op_PU)(b_op_PU))
			((op_SFU1)(b_op_SFU1))
			((op_SFU2)(b_op_SFU2))
			((op_SPU)(b_op_SPU))
			((stop)(b_stop))
		)
		(_use(_ent . decode_unit)
			(_port
				((instruction)(instruction))
				((RegWr)(RegWr))
				((RegDst)(RegDst))
				((Latency)(Latency))
				((Unit)(Unit))
				((Imm)(Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RA)(RA))
				((RA_rd)(RA_rd))
				((RB)(RB))
				((RB_rd)(RB_rd))
				((RC)(RC))
				((RC_rd)(RC_rd))
				((stop)(stop))
			)
		)
	)
	(_inst Even_RF 0 856(_comp even_rf_reg)
		(_port
			((Imm_d)(even_Imm_rf))
			((Latency_d)(even_Latency_rf))
			((RA_d)(RA_rf))
			((RB_d)(RB_rf))
			((RC_d)(RC_rf))
			((RegDst_d)(even_RegDst_rf))
			((RegWr_d)(even_RegWr_rf))
			((Unit_d)(even_Unit_rf))
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((op_BU_d)(op_BU_rf))
			((op_SFU1_d)(op_SFU1_rf))
			((op_SFU2_d)(op_SFU2_rf))
			((op_SPU_d)(op_SPU_rf))
			((Imm_q)(even_Imm))
			((Latency_q)(even0_Latency))
			((RA_q)(RA_fw))
			((RB_q)(RB_fw))
			((RC_q)(RC_fw))
			((RegDst_q)(even0_RegDst))
			((RegWr_q)(even0_RegWr))
			((Unit_q)(even0_Unit))
			((op_BU_q)(op_BU))
			((op_SFU1_q)(op_SFU1))
			((op_SFU2_q)(op_SFU2))
			((op_SPU_q)(op_SPU))
		)
		(_use(_ent . even_rf_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((op_SFU1_d)(op_SFU1_d))
				((op_SFU2_d)(op_SFU2_d))
				((op_SPU_d)(op_SPU_d))
				((op_BU_d)(op_BU_d))
				((Imm_d)(Imm_d))
				((RA_d)(RA_d))
				((RB_d)(RB_d))
				((RC_d)(RC_d))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
				((op_SFU1_q)(op_SFU1_q))
				((op_SFU2_q)(op_SFU2_q))
				((op_SPU_q)(op_SPU_q))
				((op_BU_q)(op_BU_q))
				((Imm_q)(Imm_q))
				((RA_q)(RA_q))
				((RB_q)(RB_q))
				((RC_q)(RC_q))
			)
		)
	)
	(_inst Even_WB 0 886(_comp pipe_reg)
		(_port
			((Latency_d)(even7_Latency))
			((RegDst_d)(even7_RegDst))
			((RegWr_d)(even7_RegWr))
			((Result_d)(even7_Result_MUX))
			((Unit_d)(even7_Unit))
			((clk)(clk))
			((Latency_q)(evenWB_Latency))
			((RegDst_q)(evenWB_RegDst))
			((RegWr_q)(evenWB_RegWr))
			((Result_q)(evenWB_Result))
			((Unit_q)(evenWB_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe1 0 901(_comp pipe_reg)
		(_port
			((Latency_d)(even0_Latency))
			((RegDst_d)(even0_RegDst))
			((RegWr_d)(even0_RegWr))
			((Result_d)(GND_128))
			((Unit_d)(even0_Unit))
			((clk)(clk))
			((Latency_q)(even1_Latency))
			((RegDst_q)(even1_RegDst))
			((RegWr_q)(even1_RegWr))
			((Result_q)(even1_Result))
			((Unit_q)(even1_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe2 0 916(_comp pipe_reg)
		(_port
			((Latency_d)(even1_Latency))
			((RegDst_d)(even1_RegDst))
			((RegWr_d)(even1_RegWr))
			((Result_d)(even1_Result))
			((Unit_d)(even1_Unit))
			((clk)(clk))
			((Latency_q)(even2_Latency))
			((RegDst_q)(even2_RegDst))
			((RegWr_q)(even2_RegWr))
			((Result_q)(even2_Result))
			((Unit_q)(even2_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe3 0 931(_comp pipe_reg)
		(_port
			((Latency_d)(even2_Latency))
			((RegDst_d)(even2_RegDst))
			((RegWr_d)(even2_RegWr))
			((Result_d)(even2_Result_MUX))
			((Unit_d)(even2_Unit))
			((clk)(clk))
			((Latency_q)(even3_Latency))
			((RegDst_q)(even3_RegDst))
			((RegWr_q)(even3_RegWr))
			((Result_q)(even3_Result))
			((Unit_q)(even3_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe4 0 946(_comp pipe_reg)
		(_port
			((Latency_d)(even3_Latency))
			((RegDst_d)(even3_RegDst))
			((RegWr_d)(even3_RegWr))
			((Result_d)(even3_Result_MUX2))
			((Unit_d)(even3_Unit))
			((clk)(clk))
			((Latency_q)(even4_Latency))
			((RegDst_q)(even4_RegDst))
			((RegWr_q)(even4_RegWr))
			((Result_q)(even4_Result))
			((Unit_q)(even4_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe5 0 961(_comp pipe_reg)
		(_port
			((Latency_d)(even4_Latency))
			((RegDst_d)(even4_RegDst))
			((RegWr_d)(even4_RegWr))
			((Result_d)(even4_Result))
			((Unit_d)(even4_Unit))
			((clk)(clk))
			((Latency_q)(even5_Latency))
			((RegDst_q)(even5_RegDst))
			((RegWr_q)(even5_RegWr))
			((Result_q)(even5_Result))
			((Unit_q)(even5_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe6 0 976(_comp pipe_reg)
		(_port
			((Latency_d)(even5_Latency))
			((RegDst_d)(even5_RegDst))
			((RegWr_d)(even5_RegWr))
			((Result_d)(even5_Result))
			((Unit_d)(even5_Unit))
			((clk)(clk))
			((Latency_q)(even6_Latency))
			((RegDst_q)(even6_RegDst))
			((RegWr_q)(even6_RegWr))
			((Result_q)(even6_Result))
			((Unit_q)(even6_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe7 0 991(_comp pipe_reg)
		(_port
			((Latency_d)(even6_Latency))
			((RegDst_d)(even6_RegDst))
			((RegWr_d)(even6_RegWr))
			((Result_d)(even6_Result_MUX))
			((Unit_d)(even6_Unit))
			((clk)(clk))
			((Latency_q)(even7_Latency))
			((RegDst_q)(even7_RegDst))
			((RegWr_q)(even7_RegWr))
			((Result_q)(even7_Result))
			((Unit_q)(even7_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst FWD_Unit 0 1006(_comp forwarding_unit)
		(_port
			((A_reg)(A_reg))
			((B_reg)(B_reg))
			((C_reg)(C_reg))
			((D_reg)(D_reg))
			((E_reg)(E_reg))
			((F_reg)(F_reg))
			((RA)(RA_fw))
			((RB)(RB_fw))
			((RC)(RC_fw))
			((RD)(RD_fw))
			((RE)(RE_fw))
			((RF)(RF_fw))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Result)(even2_Result_MUX))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Result)(even3_Result))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Result)(even4_Result))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Result)(even5_Result))
			((even6_RegDst)(even6_RegDst))
			((even6_RegWr)(even6_RegWr))
			((even6_Result)(even6_Result_MUX))
			((even7_RegDst)(even7_RegDst))
			((even7_RegWr)(even7_RegWr))
			((even7_Result)(even7_Result_MUX))
			((evenWB_RegDst)(evenWB_RegDst))
			((evenWB_RegWr)(evenWB_RegWr))
			((evenWB_Result)(evenWB_Result))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Result)(odd4_Result))
			((odd5_RegDst)(odd5_RegDst))
			((odd5_RegWr)(odd5_RegWr))
			((odd5_Result)(odd5_Result))
			((odd6_RegDst)(odd6_RegDst))
			((odd6_RegWr)(odd6_RegWr))
			((odd6_Result)(odd6_Result_MUX))
			((odd7_RegDst)(odd7_RegDst))
			((odd7_RegWr)(odd7_RegWr))
			((odd7_Result)(odd7_Result))
			((oddWB_RegDst)(oddWB_RegDst))
			((oddWB_RegWr)(oddWB_RegWr))
			((oddWB_Result)(oddWB_Result))
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
		)
		(_use(_ent . forwarding_unit)
			(_port
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
				((A_reg)(A_reg))
				((B_reg)(B_reg))
				((C_reg)(C_reg))
				((D_reg)(D_reg))
				((E_reg)(E_reg))
				((F_reg)(F_reg))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Result)(even2_Result))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Result)(even3_Result))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Result)(even4_Result))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Result)(even5_Result))
				((even6_RegDst)(even6_RegDst))
				((even6_RegWr)(even6_RegWr))
				((even6_Result)(even6_Result))
				((even7_RegDst)(even7_RegDst))
				((even7_RegWr)(even7_RegWr))
				((even7_Result)(even7_Result))
				((evenWB_RegDst)(evenWB_RegDst))
				((evenWB_RegWr)(evenWB_RegWr))
				((evenWB_Result)(evenWB_Result))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Result)(odd4_Result))
				((odd5_RegDst)(odd5_RegDst))
				((odd5_RegWr)(odd5_RegWr))
				((odd5_Result)(odd5_Result))
				((odd6_RegDst)(odd6_RegDst))
				((odd6_RegWr)(odd6_RegWr))
				((odd6_Result)(odd6_Result))
				((odd7_RegDst)(odd7_RegDst))
				((odd7_RegWr)(odd7_RegWr))
				((odd7_Result)(odd7_Result))
				((oddWB_RegDst)(oddWB_RegDst))
				((oddWB_RegWr)(oddWB_RegWr))
				((oddWB_Result)(oddWB_Result))
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
			)
		)
	)
	(_inst I_cache 0 1064(_comp instruction_cache)
		(_port
			((PC)(PC_if))
			((clk)(clk))
			((mem_data)(instruction_mem_data))
			((A_hit)(A_cache_hit))
			((A_instruction)(instruction_A_if))
			((B_hit)(B_cache_hit))
			((B_instruction)(instruction_B_if))
			((mem_addr)(instruction_mem_addr))
		)
		(_use(_ent . instruction_cache)
			(_port
				((clk)(clk))
				((PC)(PC))
				((A_instruction)(A_instruction))
				((A_hit)(A_hit))
				((B_instruction)(B_instruction))
				((B_hit)(B_hit))
				((mem_addr)(mem_addr))
				((mem_data)(mem_data))
			)
		)
	)
	(_inst Instruction_mem 0 1076(_comp instruction_memory)
		(_port
			((addr)(instruction_mem_addr))
			((data)(instruction_mem_data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst Issue_control 0 1082(_comp issue_control_unit)
		(_port
			((a_Imm)(a_Imm))
			((a_Latency)(a_Latency))
			((a_RA)(a_RA))
			((a_RA_rd)(a_RA_rd))
			((a_RB)(a_RB))
			((a_RB_rd)(a_RB_rd))
			((a_RC)(a_RC))
			((a_RC_rd)(a_RC_rd))
			((a_RegDst)(a_RegDst))
			((a_RegWr)(a_RegWr))
			((a_Unit)(a_Unit))
			((a_op_BRU)(a_op_BRU))
			((a_op_BU)(a_op_BU))
			((a_op_LSU)(a_op_LSU))
			((a_op_PU)(a_op_PU))
			((a_op_SFU1)(a_op_SFU1))
			((a_op_SFU2)(a_op_SFU2))
			((a_op_SPU)(a_op_SPU))
			((a_stop)(a_stop))
			((b_Imm)(b_Imm))
			((b_Latency)(b_Latency))
			((b_RA)(b_RA))
			((b_RA_rd)(b_RA_rd))
			((b_RB)(b_RB))
			((b_RB_rd)(b_RB_rd))
			((b_RC)(b_RC))
			((b_RC_rd)(b_RC_rd))
			((b_RegDst)(b_RegDst))
			((b_RegWr)(b_RegWr))
			((b_Unit)(b_Unit))
			((b_op_BRU)(b_op_BRU))
			((b_op_BU)(b_op_BU))
			((b_op_LSU)(b_op_LSU))
			((b_op_PU)(b_op_PU))
			((b_op_SFU1)(b_op_SFU1))
			((b_op_SFU2)(b_op_SFU2))
			((b_op_SPU)(b_op_SPU))
			((b_stop)(b_stop))
			((even0_Latency)(even0_Latency))
			((even0_RegDst)(even0_RegDst))
			((even0_RegWr)(even0_RegWr))
			((even1_Latency)(even1_Latency))
			((even1_RegDst)(even1_RegDst))
			((even1_RegWr)(even1_RegWr))
			((even2_Latency)(even2_Latency))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even3_Latency)(even3_Latency))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even4_Latency)(even4_Latency))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even5_Latency)(even5_Latency))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((odd0_Latency)(odd0_Latency))
			((odd0_RegDst)(odd0_RegDst))
			((odd0_RegWr)(odd0_RegWr))
			((odd1_Latency)(odd1_Latency))
			((odd1_RegDst)(odd1_RegDst))
			((odd1_RegWr)(odd1_RegWr))
			((odd2_Latency)(odd2_Latency))
			((odd2_RegDst)(odd2_RegDst))
			((odd2_RegWr)(odd2_RegWr))
			((odd3_Latency)(odd3_Latency))
			((odd3_RegDst)(odd3_RegDst))
			((odd3_RegWr)(odd3_RegWr))
			((odd4_Latency)(odd4_Latency))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((RA)(RA_rf))
			((RB)(RB_rf))
			((RC)(RC_rf))
			((RD)(RD_rf))
			((RE)(RE_rf))
			((RF)(RF_rf))
			((a_fetch)(a_fetch))
			((b_fetch)(b_fetch))
			((even_Imm)(even_Imm_rf))
			((even_Latency)(even_Latency_rf))
			((even_RegDst)(even_RegDst_rf))
			((even_RegWr)(even_RegWr_rf))
			((even_Unit)(even_Unit_rf))
			((odd_Imm)(odd_Imm_rf))
			((odd_Latency)(odd_Latency_rf))
			((odd_RegDst)(odd_RegDst_rf))
			((odd_RegWr)(odd_RegWr_rf))
			((odd_Unit)(odd_Unit_rf))
			((op_BRU)(op_BRU_rf))
			((op_BU)(op_BU_rf))
			((op_LSU)(op_LSU_rf))
			((op_PU)(op_PU_rf))
			((op_SFU1)(op_SFU1_rf))
			((op_SFU2)(op_SFU2_rf))
			((op_SPU)(op_SPU_rf))
		)
		(_use(_ent . issue_control_unit)
			(_port
				((a_RegWr)(a_RegWr))
				((a_RegDst)(a_RegDst))
				((a_Latency)(a_Latency))
				((a_Unit)(a_Unit))
				((a_Imm)(a_Imm))
				((a_op_SFU1)(a_op_SFU1))
				((a_op_SFU2)(a_op_SFU2))
				((a_op_SPU)(a_op_SPU))
				((a_op_BU)(a_op_BU))
				((a_op_BRU)(a_op_BRU))
				((a_op_LSU)(a_op_LSU))
				((a_op_PU)(a_op_PU))
				((a_RA)(a_RA))
				((a_RA_rd)(a_RA_rd))
				((a_RB)(a_RB))
				((a_RB_rd)(a_RB_rd))
				((a_RC)(a_RC))
				((a_RC_rd)(a_RC_rd))
				((a_stop)(a_stop))
				((a_fetch)(a_fetch))
				((b_RegWr)(b_RegWr))
				((b_RegDst)(b_RegDst))
				((b_Latency)(b_Latency))
				((b_Unit)(b_Unit))
				((b_Imm)(b_Imm))
				((b_op_SFU1)(b_op_SFU1))
				((b_op_SFU2)(b_op_SFU2))
				((b_op_SPU)(b_op_SPU))
				((b_op_BU)(b_op_BU))
				((b_op_BRU)(b_op_BRU))
				((b_op_LSU)(b_op_LSU))
				((b_op_PU)(b_op_PU))
				((b_RA)(b_RA))
				((b_RA_rd)(b_RA_rd))
				((b_RB)(b_RB))
				((b_RB_rd)(b_RB_rd))
				((b_RC)(b_RC))
				((b_RC_rd)(b_RC_rd))
				((b_stop)(b_stop))
				((b_fetch)(b_fetch))
				((even0_RegDst)(even0_RegDst))
				((even0_RegWr)(even0_RegWr))
				((even0_Latency)(even0_Latency))
				((even1_RegDst)(even1_RegDst))
				((even1_RegWr)(even1_RegWr))
				((even1_Latency)(even1_Latency))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Latency)(even2_Latency))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Latency)(even3_Latency))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Latency)(even4_Latency))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Latency)(even5_Latency))
				((odd0_RegDst)(odd0_RegDst))
				((odd0_RegWr)(odd0_RegWr))
				((odd0_Latency)(odd0_Latency))
				((odd1_RegDst)(odd1_RegDst))
				((odd1_RegWr)(odd1_RegWr))
				((odd1_Latency)(odd1_Latency))
				((odd2_RegDst)(odd2_RegDst))
				((odd2_RegWr)(odd2_RegWr))
				((odd2_Latency)(odd2_Latency))
				((odd3_RegDst)(odd3_RegDst))
				((odd3_RegWr)(odd3_RegWr))
				((odd3_Latency)(odd3_Latency))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Latency)(odd4_Latency))
				((even_RegWr)(even_RegWr))
				((even_RegDst)(even_RegDst))
				((even_Latency)(even_Latency))
				((even_Unit)(even_Unit))
				((even_Imm)(even_Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((odd_RegWr)(odd_RegWr))
				((odd_RegDst)(odd_RegDst))
				((odd_Latency)(odd_Latency))
				((odd_Unit)(odd_Unit))
				((odd_Imm)(odd_Imm))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
			)
		)
	)
	(_inst LSU 0 1182(_comp local_store_unit)
		(_port
			((A)(D))
			((B)(E))
			((Imm)(odd_Imm))
			((T)(F))
			((clk)(clk))
			((op_sel)(op_LSU))
			((Result)(LSU_Result))
		)
		(_use(_ent . local_store_unit)
			(_port
				((clk)(clk))
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((T)(T))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst LSU_MUX 0 1193(_comp result_mux)
		(_gen
			((G_UNIT)((i 6)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Latency)(odd6_Latency))
			((Result0)(odd6_Result))
			((Result1)(LSU_Result6))
			((Unit_sel)(odd6_Unit))
			((Result)(odd6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 6)))
				((G_LATENCY)((i 6)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst LSU_pipe1 0 1206(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result))
			((q)(LSU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe2 0 1213(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result1))
			((q)(LSU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe3 0 1220(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result2))
			((q)(LSU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe4 0 1227(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result3))
			((q)(LSU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe5 0 1234(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result4))
			((q)(LSU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe6 0 1241(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result5))
			((q)(LSU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Odd_RF 0 1248(_comp odd_rf_reg)
		(_port
			((Imm_d)(odd_Imm_rf))
			((Latency_d)(odd_Latency_rf))
			((PC_d)(PC_rf))
			((RD_d)(RD_rf))
			((RE_d)(RE_rf))
			((RF_d)(RF_rf))
			((RegDst_d)(odd_RegDst_rf))
			((RegWr_d)(odd_RegWr_rf))
			((Unit_d)(odd_Unit_rf))
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((op_BRU_d)(op_BRU_rf))
			((op_LSU_d)(op_LSU_rf))
			((op_PU_d)(op_PU_rf))
			((Imm_q)(odd_Imm))
			((Latency_q)(odd0_Latency))
			((PC_q)(PC_fw))
			((RD_q)(RD_fw))
			((RE_q)(RE_fw))
			((RF_q)(RF_fw))
			((RegDst_q)(odd0_RegDst))
			((RegWr_q)(odd0_RegWr))
			((Unit_q)(odd0_Unit))
			((op_BRU_q)(op_BRU))
			((op_LSU_q)(op_LSU))
			((op_PU_q)(op_PU))
		)
		(_use(_ent . odd_rf_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((op_LSU_d)(op_LSU_d))
				((op_PU_d)(op_PU_d))
				((op_BRU_d)(op_BRU_d))
				((PC_d)(PC_d))
				((Imm_d)(Imm_d))
				((RD_d)(RD_d))
				((RE_d)(RE_d))
				((RF_d)(RF_d))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
				((op_LSU_q)(op_LSU_q))
				((op_PU_q)(op_PU_q))
				((op_BRU_q)(op_BRU_q))
				((PC_q)(PC_q))
				((Imm_q)(Imm_q))
				((RD_q)(RD_q))
				((RE_q)(RE_q))
				((RF_q)(RF_q))
			)
		)
	)
	(_inst Odd_WB 0 1278(_comp pipe_reg)
		(_port
			((Latency_d)(odd7_Latency))
			((RegDst_d)(odd7_RegDst))
			((RegWr_d)(odd7_RegWr))
			((Result_d)(odd7_Result))
			((Unit_d)(odd7_Unit))
			((clk)(clk))
			((Latency_q)(oddWB_Latency))
			((RegDst_q)(oddWB_RegDst))
			((RegWr_q)(oddWB_RegWr))
			((Result_q)(oddWB_Result))
			((Unit_q)(oddWB_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe1 0 1293(_comp pipe_reg)
		(_port
			((Latency_d)(odd0_Latency))
			((RegDst_d)(odd0_RegDst))
			((RegWr_d)(odd0_RegWr))
			((Result_d)(GND_128))
			((Unit_d)(odd0_Unit))
			((clk)(clk))
			((Latency_q)(odd1_Latency))
			((RegDst_q)(odd1_RegDst))
			((RegWr_q)(odd1_RegWr))
			((Result_q)(odd1_Result))
			((Unit_q)(odd1_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe2 0 1308(_comp pipe_reg)
		(_port
			((Latency_d)(odd1_Latency))
			((RegDst_d)(odd1_RegDst))
			((RegWr_d)(odd1_RegWr))
			((Result_d)(odd1_Result))
			((Unit_d)(odd1_Unit))
			((clk)(clk))
			((Latency_q)(odd2_Latency))
			((RegDst_q)(odd2_RegDst))
			((RegWr_q)(odd2_RegWr))
			((Result_q)(odd2_Result))
			((Unit_q)(odd2_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe3 0 1323(_comp pipe_reg)
		(_port
			((Latency_d)(odd2_Latency))
			((RegDst_d)(odd2_RegDst))
			((RegWr_d)(odd2_RegWr))
			((Result_d)(odd2_Result))
			((Unit_d)(odd2_Unit))
			((clk)(clk))
			((Latency_q)(odd3_Latency))
			((RegDst_q)(odd3_RegDst))
			((RegWr_q)(odd3_RegWr))
			((Result_q)(odd3_Result))
			((Unit_q)(odd3_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe4 0 1338(_comp pipe_reg)
		(_port
			((Latency_d)(odd3_Latency))
			((RegDst_d)(odd3_RegDst))
			((RegWr_d)(odd3_RegWr))
			((Result_d)(odd3_Result_MUX))
			((Unit_d)(odd3_Unit))
			((clk)(clk))
			((Latency_q)(odd4_Latency))
			((RegDst_q)(odd4_RegDst))
			((RegWr_q)(odd4_RegWr))
			((Result_q)(odd4_Result))
			((Unit_q)(odd4_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe5 0 1353(_comp pipe_reg)
		(_port
			((Latency_d)(odd4_Latency))
			((RegDst_d)(odd4_RegDst))
			((RegWr_d)(odd4_RegWr))
			((Result_d)(odd4_Result))
			((Unit_d)(odd4_Unit))
			((clk)(clk))
			((Latency_q)(odd5_Latency))
			((RegDst_q)(odd5_RegDst))
			((RegWr_q)(odd5_RegWr))
			((Result_q)(odd5_Result))
			((Unit_q)(odd5_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe6 0 1368(_comp pipe_reg)
		(_port
			((Latency_d)(odd5_Latency))
			((RegDst_d)(odd5_RegDst))
			((RegWr_d)(odd5_RegWr))
			((Result_d)(odd5_Result))
			((Unit_d)(odd5_Unit))
			((clk)(clk))
			((Latency_q)(odd6_Latency))
			((RegDst_q)(odd6_RegDst))
			((RegWr_q)(odd6_RegWr))
			((Result_q)(odd6_Result))
			((Unit_q)(odd6_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe7 0 1383(_comp pipe_reg)
		(_port
			((Latency_d)(odd6_Latency))
			((RegDst_d)(odd6_RegDst))
			((RegWr_d)(odd6_RegWr))
			((Result_d)(odd6_Result_MUX))
			((Unit_d)(odd6_Unit))
			((clk)(clk))
			((Latency_q)(odd7_Latency))
			((RegDst_q)(odd7_RegDst))
			((RegWr_q)(odd7_RegWr))
			((Result_q)(odd7_Result))
			((Unit_q)(odd7_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst PC 0 1398(_comp program_counter)
		(_port
			((PCWr)(PCWr))
			((PC_i)(PC_d))
			((clk)(clk))
			((en)(PC_en))
			((inc2)(PC_inc2))
			((PC_o)(PC_if))
		)
		(_use(_ent . program_counter)
			(_port
				((clk)(clk))
				((en)(en))
				((inc2)(inc2))
				((PC_i)(PC_i))
				((PCWr)(PCWr))
				((PC_o)(PC_o))
			)
		)
	)
	(_inst PU 0 1408(_comp permute_unit)
		(_port
			((A)(D))
			((op_sel)(op_PU))
			((Result)(PU_Result))
		)
		(_use(_ent . permute_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((Result)(Result))
			)
		)
	)
	(_inst PU_MUX 0 1415(_comp result_mux)
		(_gen
			((G_UNIT)((i 4)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(odd3_Latency))
			((Result0)(odd3_Result))
			((Result1)(PU_Result3))
			((Unit_sel)(odd3_Unit))
			((Result)(odd3_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 4)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst PU_pipe1 0 1428(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result))
			((q)(PU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe2 0 1435(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result1))
			((q)(PU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe3 0 1442(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result2))
			((q)(PU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Registers 0 1449(_comp register_file)
		(_port
			((A_rd_addr)(RA_rf))
			((A_wr_addr)(evenWB_RegDst))
			((A_wr_data)(evenWB_Result))
			((A_wr_en)(evenWB_RegWr))
			((B_rd_addr)(RB_rf))
			((B_wr_addr)(oddWB_RegDst))
			((B_wr_data)(oddWB_Result))
			((B_wr_en)(oddWB_RegWr))
			((C_rd_addr)(RC_rf))
			((D_rd_addr)(RD_rf))
			((E_rd_addr)(RE_rf))
			((F_rd_addr)(RF_rf))
			((clk)(clk))
			((A_rd_data)(A_reg))
			((B_rd_data)(B_reg))
			((C_rd_data)(C_reg))
			((D_rd_data)(D_reg))
			((E_rd_data)(E_reg))
			((F_rd_data)(F_reg))
		)
		(_use(_ent . register_file)
			(_port
				((clk)(clk))
				((A_rd_addr)(A_rd_addr))
				((A_rd_data)(A_rd_data))
				((B_rd_addr)(B_rd_addr))
				((B_rd_data)(B_rd_data))
				((C_rd_addr)(C_rd_addr))
				((C_rd_data)(C_rd_data))
				((D_rd_addr)(D_rd_addr))
				((D_rd_data)(D_rd_data))
				((E_rd_addr)(E_rd_addr))
				((E_rd_data)(E_rd_data))
				((F_rd_addr)(F_rd_addr))
				((F_rd_data)(F_rd_data))
				((A_wr_en)(A_wr_en))
				((A_wr_addr)(A_wr_addr))
				((A_wr_data)(A_wr_data))
				((B_wr_en)(B_wr_en))
				((B_wr_addr)(B_wr_addr))
				((B_wr_data)(B_wr_data))
			)
		)
	)
	(_inst SFU1 0 1472(_comp simple_fixed_unit1)
		(_port
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((op_sel)(op_SFU1))
			((Result)(SFU1_Result))
		)
		(_use(_ent . simple_fixed_unit1)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SFU1_MUX 0 1481(_comp result_mux)
		(_gen
			((G_UNIT)((i 0)))
			((G_LATENCY)((i 2)))
		)
		(_port
			((Latency)(even2_Latency))
			((Result0)(even2_Result))
			((Result1)(SFU1_Result2))
			((Unit_sel)(even2_Unit))
			((Result)(even2_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 0)))
				((G_LATENCY)((i 2)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SFU1_pipe1 0 1494(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result))
			((q)(SFU1_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU1_pipe2 0 1501(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result1))
			((q)(SFU1_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2 0 1508(_comp simple_fixed_unit2)
		(_port
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((op_sel)(op_SFU2))
			((Result)(SFU2_Result))
		)
		(_use(_ent . simple_fixed_unit2)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SFU2_MUX 0 1517(_comp result_mux)
		(_gen
			((G_UNIT)((i 1)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(even3_Latency))
			((Result0)(even3_Result))
			((Result1)(SFU_Result3))
			((Unit_sel)(even3_Unit))
			((Result)(even3_Result_MUX1))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 1)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SFU2_pipe1 0 1530(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result))
			((q)(SFU2_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe2 0 1537(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result1))
			((q)(SFU2_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe3 0 1544(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result2))
			((q)(SFU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU 0 1551(_comp single_precision_unit)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((Imm)(even_Imm))
			((op_sel)(op_SPU))
			((Result)(SPU_Result))
		)
		(_use(_ent . single_precision_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((C)(C))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_MUX1 0 1561(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Latency)(even6_Latency))
			((Result0)(even6_Result))
			((Result1)(SPU_Result6))
			((Unit_sel)(even6_Unit))
			((Result)(even6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 6)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_MUX2 0 1574(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 7)))
		)
		(_port
			((Latency)(even7_Latency))
			((Result0)(even7_Result))
			((Result1)(SPU_Result7))
			((Unit_sel)(even7_Unit))
			((Result)(even7_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 7)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_pipe1 0 1587(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result))
			((q)(SPU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe2 0 1594(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result1))
			((q)(SPU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe3 0 1601(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result2))
			((q)(SPU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe4 0 1608(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result3))
			((q)(SPU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe5 0 1615(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result4))
			((q)(SPU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe6 0 1622(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result5))
			((q)(SPU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe7 0 1629(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result6))
			((q)(SPU_Result7))
		)
		(_use(_ent . result_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 22(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 25(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~132 0 36(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 44(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 45(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~134 0 46(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~136 0 48(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~138 0 55(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1310 0 65(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1312 0 75(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 76(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1314 0 77(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 78(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1316 0 88(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 91(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 93(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1318 0 99(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1320 0 100(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1322 0 101(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1324 0 109(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1326 0 110(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1328 0 112(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1330 0 129(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1332 0 135(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1334 0 187(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 189(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1336 0 199(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~1338 0 200(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1340 0 205(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1342 0 206(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1344 0 207(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1346 0 217(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1348 0 220(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1350 0 222(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1352 0 289(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1354 0 305(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1356 0 307(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1358 0 310(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1360 0 316(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1362 0 317(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1364 0 318(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1366 0 319(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1368 0 329(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1370 0 346(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1372 0 347(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1374 0 353(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1376 0 354(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1378 0 356(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1380 0 369(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1382 0 378(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1384 0 380(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1386 0 405(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1388 0 406(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1390 0 415(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1392 0 421(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1394 0 423(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1396 0 424(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1398 0 430(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13100 0 432(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13102 0 433(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13104 0 439(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13106 0 442(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13108 0 443(_array -1((_to i 0 i 3)))))
		(_cnst(_int GND_CONSTANT -1 0 456(_arch((i 2)))))
		(_sig(_int A_cache_hit -1 0 460(_arch(_uni))))
		(_sig(_int A_cache_hit_n -1 0 461(_arch(_uni))))
		(_sig(_int A_cache_hit_q -1 0 462(_arch(_uni))))
		(_sig(_int a_fetch -1 0 463(_arch(_uni))))
		(_sig(_int a_RA_rd -1 0 464(_arch(_uni))))
		(_sig(_int a_RB_rd -1 0 465(_arch(_uni))))
		(_sig(_int a_RC_rd -1 0 466(_arch(_uni))))
		(_sig(_int a_RegWr -1 0 467(_arch(_uni))))
		(_sig(_int a_stop -1 0 468(_arch(_uni))))
		(_sig(_int branch_mispredict -1 0 469(_arch(_uni))))
		(_sig(_int B_cache_hit -1 0 470(_arch(_uni))))
		(_sig(_int B_cache_hit_q -1 0 471(_arch(_uni))))
		(_sig(_int b_fetch -1 0 472(_arch(_uni))))
		(_sig(_int b_RA_rd -1 0 473(_arch(_uni))))
		(_sig(_int b_RB_rd -1 0 474(_arch(_uni))))
		(_sig(_int b_RC_rd -1 0 475(_arch(_uni))))
		(_sig(_int b_RegWr -1 0 476(_arch(_uni))))
		(_sig(_int b_stop -1 0 477(_arch(_uni))))
		(_sig(_int even0_RegWr -1 0 478(_arch(_uni))))
		(_sig(_int even1_RegWr -1 0 479(_arch(_uni))))
		(_sig(_int even2_RegWr -1 0 480(_arch(_uni))))
		(_sig(_int even3_RegWr -1 0 481(_arch(_uni))))
		(_sig(_int even4_RegWr -1 0 482(_arch(_uni))))
		(_sig(_int even5_RegWr -1 0 483(_arch(_uni))))
		(_sig(_int even6_RegWr -1 0 484(_arch(_uni))))
		(_sig(_int even7_RegWr -1 0 485(_arch(_uni))))
		(_sig(_int evenWB_RegWr -1 0 486(_arch(_uni))))
		(_sig(_int even_RegWr_rf -1 0 487(_arch(_uni))))
		(_sig(_int GND -1 0 488(_int(_uni))))
		(_sig(_int odd0_RegWr -1 0 489(_arch(_uni))))
		(_sig(_int odd1_RegWr -1 0 490(_arch(_uni))))
		(_sig(_int odd2_RegWr -1 0 491(_arch(_uni))))
		(_sig(_int odd3_RegWr -1 0 492(_arch(_uni))))
		(_sig(_int odd4_RegWr -1 0 493(_arch(_uni))))
		(_sig(_int odd5_RegWr -1 0 494(_arch(_uni))))
		(_sig(_int odd6_RegWr -1 0 495(_arch(_uni))))
		(_sig(_int odd7_RegWr -1 0 496(_arch(_uni))))
		(_sig(_int oddWB_RegWr -1 0 497(_arch(_uni))))
		(_sig(_int odd_RegWr_rf -1 0 498(_arch(_uni))))
		(_sig(_int PCWr -1 0 499(_arch(_uni))))
		(_sig(_int PCWr1 -1 0 500(_arch(_uni))))
		(_sig(_int PCWr_BRU -1 0 501(_arch(_uni))))
		(_sig(_int PC_en -1 0 502(_arch(_uni))))
		(_sig(_int PC_inc2 -1 0 503(_arch(_uni))))
		(_sig(_int stall_B -1 0 504(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13110 0 505(_array -1((_to i 0 i 127)))))
		(_sig(_int A 64 0 505(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13112 0 506(_array -1((_to i 0 i 17)))))
		(_sig(_int a_Imm 65 0 506(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13114 0 507(_array -1((_to i 0 i 2)))))
		(_sig(_int a_Latency 66 0 507(_arch(_uni))))
		(_sig(_int a_op_BRU 66 0 508(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13116 0 509(_array -1((_to i 0 i 1)))))
		(_sig(_int a_op_BU 67 0 509(_arch(_uni))))
		(_sig(_int a_op_LSU 66 0 510(_arch(_uni))))
		(_sig(_int a_op_PU 67 0 511(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13118 0 512(_array -1((_to i 0 i 4)))))
		(_sig(_int a_op_SFU1 68 0 512(_arch(_uni))))
		(_sig(_int a_op_SFU2 66 0 513(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13120 0 514(_array -1((_to i 0 i 3)))))
		(_sig(_int a_op_SPU 69 0 514(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13122 0 515(_array -1((_to i 0 i 6)))))
		(_sig(_int a_RA 70 0 515(_arch(_uni))))
		(_sig(_int a_RB 70 0 516(_arch(_uni))))
		(_sig(_int a_RC 70 0 517(_arch(_uni))))
		(_sig(_int A_reg 64 0 518(_arch(_uni))))
		(_sig(_int a_RegDst 70 0 519(_arch(_uni))))
		(_sig(_int a_Unit 66 0 520(_arch(_uni))))
		(_sig(_int B 64 0 521(_arch(_uni))))
		(_sig(_int BU_Result 64 0 522(_arch(_uni))))
		(_sig(_int BU_Result1 64 0 523(_arch(_uni))))
		(_sig(_int BU_Result2 64 0 524(_arch(_uni))))
		(_sig(_int BU_Result3 64 0 525(_arch(_uni))))
		(_sig(_int b_Imm 65 0 526(_arch(_uni))))
		(_sig(_int b_Latency 66 0 527(_arch(_uni))))
		(_sig(_int b_op_BRU 66 0 528(_arch(_uni))))
		(_sig(_int b_op_BU 67 0 529(_arch(_uni))))
		(_sig(_int b_op_LSU 66 0 530(_arch(_uni))))
		(_sig(_int b_op_PU 67 0 531(_arch(_uni))))
		(_sig(_int b_op_SFU1 68 0 532(_arch(_uni))))
		(_sig(_int b_op_SFU2 66 0 533(_arch(_uni))))
		(_sig(_int b_op_SPU 69 0 534(_arch(_uni))))
		(_sig(_int b_RA 70 0 535(_arch(_uni))))
		(_sig(_int b_RB 70 0 536(_arch(_uni))))
		(_sig(_int b_RC 70 0 537(_arch(_uni))))
		(_sig(_int B_reg 64 0 538(_arch(_uni))))
		(_sig(_int b_RegDst 70 0 539(_arch(_uni))))
		(_sig(_int b_Unit 66 0 540(_arch(_uni))))
		(_sig(_int C 64 0 541(_arch(_uni))))
		(_sig(_int C_reg 64 0 542(_arch(_uni))))
		(_sig(_int D 64 0 543(_arch(_uni))))
		(_sig(_int D_reg 64 0 544(_arch(_uni))))
		(_sig(_int E 64 0 545(_arch(_uni))))
		(_sig(_int even0_Latency 66 0 546(_arch(_uni))))
		(_sig(_int even0_RegDst 70 0 547(_arch(_uni))))
		(_sig(_int even0_Unit 66 0 548(_arch(_uni))))
		(_sig(_int even1_Latency 66 0 549(_arch(_uni))))
		(_sig(_int even1_RegDst 70 0 550(_arch(_uni))))
		(_sig(_int even1_Result 64 0 551(_arch(_uni))))
		(_sig(_int even1_Unit 66 0 552(_arch(_uni))))
		(_sig(_int even2_Latency 66 0 553(_arch(_uni))))
		(_sig(_int even2_RegDst 70 0 554(_arch(_uni))))
		(_sig(_int even2_Result 64 0 555(_arch(_uni))))
		(_sig(_int even2_Result_MUX 64 0 556(_arch(_uni))))
		(_sig(_int even2_Unit 66 0 557(_arch(_uni))))
		(_sig(_int even3_Latency 66 0 558(_arch(_uni))))
		(_sig(_int even3_RegDst 70 0 559(_arch(_uni))))
		(_sig(_int even3_Result 64 0 560(_arch(_uni))))
		(_sig(_int even3_Result_MUX1 64 0 561(_arch(_uni))))
		(_sig(_int even3_Result_MUX2 64 0 562(_arch(_uni))))
		(_sig(_int even3_Unit 66 0 563(_arch(_uni))))
		(_sig(_int even4_Latency 66 0 564(_arch(_uni))))
		(_sig(_int even4_RegDst 70 0 565(_arch(_uni))))
		(_sig(_int even4_Result 64 0 566(_arch(_uni))))
		(_sig(_int even4_Unit 66 0 567(_arch(_uni))))
		(_sig(_int even5_Latency 66 0 568(_arch(_uni))))
		(_sig(_int even5_RegDst 70 0 569(_arch(_uni))))
		(_sig(_int even5_Result 64 0 570(_arch(_uni))))
		(_sig(_int even5_Unit 66 0 571(_arch(_uni))))
		(_sig(_int even6_Latency 66 0 572(_arch(_uni))))
		(_sig(_int even6_RegDst 70 0 573(_arch(_uni))))
		(_sig(_int even6_Result 64 0 574(_arch(_uni))))
		(_sig(_int even6_Result_MUX 64 0 575(_arch(_uni))))
		(_sig(_int even6_Unit 66 0 576(_arch(_uni))))
		(_sig(_int even7_Latency 66 0 577(_arch(_uni))))
		(_sig(_int even7_RegDst 70 0 578(_arch(_uni))))
		(_sig(_int even7_Result 64 0 579(_arch(_uni))))
		(_sig(_int even7_Result_MUX 64 0 580(_arch(_uni))))
		(_sig(_int even7_Unit 66 0 581(_arch(_uni))))
		(_sig(_int evenWB_Latency 66 0 582(_arch(_uni))))
		(_sig(_int evenWB_RegDst 70 0 583(_arch(_uni))))
		(_sig(_int evenWB_Result 64 0 584(_arch(_uni))))
		(_sig(_int evenWB_Unit 66 0 585(_arch(_uni))))
		(_sig(_int even_Imm 65 0 586(_arch(_uni))))
		(_sig(_int even_Imm_rf 65 0 587(_arch(_uni))))
		(_sig(_int even_Latency_rf 66 0 588(_arch(_uni))))
		(_sig(_int even_RegDst_rf 70 0 589(_arch(_uni))))
		(_sig(_int even_Unit_rf 66 0 590(_arch(_uni))))
		(_sig(_int E_reg 64 0 591(_arch(_uni))))
		(_sig(_int F 64 0 592(_arch(_uni))))
		(_sig(_int F_reg 64 0 593(_arch(_uni))))
		(_sig(_int GND_128 64 0 594(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13124 0 595(_array -1((_to i 0 i 31)))))
		(_sig(_int instruction_A_dec 71 0 595(_arch(_uni))))
		(_sig(_int instruction_A_if 71 0 596(_arch(_uni))))
		(_sig(_int instruction_B_dec 71 0 597(_arch(_uni))))
		(_sig(_int instruction_B_if 71 0 598(_arch(_uni))))
		(_sig(_int instruction_mem_addr 71 0 599(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13126 0 600(_array -1((_to i 0 i 7)))))
		(_sig(_int instruction_mem_data 72 0 600(_arch(_uni))))
		(_sig(_int LSU_Result 64 0 601(_arch(_uni))))
		(_sig(_int LSU_Result1 64 0 602(_arch(_uni))))
		(_sig(_int LSU_Result2 64 0 603(_arch(_uni))))
		(_sig(_int LSU_Result3 64 0 604(_arch(_uni))))
		(_sig(_int LSU_Result4 64 0 605(_arch(_uni))))
		(_sig(_int LSU_Result5 64 0 606(_arch(_uni))))
		(_sig(_int LSU_Result6 64 0 607(_arch(_uni))))
		(_sig(_int odd0_Latency 66 0 608(_arch(_uni))))
		(_sig(_int odd0_RegDst 70 0 609(_arch(_uni))))
		(_sig(_int odd0_Unit 66 0 610(_arch(_uni))))
		(_sig(_int odd1_Latency 66 0 611(_arch(_uni))))
		(_sig(_int odd1_RegDst 70 0 612(_arch(_uni))))
		(_sig(_int odd1_Result 64 0 613(_arch(_uni))))
		(_sig(_int odd1_Unit 66 0 614(_arch(_uni))))
		(_sig(_int odd2_Latency 66 0 615(_arch(_uni))))
		(_sig(_int odd2_RegDst 70 0 616(_arch(_uni))))
		(_sig(_int odd2_Result 64 0 617(_arch(_uni))))
		(_sig(_int odd2_Unit 66 0 618(_arch(_uni))))
		(_sig(_int odd3_Latency 66 0 619(_arch(_uni))))
		(_sig(_int odd3_RegDst 70 0 620(_arch(_uni))))
		(_sig(_int odd3_Result 64 0 621(_arch(_uni))))
		(_sig(_int odd3_Result_MUX 64 0 622(_arch(_uni))))
		(_sig(_int odd3_Unit 66 0 623(_arch(_uni))))
		(_sig(_int odd4_Latency 66 0 624(_arch(_uni))))
		(_sig(_int odd4_RegDst 70 0 625(_arch(_uni))))
		(_sig(_int odd4_Result 64 0 626(_arch(_uni))))
		(_sig(_int odd4_Unit 66 0 627(_arch(_uni))))
		(_sig(_int odd5_Latency 66 0 628(_arch(_uni))))
		(_sig(_int odd5_RegDst 70 0 629(_arch(_uni))))
		(_sig(_int odd5_Result 64 0 630(_arch(_uni))))
		(_sig(_int odd5_Unit 66 0 631(_arch(_uni))))
		(_sig(_int odd6_Latency 66 0 632(_arch(_uni))))
		(_sig(_int odd6_RegDst 70 0 633(_arch(_uni))))
		(_sig(_int odd6_Result 64 0 634(_arch(_uni))))
		(_sig(_int odd6_Result_MUX 64 0 635(_arch(_uni))))
		(_sig(_int odd6_Unit 66 0 636(_arch(_uni))))
		(_sig(_int odd7_Latency 66 0 637(_arch(_uni))))
		(_sig(_int odd7_RegDst 70 0 638(_arch(_uni))))
		(_sig(_int odd7_Result 64 0 639(_arch(_uni))))
		(_sig(_int odd7_Unit 66 0 640(_arch(_uni))))
		(_sig(_int oddWB_Latency 66 0 641(_arch(_uni))))
		(_sig(_int oddWB_RegDst 70 0 642(_arch(_uni))))
		(_sig(_int oddWB_Result 64 0 643(_arch(_uni))))
		(_sig(_int oddWB_Unit 66 0 644(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13128 0 645(_array -1((_to i 0 i 15)))))
		(_sig(_int odd_Imm 73 0 645(_arch(_uni))))
		(_sig(_int odd_Imm_rf 73 0 646(_arch(_uni))))
		(_sig(_int odd_Latency_rf 66 0 647(_arch(_uni))))
		(_sig(_int odd_RegDst_rf 70 0 648(_arch(_uni))))
		(_sig(_int odd_Unit_rf 66 0 649(_arch(_uni))))
		(_sig(_int op_BRU 66 0 650(_arch(_uni))))
		(_sig(_int op_BRU_rf 66 0 651(_arch(_uni))))
		(_sig(_int op_BU 67 0 652(_arch(_uni))))
		(_sig(_int op_BU_rf 67 0 653(_arch(_uni))))
		(_sig(_int op_LSU 66 0 654(_arch(_uni))))
		(_sig(_int op_LSU_rf 66 0 655(_arch(_uni))))
		(_sig(_int op_PU 67 0 656(_arch(_uni))))
		(_sig(_int op_PU_rf 67 0 657(_arch(_uni))))
		(_sig(_int op_SFU1 68 0 658(_arch(_uni))))
		(_sig(_int op_SFU1_rf 68 0 659(_arch(_uni))))
		(_sig(_int op_SFU2 66 0 660(_arch(_uni))))
		(_sig(_int op_SFU2_rf 66 0 661(_arch(_uni))))
		(_sig(_int op_SPU 69 0 662(_arch(_uni))))
		(_sig(_int op_SPU_rf 69 0 663(_arch(_uni))))
		(_sig(_int PC_BRU 71 0 664(_arch(_uni))))
		(_sig(_int PC_BRU1 71 0 665(_arch(_uni))))
		(_sig(_int PC_d 71 0 666(_arch(_uni))))
		(_sig(_int PC_fw 71 0 667(_arch(_uni))))
		(_sig(_int PC_if 71 0 668(_arch(_uni))))
		(_sig(_int PC_rf 71 0 669(_arch(_uni))))
		(_sig(_int PU_Result 64 0 670(_arch(_uni))))
		(_sig(_int PU_Result1 64 0 671(_arch(_uni))))
		(_sig(_int PU_Result2 64 0 672(_arch(_uni))))
		(_sig(_int PU_Result3 64 0 673(_arch(_uni))))
		(_sig(_int RA_fw 70 0 674(_arch(_uni))))
		(_sig(_int RA_rf 70 0 675(_arch(_uni))))
		(_sig(_int RB_fw 70 0 676(_arch(_uni))))
		(_sig(_int RB_rf 70 0 677(_arch(_uni))))
		(_sig(_int RC_fw 70 0 678(_arch(_uni))))
		(_sig(_int RC_rf 70 0 679(_arch(_uni))))
		(_sig(_int RD_fw 70 0 680(_arch(_uni))))
		(_sig(_int RD_rf 70 0 681(_arch(_uni))))
		(_sig(_int RE_fw 70 0 682(_arch(_uni))))
		(_sig(_int RE_rf 70 0 683(_arch(_uni))))
		(_sig(_int RF_fw 70 0 684(_arch(_uni))))
		(_sig(_int RF_rf 70 0 685(_arch(_uni))))
		(_sig(_int SFU1_Result 64 0 686(_arch(_uni))))
		(_sig(_int SFU1_Result1 64 0 687(_arch(_uni))))
		(_sig(_int SFU1_Result2 64 0 688(_arch(_uni))))
		(_sig(_int SFU2_Result 64 0 689(_arch(_uni))))
		(_sig(_int SFU2_Result1 64 0 690(_arch(_uni))))
		(_sig(_int SFU2_Result2 64 0 691(_arch(_uni))))
		(_sig(_int SFU_Result3 64 0 692(_arch(_uni))))
		(_sig(_int SPU_Result 64 0 693(_arch(_uni))))
		(_sig(_int SPU_Result1 64 0 694(_arch(_uni))))
		(_sig(_int SPU_Result2 64 0 695(_arch(_uni))))
		(_sig(_int SPU_Result3 64 0 696(_arch(_uni))))
		(_sig(_int SPU_Result4 64 0 697(_arch(_uni))))
		(_sig(_int SPU_Result5 64 0 698(_arch(_uni))))
		(_sig(_int SPU_Result6 64 0 699(_arch(_uni))))
		(_sig(_int SPU_Result7 64 0 700(_arch(_uni))))
		(_prcs
			(line__1636(_arch 0 0 1636(_assignment(_trgt(45))(_sens(2)(11)))))
			(line__1638(_arch 1 0 1638(_assignment(_trgt(43))(_sens(3)(4)))))
			(line__1640(_arch 2 0 1640(_assignment(_trgt(44))(_sens(12)(13)))))
			(line__1642(_arch 3 0 1642(_assignment(_trgt(2))(_sens(1)))))
			(line__1648(_arch 4 0 1648(_assignment(_trgt(135(0))))))
			(line__1649(_arch 5 0 1649(_assignment(_trgt(135(1))))))
			(line__1650(_arch 6 0 1650(_assignment(_trgt(135(2))))))
			(line__1651(_arch 7 0 1651(_assignment(_trgt(135(3))))))
			(line__1652(_arch 8 0 1652(_assignment(_trgt(135(4))))))
			(line__1653(_arch 9 0 1653(_assignment(_trgt(135(5))))))
			(line__1654(_arch 10 0 1654(_assignment(_trgt(135(6))))))
			(line__1655(_arch 11 0 1655(_assignment(_trgt(135(7))))))
			(line__1656(_arch 12 0 1656(_assignment(_trgt(135(8))))))
			(line__1657(_arch 13 0 1657(_assignment(_trgt(135(9))))))
			(line__1658(_arch 14 0 1658(_assignment(_trgt(135(10))))))
			(line__1659(_arch 15 0 1659(_assignment(_trgt(135(11))))))
			(line__1660(_arch 16 0 1660(_assignment(_trgt(135(12))))))
			(line__1661(_arch 17 0 1661(_assignment(_trgt(135(13))))))
			(line__1662(_arch 18 0 1662(_assignment(_trgt(135(14))))))
			(line__1663(_arch 19 0 1663(_assignment(_trgt(135(15))))))
			(line__1664(_arch 20 0 1664(_assignment(_trgt(135(16))))))
			(line__1665(_arch 21 0 1665(_assignment(_trgt(135(17))))))
			(line__1666(_arch 22 0 1666(_assignment(_trgt(135(18))))))
			(line__1667(_arch 23 0 1667(_assignment(_trgt(135(19))))))
			(line__1668(_arch 24 0 1668(_assignment(_trgt(135(20))))))
			(line__1669(_arch 25 0 1669(_assignment(_trgt(135(21))))))
			(line__1670(_arch 26 0 1670(_assignment(_trgt(135(22))))))
			(line__1671(_arch 27 0 1671(_assignment(_trgt(135(23))))))
			(line__1672(_arch 28 0 1672(_assignment(_trgt(135(24))))))
			(line__1673(_arch 29 0 1673(_assignment(_trgt(135(25))))))
			(line__1674(_arch 30 0 1674(_assignment(_trgt(135(26))))))
			(line__1675(_arch 31 0 1675(_assignment(_trgt(135(27))))))
			(line__1676(_arch 32 0 1676(_assignment(_trgt(135(28))))))
			(line__1677(_arch 33 0 1677(_assignment(_trgt(135(29))))))
			(line__1678(_arch 34 0 1678(_assignment(_trgt(135(30))))))
			(line__1679(_arch 35 0 1679(_assignment(_trgt(135(31))))))
			(line__1680(_arch 36 0 1680(_assignment(_trgt(135(32))))))
			(line__1681(_arch 37 0 1681(_assignment(_trgt(135(33))))))
			(line__1682(_arch 38 0 1682(_assignment(_trgt(135(34))))))
			(line__1683(_arch 39 0 1683(_assignment(_trgt(135(35))))))
			(line__1684(_arch 40 0 1684(_assignment(_trgt(135(36))))))
			(line__1685(_arch 41 0 1685(_assignment(_trgt(135(37))))))
			(line__1686(_arch 42 0 1686(_assignment(_trgt(135(38))))))
			(line__1687(_arch 43 0 1687(_assignment(_trgt(135(39))))))
			(line__1688(_arch 44 0 1688(_assignment(_trgt(135(40))))))
			(line__1689(_arch 45 0 1689(_assignment(_trgt(135(41))))))
			(line__1690(_arch 46 0 1690(_assignment(_trgt(135(42))))))
			(line__1691(_arch 47 0 1691(_assignment(_trgt(135(43))))))
			(line__1692(_arch 48 0 1692(_assignment(_trgt(135(44))))))
			(line__1693(_arch 49 0 1693(_assignment(_trgt(135(45))))))
			(line__1694(_arch 50 0 1694(_assignment(_trgt(135(46))))))
			(line__1695(_arch 51 0 1695(_assignment(_trgt(135(47))))))
			(line__1696(_arch 52 0 1696(_assignment(_trgt(135(48))))))
			(line__1697(_arch 53 0 1697(_assignment(_trgt(135(49))))))
			(line__1698(_arch 54 0 1698(_assignment(_trgt(135(50))))))
			(line__1699(_arch 55 0 1699(_assignment(_trgt(135(51))))))
			(line__1700(_arch 56 0 1700(_assignment(_trgt(135(52))))))
			(line__1701(_arch 57 0 1701(_assignment(_trgt(135(53))))))
			(line__1702(_arch 58 0 1702(_assignment(_trgt(135(54))))))
			(line__1703(_arch 59 0 1703(_assignment(_trgt(135(55))))))
			(line__1704(_arch 60 0 1704(_assignment(_trgt(135(56))))))
			(line__1705(_arch 61 0 1705(_assignment(_trgt(135(57))))))
			(line__1706(_arch 62 0 1706(_assignment(_trgt(135(58))))))
			(line__1707(_arch 63 0 1707(_assignment(_trgt(135(59))))))
			(line__1708(_arch 64 0 1708(_assignment(_trgt(135(60))))))
			(line__1709(_arch 65 0 1709(_assignment(_trgt(135(61))))))
			(line__1710(_arch 66 0 1710(_assignment(_trgt(135(62))))))
			(line__1711(_arch 67 0 1711(_assignment(_trgt(135(63))))))
			(line__1712(_arch 68 0 1712(_assignment(_trgt(135(64))))))
			(line__1713(_arch 69 0 1713(_assignment(_trgt(135(65))))))
			(line__1714(_arch 70 0 1714(_assignment(_trgt(135(66))))))
			(line__1715(_arch 71 0 1715(_assignment(_trgt(135(67))))))
			(line__1716(_arch 72 0 1716(_assignment(_trgt(135(68))))))
			(line__1717(_arch 73 0 1717(_assignment(_trgt(135(69))))))
			(line__1718(_arch 74 0 1718(_assignment(_trgt(135(70))))))
			(line__1719(_arch 75 0 1719(_assignment(_trgt(135(71))))))
			(line__1720(_arch 76 0 1720(_assignment(_trgt(135(72))))))
			(line__1721(_arch 77 0 1721(_assignment(_trgt(135(73))))))
			(line__1722(_arch 78 0 1722(_assignment(_trgt(135(74))))))
			(line__1723(_arch 79 0 1723(_assignment(_trgt(135(75))))))
			(line__1724(_arch 80 0 1724(_assignment(_trgt(135(76))))))
			(line__1725(_arch 81 0 1725(_assignment(_trgt(135(77))))))
			(line__1726(_arch 82 0 1726(_assignment(_trgt(135(78))))))
			(line__1727(_arch 83 0 1727(_assignment(_trgt(135(79))))))
			(line__1728(_arch 84 0 1728(_assignment(_trgt(135(80))))))
			(line__1729(_arch 85 0 1729(_assignment(_trgt(135(81))))))
			(line__1730(_arch 86 0 1730(_assignment(_trgt(135(82))))))
			(line__1731(_arch 87 0 1731(_assignment(_trgt(135(83))))))
			(line__1732(_arch 88 0 1732(_assignment(_trgt(135(84))))))
			(line__1733(_arch 89 0 1733(_assignment(_trgt(135(85))))))
			(line__1734(_arch 90 0 1734(_assignment(_trgt(135(86))))))
			(line__1735(_arch 91 0 1735(_assignment(_trgt(135(87))))))
			(line__1736(_arch 92 0 1736(_assignment(_trgt(135(88))))))
			(line__1737(_arch 93 0 1737(_assignment(_trgt(135(89))))))
			(line__1738(_arch 94 0 1738(_assignment(_trgt(135(90))))))
			(line__1739(_arch 95 0 1739(_assignment(_trgt(135(91))))))
			(line__1740(_arch 96 0 1740(_assignment(_trgt(135(92))))))
			(line__1741(_arch 97 0 1741(_assignment(_trgt(135(93))))))
			(line__1742(_arch 98 0 1742(_assignment(_trgt(135(94))))))
			(line__1743(_arch 99 0 1743(_assignment(_trgt(135(95))))))
			(line__1744(_arch 100 0 1744(_assignment(_trgt(135(96))))))
			(line__1745(_arch 101 0 1745(_assignment(_trgt(135(97))))))
			(line__1746(_arch 102 0 1746(_assignment(_trgt(135(98))))))
			(line__1747(_arch 103 0 1747(_assignment(_trgt(135(99))))))
			(line__1748(_arch 104 0 1748(_assignment(_trgt(135(100))))))
			(line__1749(_arch 105 0 1749(_assignment(_trgt(135(101))))))
			(line__1750(_arch 106 0 1750(_assignment(_trgt(135(102))))))
			(line__1751(_arch 107 0 1751(_assignment(_trgt(135(103))))))
			(line__1752(_arch 108 0 1752(_assignment(_trgt(135(104))))))
			(line__1753(_arch 109 0 1753(_assignment(_trgt(135(105))))))
			(line__1754(_arch 110 0 1754(_assignment(_trgt(135(106))))))
			(line__1755(_arch 111 0 1755(_assignment(_trgt(135(107))))))
			(line__1756(_arch 112 0 1756(_assignment(_trgt(135(108))))))
			(line__1757(_arch 113 0 1757(_assignment(_trgt(135(109))))))
			(line__1758(_arch 114 0 1758(_assignment(_trgt(135(110))))))
			(line__1759(_arch 115 0 1759(_assignment(_trgt(135(111))))))
			(line__1760(_arch 116 0 1760(_assignment(_trgt(135(112))))))
			(line__1761(_arch 117 0 1761(_assignment(_trgt(135(113))))))
			(line__1762(_arch 118 0 1762(_assignment(_trgt(135(114))))))
			(line__1763(_arch 119 0 1763(_assignment(_trgt(135(115))))))
			(line__1764(_arch 120 0 1764(_assignment(_trgt(135(116))))))
			(line__1765(_arch 121 0 1765(_assignment(_trgt(135(117))))))
			(line__1766(_arch 122 0 1766(_assignment(_trgt(135(118))))))
			(line__1767(_arch 123 0 1767(_assignment(_trgt(135(119))))))
			(line__1768(_arch 124 0 1768(_assignment(_trgt(135(120))))))
			(line__1769(_arch 125 0 1769(_assignment(_trgt(135(121))))))
			(line__1770(_arch 126 0 1770(_assignment(_trgt(135(122))))))
			(line__1771(_arch 127 0 1771(_assignment(_trgt(135(123))))))
			(line__1772(_arch 128 0 1772(_assignment(_trgt(135(124))))))
			(line__1773(_arch 129 0 1773(_assignment(_trgt(135(125))))))
			(line__1774(_arch 130 0 1774(_assignment(_trgt(135(126))))))
			(line__1775(_arch 131 0 1775(_assignment(_trgt(135(127))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(1 unit_t)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(std(standard)))
	(_model . rtl 132 -1)
)
I 000056 55 2715          1588029532327 TB_ARCHITECTURE
(_unit VHDL(spu_lite_tb 0 13(tb_architecture 0 16))
	(_version ve4)
	(_time 1588029532328 2020.04.27 19:18:52)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code e7e9b5b5e0b1b6f2b7e0a4bdbfe0e3e1e2e2b1e0e3)
	(_ent
		(_time 1587941285225)
	)
	(_comp
		(spu_lite
			(_object
				(_port(_int clk -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 91(_comp spu_lite)
		(_port
			((clk)(clk))
		)
		(_use(_ent . spu_lite)
		)
	)
	(_object
		(_sig(_int clk -1 0 24(_arch(_uni)(_event))))
		(_sig(_int end_sim -2 0 28(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 30(_array -1((_to i 0 i 127)))))
		(_type(_int regs_t 0 30(_array 0((_to i 0 i 127)))))
		(_sig(_alias <<UUT.Registers.registers>> 1 0 31(_int(-1))))
		(_sig(_alias registers 1 0 31(_arch(2()))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 33(_array -1((_to i 0 i 7)))))
		(_type(_int LS_t 0 33(_array 2((_to i 0 i 262143)))))
		(_sig(_alias <<UUT.LSU.LS>> 3 0 34(_int(-1))))
		(_sig(_alias LS 3 0 34(_arch(4()))))
		(_sig(_alias <<UUT.a_stop>> -1 0 36(_int(-1))))
		(_sig(_alias a_stop -1 0 36(_arch(6()))))
		(_sig(_alias b_stop -1 0 37(_arch(6()))))
		(_sig(_alias <<UUT.A_cache_hit_q>> -1 0 38(_int(-1))))
		(_sig(_alias A_cache_hit_q -1 0 38(_arch(9()))))
		(_sig(_alias <<UUT.B_cache_hit_q>> -1 0 39(_int(-1))))
		(_sig(_alias B_cache_hit_q -1 0 39(_arch(11()))))
		(_sig(_alias <<UUT.PCWr>> -1 0 40(_int(-1))))
		(_sig(_alias PCWr -1 0 40(_arch(13()))))
		(_sig(_alias <<UUT.PCWr_BRU>> -1 0 41(_int(-1))))
		(_sig(_alias PCWr_BRU -1 0 41(_arch(15()))))
		(_file(_int text_var -3 0 55(_prcs 1)))
		(_var(_int line_var -4 0 56(_prcs 1)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0))(_read(0)(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(1))(_sens(0)(7)(8)(10)(12)(14)(16))(_mon)(_read(3)(5)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
	(_static
		(1600611698 1886221668 1954051118)
		(1683977068 779119989 7633012)
		(32)
		(1953719636 1836008224 1952803952 658789)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000041 55 426 0 testbench_for_spu_lite
(_configuration VHDL (testbench_for_spu_lite 0 100 (spu_lite_tb))
	(_version ve4)
	(_time 1588029532345 2020.04.27 19:18:52)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code f7f9a2a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . spu_lite rtl
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
)
I 000044 55 4040          1588203829045 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1588203829046 2020.04.29 19:43:49)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code 3f3b363a3c6968283e6c2d646b393c383b39363969)
	(_ent
		(_time 1587941266319)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 32)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 32)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 255)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 31)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(8)(17)(6))(_sens(0))(_read(9(_range 33))(10(_range 34))(13)(16)(17)(3)(5)(6)(7)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
I 000044 55 4040          1588203899915 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1588203899916 2020.04.29 19:44:59)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code 0a0f060c0e5c5d1d0b5918515e0c090d0e0c030c5c)
	(_ent
		(_time 1587941266319)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 128)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 8)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 1023)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 7)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(8)(17)(6))(_sens(0))(_read(9(_range 33))(10(_range 34))(13)(16)(17)(3)(5)(6)(7)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
I 000044 55 4040          1588203948236 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1588203948237 2020.04.29 19:45:48)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code d282da80858485c5d381c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1587941266319)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 512)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 2)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 4095)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 1)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(8)(17)(6))(_sens(0))(_read(9(_range 33))(10(_range 34))(13)(16)(17)(3)(5)(6)(7)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
I 000044 55 4040          1588204129682 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1588204129683 2020.04.29 19:48:49)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code 9fcb90909cc9c8889ecc8dc4cb999c989b999699c9)
	(_ent
		(_time 1587941266319)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 256)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 4)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 2047)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 3)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(8)(17)(6))(_sens(0))(_read(9(_range 33))(10(_range 34))(13)(16)(17)(3)(5)(6)(7)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
I 000044 55 4040          1588205327944 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1588205327945 2020.04.29 20:08:47)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code 4919164b151f1e5e481a5b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1587941266319)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 16)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 64)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 127)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 63)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(6)(8)(17))(_sens(0))(_read(3)(5)(6)(7)(9(_range 33))(10(_range 34))(13)(16)(17)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
V 000044 55 4040          1588282108439 rtl
(_unit VHDL(instruction_cache 0 6(rtl 0 23))
	(_version ve4)
	(_time 1588282108440 2020.04.30 17:28:28)
	(_source(\../src/instruction_cache.vhd\))
	(_parameters tan)
	(_code 1d12171a1c4b4a0a1c4e0f46491b1e1a191b141b4b)
	(_ent
		(_time 1587941266319)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 10(_array -1((_to i 0 i 31)))))
		(_port(_int PC 0 0 10(_ent(_in))))
		(_port(_int A_instruction 0 0 12(_ent(_out))))
		(_port(_int A_hit -1 0 13(_ent(_out))))
		(_port(_int B_instruction 0 0 15(_ent(_out))))
		(_port(_int B_hit -1 0 16(_ent(_out))))
		(_port(_int mem_addr 0 0 18(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 19(_array -1((_to i 0 i 7)))))
		(_port(_int mem_data 1 0 19(_ent(_in))))
		(_cnst(_int CACHE_SIZE_BYTES -2 0 25(_arch((i 1024)))))
		(_cnst(_int BLOCK_SIZE_BYTES -2 0 26(_arch((i 256)))))
		(_cnst(_int NUM_ENTRIES -2 0 27(_arch((i 4)))))
		(_cnst(_int INDEX_WIDTH -2 0 28(_arch gms(_code 13))))
		(_cnst(_int BLOCK_OFFSET_WIDTH -2 0 29(_arch gms(_code 14))))
		(_cnst(_int TAG_WIDTH -2 0 30(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TAG_WIDTH-1}~13 0 34(_array -1((_to i 0 c 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{8*BLOCK_SIZE_BYTES}-1}~13 0 35(_array -1((_to i 0 i 2047)))))
		(_type(_int instruction_cache_entry_t 0 32(_record(valid -1)(tag 2)(data 3))))
		(_type(_int instruction_cache_t 0 37(_array 4((_to i 0 i 3)))))
		(_sig(_int instruction_cache 5 0 38(_arch(_uni((_others((i 2))((_others(i 2)))((_others(i 2)))))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 40(_array -1((_to i 0 i 31)))))
		(_sig(_int A_addr 6 0 40(_arch(_uni))))
		(_sig(_int B_addr 6 0 40(_arch(_uni))))
		(_sig(_int A_index -2 0 41(_arch(_uni))))
		(_sig(_int B_index -2 0 41(_arch(_uni))))
		(_sig(_int mem_index -2 0 41(_arch(_uni))))
		(_sig(_int A_offset -2 0 42(_arch(_uni))))
		(_sig(_int B_offset -2 0 42(_arch(_uni))))
		(_sig(_int mem_offset -2 0 42(_arch(_uni))))
		(_sig(_int read_mem_block -1 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((A_addr)(PC)))(_trgt(9))(_sens(1)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(10))(_sens(1)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(11))(_sens(9(_range 17)))(_mon)(_read(9(_range 18))))))
			(line__54(_arch 3 0 54(_assignment(_trgt(12))(_sens(10(_range 19)))(_mon)(_read(10(_range 20))))))
			(line__57(_arch 4 0 57(_assignment(_trgt(14))(_sens(9(_range 21)))(_mon)(_read(9(_range 22))))))
			(line__58(_arch 5 0 58(_assignment(_trgt(15))(_sens(10(_range 23)))(_mon)(_read(10(_range 24))))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(6(_range 25)))(_mon)(_read(6(_range 26))))))
			(line__62(_arch 7 0 62(_assignment(_trgt(16))(_sens(6(_range 27)))(_mon)(_read(6(_range 28))))))
			(line__65(_arch 8 0 65(_assignment(_trgt(3))(_sens(8)(9(_range 29))(11))(_read(9(_range 30))))))
			(line__66(_arch 9 0 66(_assignment(_trgt(5))(_sens(8)(10(_range 31))(12))(_read(10(_range 32))))))
			(line__69(_arch 10 0 69(_assignment(_trgt(2))(_sens(8)(11)(14)))))
			(line__70(_arch 11 0 70(_assignment(_trgt(4))(_sens(8)(12)(15)))))
			(line__72(_arch 12 0 72(_prcs(_simple)(_trgt(8)(17)(6))(_sens(0))(_read(9(_range 33))(10(_range 34))(13)(16)(17)(3)(5)(6)(7)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.REAL(1 REAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . rtl 35 -1)
)
I 000044 55 83309         1588282557792 rtl
(_unit VHDL(spu_lite 0 9(rtl 0 15))
	(_version ve4)
	(_time 1588282557793 2020.04.30 17:35:57)
	(_source(\../src/spu_lite.vhd\))
	(_parameters tan)
	(_code 6d6c3b6c393b3c783b6d6b3e7436386b686a6e6a6d6a68)
	(_ent
		(_time 1587941272351)
	)
	(_comp
		(dff
			(_object
				(_port(_int clk -1 0 449(_ent (_in))))
				(_port(_int d -1 0 450(_ent (_in))))
				(_port(_int q -1 0 451(_ent (_out((i 2))))))
			)
		)
		(branch_unit
			(_object
				(_port(_int A 3 0 44(_ent (_in))))
				(_port(_int Imm 4 0 45(_ent (_in))))
				(_port(_int PC 5 0 46(_ent (_in))))
				(_port(_int T 3 0 47(_ent (_in))))
				(_port(_int op_sel 6 0 48(_ent (_in))))
				(_port(_int PCWr -1 0 49(_ent (_out))))
				(_port(_int Result 5 0 50(_ent (_out))))
			)
		)
		(branch_reg
			(_object
				(_port(_int PCWr_d -1 0 35(_ent (_in))))
				(_port(_int PC_d 2 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int PCWr_q -1 0 38(_ent (_out((i 2))))))
				(_port(_int PC_q 2 0 39(_ent (_out((_others(i 2)))))))
			)
		)
		(byte_unit
			(_object
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 56(_ent (_in))))
				(_port(_int op_sel 8 0 57(_ent (_in))))
				(_port(_int Result 7 0 58(_ent (_out))))
			)
		)
		(result_mux
			(_object
				(_gen(_int G_UNIT -2 0 401(_ent)))
				(_gen(_int G_LATENCY -3 0 402(_ent)))
				(_port(_int Latency 52 0 405(_ent (_in))))
				(_port(_int Result0 53 0 406(_ent (_in))))
				(_port(_int Result1 53 0 407(_ent (_in))))
				(_port(_int Unit_sel 52 0 408(_ent (_in))))
				(_port(_int Result 53 0 409(_ent (_out))))
			)
		)
		(result_reg
			(_object
				(_port(_int clk -1 0 414(_ent (_in))))
				(_port(_int d 54 0 415(_ent (_in))))
				(_port(_int q 54 0 416(_ent (_out((_others(i 2)))))))
			)
		)
		(branch_prediction_unit
			(_object
				(_port(_int PCWr_BRU -1 0 21(_ent (_in))))
				(_port(_int PC_BRU 0 0 22(_ent (_in))))
				(_port(_int PC_if 0 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int op_BRU_a 1 0 25(_ent (_in))))
				(_port(_int op_BRU_rf 1 0 26(_ent (_in))))
				(_port(_int PCWr -1 0 27(_ent (_out))))
				(_port(_int PC_br 0 0 28(_ent (_out))))
				(_port(_int PC_o 0 0 29(_ent (_out))))
				(_port(_int mispredict -1 0 30(_ent (_out))))
			)
		)
		(decode_reg
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int gate_n -1 0 64(_ent (_in))))
				(_port(_int instruction_A_d 9 0 65(_ent (_in))))
				(_port(_int instruction_B_d 9 0 66(_ent (_in))))
				(_port(_int stall_A -1 0 67(_ent (_in))))
				(_port(_int stall_B -1 0 68(_ent (_in))))
				(_port(_int instruction_A_q 9 0 69(_ent (_out))))
				(_port(_int instruction_B_q 9 0 70(_ent (_out))))
			)
		)
		(decode_unit
			(_object
				(_port(_int instruction 10 0 75(_ent (_in))))
				(_port(_int Imm 11 0 76(_ent (_out))))
				(_port(_int Latency 12 0 77(_ent (_out))))
				(_port(_int RA 13 0 78(_ent (_out))))
				(_port(_int RA_rd -1 0 79(_ent (_out))))
				(_port(_int RB 13 0 80(_ent (_out))))
				(_port(_int RB_rd -1 0 81(_ent (_out))))
				(_port(_int RC 13 0 82(_ent (_out))))
				(_port(_int RC_rd -1 0 83(_ent (_out))))
				(_port(_int RegDst 13 0 84(_ent (_out))))
				(_port(_int RegWr -1 0 85(_ent (_out))))
				(_port(_int Unit 12 0 86(_ent (_out))))
				(_port(_int op_BRU 12 0 87(_ent (_out))))
				(_port(_int op_BU 14 0 88(_ent (_out))))
				(_port(_int op_LSU 12 0 89(_ent (_out))))
				(_port(_int op_PU 14 0 90(_ent (_out))))
				(_port(_int op_SFU1 15 0 91(_ent (_out))))
				(_port(_int op_SFU2 12 0 92(_ent (_out))))
				(_port(_int op_SPU 16 0 93(_ent (_out))))
				(_port(_int stop -1 0 94(_ent (_out))))
			)
		)
		(even_rf_reg
			(_object
				(_port(_int Imm_d 17 0 99(_ent (_in))))
				(_port(_int Latency_d 18 0 100(_ent (_in))))
				(_port(_int RA_d 19 0 101(_ent (_in))))
				(_port(_int RB_d 19 0 102(_ent (_in))))
				(_port(_int RC_d 19 0 103(_ent (_in))))
				(_port(_int RegDst_d 19 0 104(_ent (_in))))
				(_port(_int RegWr_d -1 0 105(_ent (_in))))
				(_port(_int Unit_d 18 0 106(_ent (_in))))
				(_port(_int clk -1 0 107(_ent (_in))))
				(_port(_int gate_n -1 0 108(_ent (_in))))
				(_port(_int op_BU_d 20 0 109(_ent (_in))))
				(_port(_int op_SFU1_d 21 0 110(_ent (_in))))
				(_port(_int op_SFU2_d 18 0 111(_ent (_in))))
				(_port(_int op_SPU_d 22 0 112(_ent (_in))))
				(_port(_int Imm_q 17 0 113(_ent (_out))))
				(_port(_int Latency_q 18 0 114(_ent (_out))))
				(_port(_int RA_q 19 0 115(_ent (_out))))
				(_port(_int RB_q 19 0 116(_ent (_out))))
				(_port(_int RC_q 19 0 117(_ent (_out))))
				(_port(_int RegDst_q 19 0 118(_ent (_out))))
				(_port(_int RegWr_q -1 0 119(_ent (_out))))
				(_port(_int Unit_q 18 0 120(_ent (_out))))
				(_port(_int op_BU_q 20 0 121(_ent (_out))))
				(_port(_int op_SFU1_q 21 0 122(_ent (_out))))
				(_port(_int op_SFU2_q 18 0 123(_ent (_out))))
				(_port(_int op_SPU_q 22 0 124(_ent (_out))))
			)
		)
		(pipe_reg
			(_object
				(_port(_int Latency_d 46 0 353(_ent (_in))))
				(_port(_int RegDst_d 47 0 354(_ent (_in))))
				(_port(_int RegWr_d -1 0 355(_ent (_in))))
				(_port(_int Result_d 48 0 356(_ent (_in))))
				(_port(_int Unit_d 46 0 357(_ent (_in))))
				(_port(_int clk -1 0 358(_ent (_in))))
				(_port(_int Latency_q 46 0 359(_ent (_out((_others(i 2)))))))
				(_port(_int RegDst_q 47 0 360(_ent (_out((_others(i 2)))))))
				(_port(_int RegWr_q -1 0 361(_ent (_out((i 2))))))
				(_port(_int Result_q 48 0 362(_ent (_out((_others(i 2)))))))
				(_port(_int Unit_q 46 0 363(_ent (_out((_others(i 2)))))))
			)
		)
		(forwarding_unit
			(_object
				(_port(_int A_reg 23 0 129(_ent (_in))))
				(_port(_int B_reg 23 0 130(_ent (_in))))
				(_port(_int C_reg 23 0 131(_ent (_in))))
				(_port(_int D_reg 23 0 132(_ent (_in))))
				(_port(_int E_reg 23 0 133(_ent (_in))))
				(_port(_int F_reg 23 0 134(_ent (_in))))
				(_port(_int RA 24 0 135(_ent (_in))))
				(_port(_int RB 24 0 136(_ent (_in))))
				(_port(_int RC 24 0 137(_ent (_in))))
				(_port(_int RD 24 0 138(_ent (_in))))
				(_port(_int RE 24 0 139(_ent (_in))))
				(_port(_int RF 24 0 140(_ent (_in))))
				(_port(_int even2_RegDst 24 0 141(_ent (_in))))
				(_port(_int even2_RegWr -1 0 142(_ent (_in))))
				(_port(_int even2_Result 23 0 143(_ent (_in))))
				(_port(_int even3_RegDst 24 0 144(_ent (_in))))
				(_port(_int even3_RegWr -1 0 145(_ent (_in))))
				(_port(_int even3_Result 23 0 146(_ent (_in))))
				(_port(_int even4_RegDst 24 0 147(_ent (_in))))
				(_port(_int even4_RegWr -1 0 148(_ent (_in))))
				(_port(_int even4_Result 23 0 149(_ent (_in))))
				(_port(_int even5_RegDst 24 0 150(_ent (_in))))
				(_port(_int even5_RegWr -1 0 151(_ent (_in))))
				(_port(_int even5_Result 23 0 152(_ent (_in))))
				(_port(_int even6_RegDst 24 0 153(_ent (_in))))
				(_port(_int even6_RegWr -1 0 154(_ent (_in))))
				(_port(_int even6_Result 23 0 155(_ent (_in))))
				(_port(_int even7_RegDst 24 0 156(_ent (_in))))
				(_port(_int even7_RegWr -1 0 157(_ent (_in))))
				(_port(_int even7_Result 23 0 158(_ent (_in))))
				(_port(_int evenWB_RegDst 24 0 159(_ent (_in))))
				(_port(_int evenWB_RegWr -1 0 160(_ent (_in))))
				(_port(_int evenWB_Result 23 0 161(_ent (_in))))
				(_port(_int odd4_RegDst 24 0 162(_ent (_in))))
				(_port(_int odd4_RegWr -1 0 163(_ent (_in))))
				(_port(_int odd4_Result 23 0 164(_ent (_in))))
				(_port(_int odd5_RegDst 24 0 165(_ent (_in))))
				(_port(_int odd5_RegWr -1 0 166(_ent (_in))))
				(_port(_int odd5_Result 23 0 167(_ent (_in))))
				(_port(_int odd6_RegDst 24 0 168(_ent (_in))))
				(_port(_int odd6_RegWr -1 0 169(_ent (_in))))
				(_port(_int odd6_Result 23 0 170(_ent (_in))))
				(_port(_int odd7_RegDst 24 0 171(_ent (_in))))
				(_port(_int odd7_RegWr -1 0 172(_ent (_in))))
				(_port(_int odd7_Result 23 0 173(_ent (_in))))
				(_port(_int oddWB_RegDst 24 0 174(_ent (_in))))
				(_port(_int oddWB_RegWr -1 0 175(_ent (_in))))
				(_port(_int oddWB_Result 23 0 176(_ent (_in))))
				(_port(_int A 23 0 177(_ent (_out))))
				(_port(_int B 23 0 178(_ent (_out))))
				(_port(_int C 23 0 179(_ent (_out))))
				(_port(_int D 23 0 180(_ent (_out))))
				(_port(_int E 23 0 181(_ent (_out))))
				(_port(_int F 23 0 182(_ent (_out))))
			)
		)
		(instruction_cache
			(_object
				(_port(_int PC 25 0 187(_ent (_in))))
				(_port(_int clk -1 0 188(_ent (_in))))
				(_port(_int mem_data 26 0 189(_ent (_in))))
				(_port(_int A_hit -1 0 190(_ent (_out))))
				(_port(_int A_instruction 25 0 191(_ent (_out))))
				(_port(_int B_hit -1 0 192(_ent (_out))))
				(_port(_int B_instruction 25 0 193(_ent (_out))))
				(_port(_int mem_addr 25 0 194(_ent (_out((_others(i 2)))))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 27 0 199(_ent (_in))))
				(_port(_int data 28 0 200(_ent (_out))))
			)
		)
		(issue_control_unit
			(_object
				(_port(_int a_Imm 29 0 205(_ent (_in))))
				(_port(_int a_Latency 30 0 206(_ent (_in))))
				(_port(_int a_RA 31 0 207(_ent (_in))))
				(_port(_int a_RA_rd -1 0 208(_ent (_in))))
				(_port(_int a_RB 31 0 209(_ent (_in))))
				(_port(_int a_RB_rd -1 0 210(_ent (_in))))
				(_port(_int a_RC 31 0 211(_ent (_in))))
				(_port(_int a_RC_rd -1 0 212(_ent (_in))))
				(_port(_int a_RegDst 31 0 213(_ent (_in))))
				(_port(_int a_RegWr -1 0 214(_ent (_in))))
				(_port(_int a_Unit 30 0 215(_ent (_in))))
				(_port(_int a_op_BRU 30 0 216(_ent (_in))))
				(_port(_int a_op_BU 32 0 217(_ent (_in))))
				(_port(_int a_op_LSU 30 0 218(_ent (_in))))
				(_port(_int a_op_PU 32 0 219(_ent (_in))))
				(_port(_int a_op_SFU1 33 0 220(_ent (_in))))
				(_port(_int a_op_SFU2 30 0 221(_ent (_in))))
				(_port(_int a_op_SPU 34 0 222(_ent (_in))))
				(_port(_int a_stop -1 0 223(_ent (_in))))
				(_port(_int b_Imm 29 0 224(_ent (_in))))
				(_port(_int b_Latency 30 0 225(_ent (_in))))
				(_port(_int b_RA 31 0 226(_ent (_in))))
				(_port(_int b_RA_rd -1 0 227(_ent (_in))))
				(_port(_int b_RB 31 0 228(_ent (_in))))
				(_port(_int b_RB_rd -1 0 229(_ent (_in))))
				(_port(_int b_RC 31 0 230(_ent (_in))))
				(_port(_int b_RC_rd -1 0 231(_ent (_in))))
				(_port(_int b_RegDst 31 0 232(_ent (_in))))
				(_port(_int b_RegWr -1 0 233(_ent (_in))))
				(_port(_int b_Unit 30 0 234(_ent (_in))))
				(_port(_int b_op_BRU 30 0 235(_ent (_in))))
				(_port(_int b_op_BU 32 0 236(_ent (_in))))
				(_port(_int b_op_LSU 30 0 237(_ent (_in))))
				(_port(_int b_op_PU 32 0 238(_ent (_in))))
				(_port(_int b_op_SFU1 33 0 239(_ent (_in))))
				(_port(_int b_op_SFU2 30 0 240(_ent (_in))))
				(_port(_int b_op_SPU 34 0 241(_ent (_in))))
				(_port(_int b_stop -1 0 242(_ent (_in))))
				(_port(_int even0_Latency 30 0 243(_ent (_in))))
				(_port(_int even0_RegDst 31 0 244(_ent (_in))))
				(_port(_int even0_RegWr -1 0 245(_ent (_in))))
				(_port(_int even1_Latency 30 0 246(_ent (_in))))
				(_port(_int even1_RegDst 31 0 247(_ent (_in))))
				(_port(_int even1_RegWr -1 0 248(_ent (_in))))
				(_port(_int even2_Latency 30 0 249(_ent (_in))))
				(_port(_int even2_RegDst 31 0 250(_ent (_in))))
				(_port(_int even2_RegWr -1 0 251(_ent (_in))))
				(_port(_int even3_Latency 30 0 252(_ent (_in))))
				(_port(_int even3_RegDst 31 0 253(_ent (_in))))
				(_port(_int even3_RegWr -1 0 254(_ent (_in))))
				(_port(_int even4_Latency 30 0 255(_ent (_in))))
				(_port(_int even4_RegDst 31 0 256(_ent (_in))))
				(_port(_int even4_RegWr -1 0 257(_ent (_in))))
				(_port(_int even5_Latency 30 0 258(_ent (_in))))
				(_port(_int even5_RegDst 31 0 259(_ent (_in))))
				(_port(_int even5_RegWr -1 0 260(_ent (_in))))
				(_port(_int odd0_Latency 30 0 261(_ent (_in))))
				(_port(_int odd0_RegDst 31 0 262(_ent (_in))))
				(_port(_int odd0_RegWr -1 0 263(_ent (_in))))
				(_port(_int odd1_Latency 30 0 264(_ent (_in))))
				(_port(_int odd1_RegDst 31 0 265(_ent (_in))))
				(_port(_int odd1_RegWr -1 0 266(_ent (_in))))
				(_port(_int odd2_Latency 30 0 267(_ent (_in))))
				(_port(_int odd2_RegDst 31 0 268(_ent (_in))))
				(_port(_int odd2_RegWr -1 0 269(_ent (_in))))
				(_port(_int odd3_Latency 30 0 270(_ent (_in))))
				(_port(_int odd3_RegDst 31 0 271(_ent (_in))))
				(_port(_int odd3_RegWr -1 0 272(_ent (_in))))
				(_port(_int odd4_Latency 30 0 273(_ent (_in))))
				(_port(_int odd4_RegDst 31 0 274(_ent (_in))))
				(_port(_int odd4_RegWr -1 0 275(_ent (_in))))
				(_port(_int RA 31 0 276(_ent (_out))))
				(_port(_int RB 31 0 277(_ent (_out))))
				(_port(_int RC 31 0 278(_ent (_out))))
				(_port(_int RD 31 0 279(_ent (_out))))
				(_port(_int RE 31 0 280(_ent (_out))))
				(_port(_int RF 31 0 281(_ent (_out))))
				(_port(_int a_fetch -1 0 282(_ent (_out))))
				(_port(_int b_fetch -1 0 283(_ent (_out))))
				(_port(_int even_Imm 29 0 284(_ent (_out))))
				(_port(_int even_Latency 30 0 285(_ent (_out))))
				(_port(_int even_RegDst 31 0 286(_ent (_out))))
				(_port(_int even_RegWr -1 0 287(_ent (_out))))
				(_port(_int even_Unit 30 0 288(_ent (_out))))
				(_port(_int odd_Imm 35 0 289(_ent (_out))))
				(_port(_int odd_Latency 30 0 290(_ent (_out))))
				(_port(_int odd_RegDst 31 0 291(_ent (_out))))
				(_port(_int odd_RegWr -1 0 292(_ent (_out))))
				(_port(_int odd_Unit 30 0 293(_ent (_out))))
				(_port(_int op_BRU 30 0 294(_ent (_out))))
				(_port(_int op_BU 32 0 295(_ent (_out))))
				(_port(_int op_LSU 30 0 296(_ent (_out))))
				(_port(_int op_PU 32 0 297(_ent (_out))))
				(_port(_int op_SFU1 33 0 298(_ent (_out))))
				(_port(_int op_SFU2 30 0 299(_ent (_out))))
				(_port(_int op_SPU 34 0 300(_ent (_out))))
			)
		)
		(local_store_unit
			(_object
				(_port(_int A 36 0 305(_ent (_in))))
				(_port(_int B 36 0 306(_ent (_in))))
				(_port(_int Imm 37 0 307(_ent (_in))))
				(_port(_int T 36 0 308(_ent (_in))))
				(_port(_int clk -1 0 309(_ent (_in))))
				(_port(_int op_sel 38 0 310(_ent (_in))))
				(_port(_int Result 36 0 311(_ent (_out))))
			)
		)
		(odd_rf_reg
			(_object
				(_port(_int Imm_d 39 0 316(_ent (_in))))
				(_port(_int Latency_d 40 0 317(_ent (_in))))
				(_port(_int PC_d 41 0 318(_ent (_in))))
				(_port(_int RD_d 42 0 319(_ent (_in))))
				(_port(_int RE_d 42 0 320(_ent (_in))))
				(_port(_int RF_d 42 0 321(_ent (_in))))
				(_port(_int RegDst_d 42 0 322(_ent (_in))))
				(_port(_int RegWr_d -1 0 323(_ent (_in))))
				(_port(_int Unit_d 40 0 324(_ent (_in))))
				(_port(_int clk -1 0 325(_ent (_in))))
				(_port(_int gate_n -1 0 326(_ent (_in))))
				(_port(_int op_BRU_d 40 0 327(_ent (_in))))
				(_port(_int op_LSU_d 40 0 328(_ent (_in))))
				(_port(_int op_PU_d 43 0 329(_ent (_in))))
				(_port(_int Imm_q 39 0 330(_ent (_out))))
				(_port(_int Latency_q 40 0 331(_ent (_out))))
				(_port(_int PC_q 41 0 332(_ent (_out))))
				(_port(_int RD_q 42 0 333(_ent (_out))))
				(_port(_int RE_q 42 0 334(_ent (_out))))
				(_port(_int RF_q 42 0 335(_ent (_out))))
				(_port(_int RegDst_q 42 0 336(_ent (_out))))
				(_port(_int RegWr_q -1 0 337(_ent (_out))))
				(_port(_int Unit_q 40 0 338(_ent (_out))))
				(_port(_int op_BRU_q 40 0 339(_ent (_out))))
				(_port(_int op_LSU_q 40 0 340(_ent (_out))))
				(_port(_int op_PU_q 43 0 341(_ent (_out))))
			)
		)
		(program_counter
			(_object
				(_port(_int PCWr -1 0 368(_ent (_in))))
				(_port(_int PC_i 49 0 369(_ent (_in))))
				(_port(_int clk -1 0 370(_ent (_in))))
				(_port(_int en -1 0 371(_ent (_in))))
				(_port(_int inc2 -1 0 372(_ent (_in))))
				(_port(_int PC_o 49 0 373(_ent (_out))))
			)
		)
		(permute_unit
			(_object
				(_port(_int A 44 0 346(_ent (_in))))
				(_port(_int op_sel 45 0 347(_ent (_in))))
				(_port(_int Result 44 0 348(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int A_rd_addr 50 0 378(_ent (_in))))
				(_port(_int A_wr_addr 50 0 379(_ent (_in))))
				(_port(_int A_wr_data 51 0 380(_ent (_in))))
				(_port(_int A_wr_en -1 0 381(_ent (_in))))
				(_port(_int B_rd_addr 50 0 382(_ent (_in))))
				(_port(_int B_wr_addr 50 0 383(_ent (_in))))
				(_port(_int B_wr_data 51 0 384(_ent (_in))))
				(_port(_int B_wr_en -1 0 385(_ent (_in))))
				(_port(_int C_rd_addr 50 0 386(_ent (_in))))
				(_port(_int D_rd_addr 50 0 387(_ent (_in))))
				(_port(_int E_rd_addr 50 0 388(_ent (_in))))
				(_port(_int F_rd_addr 50 0 389(_ent (_in))))
				(_port(_int clk -1 0 390(_ent (_in))))
				(_port(_int A_rd_data 51 0 391(_ent (_out((_others(i 2)))))))
				(_port(_int B_rd_data 51 0 392(_ent (_out((_others(i 2)))))))
				(_port(_int C_rd_data 51 0 393(_ent (_out((_others(i 2)))))))
				(_port(_int D_rd_data 51 0 394(_ent (_out((_others(i 2)))))))
				(_port(_int E_rd_data 51 0 395(_ent (_out((_others(i 2)))))))
				(_port(_int F_rd_data 51 0 396(_ent (_out((_others(i 2)))))))
			)
		)
		(simple_fixed_unit1
			(_object
				(_port(_int A 55 0 421(_ent (_in))))
				(_port(_int B 55 0 422(_ent (_in))))
				(_port(_int Imm 56 0 423(_ent (_in))))
				(_port(_int op_sel 57 0 424(_ent (_in))))
				(_port(_int Result 55 0 425(_ent (_out))))
			)
		)
		(simple_fixed_unit2
			(_object
				(_port(_int A 58 0 430(_ent (_in))))
				(_port(_int B 58 0 431(_ent (_in))))
				(_port(_int Imm 59 0 432(_ent (_in))))
				(_port(_int op_sel 60 0 433(_ent (_in))))
				(_port(_int Result 58 0 434(_ent (_out))))
			)
		)
		(single_precision_unit
			(_object
				(_port(_int A 61 0 439(_ent (_in))))
				(_port(_int B 61 0 440(_ent (_in))))
				(_port(_int C 61 0 441(_ent (_in))))
				(_port(_int Imm 62 0 442(_ent (_in))))
				(_port(_int op_sel 63 0 443(_ent (_in))))
				(_port(_int Result 61 0 444(_ent (_out))))
			)
		)
	)
	(_inst A_miss_ff 0 706(_comp dff)
		(_port
			((clk)(clk))
			((d)(A_cache_hit))
			((q)(A_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst BRU 0 713(_comp branch_unit)
		(_port
			((A)(D))
			((Imm)(odd_Imm))
			((PC)(PC_fw))
			((T)(F))
			((op_sel)(op_BRU))
			((PCWr)(PCWr_BRU))
			((Result)(PC_BRU))
		)
		(_use(_ent . branch_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((T)(T))
				((Imm)(Imm))
				((PC)(PC))
				((Result)(Result))
				((PCWr)(PCWr))
			)
		)
	)
	(_inst BRU_pipe1 0 724(_comp branch_reg)
		(_port
			((PCWr_d)(PCWr_BRU))
			((PC_d)(PC_BRU))
			((clk)(clk))
			((PCWr_q)(PCWr1))
			((PC_q)(PC_BRU1))
		)
		(_use(_ent . branch_reg)
			(_port
				((clk)(clk))
				((PC_d)(PC_d))
				((PCWr_d)(PCWr_d))
				((PC_q)(PC_q))
				((PCWr_q)(PCWr_q))
			)
		)
	)
	(_inst BU 0 733(_comp byte_unit)
		(_port
			((A)(A))
			((B)(B))
			((op_sel)(op_BU))
			((Result)(BU_Result))
		)
		(_use(_ent . byte_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst BU_MUX 0 741(_comp result_mux)
		(_gen
			((G_UNIT)((i 3)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(even3_Latency))
			((Result0)(even3_Result_MUX1))
			((Result1)(BU_Result3))
			((Unit_sel)(even3_Unit))
			((Result)(even3_Result_MUX2))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 3)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst BU_pipe1 0 754(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result))
			((q)(BU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe2 0 761(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result1))
			((q)(BU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe3 0 768(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result2))
			((q)(BU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst B_miss_ff 0 775(_comp dff)
		(_port
			((clk)(clk))
			((d)(B_cache_hit))
			((q)(B_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst Branch_prediction 0 782(_comp branch_prediction_unit)
		(_port
			((PCWr_BRU)(PCWr1))
			((PC_BRU)(PC_BRU1))
			((PC_if)(PC_if))
			((clk)(clk))
			((op_BRU_a)(a_op_BRU))
			((op_BRU_rf)(op_BRU_rf))
			((PCWr)(PCWr))
			((PC_br)(PC_rf))
			((PC_o)(PC_d))
			((mispredict)(branch_mispredict))
		)
		(_use(_ent . branch_prediction_unit)
			(_port
				((clk)(clk))
				((PC_if)(PC_if))
				((PC_BRU)(PC_BRU))
				((PCWr_BRU)(PCWr_BRU))
				((op_BRU_rf)(op_BRU_rf))
				((op_BRU_a)(op_BRU_a))
				((mispredict)(mispredict))
				((PC_br)(PC_br))
				((PC_o)(PC_o))
				((PCWr)(PCWr))
			)
		)
	)
	(_inst Decode 0 796(_comp decode_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((instruction_A_d)(instruction_A_if))
			((instruction_B_d)(instruction_B_if))
			((stall_A)(A_cache_hit_n))
			((stall_B)(stall_B))
			((instruction_A_q)(instruction_A_dec))
			((instruction_B_q)(instruction_B_dec))
		)
		(_use(_ent . decode_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((stall_A)(stall_A))
				((stall_B)(stall_B))
				((instruction_A_d)(instruction_A_d))
				((instruction_B_d)(instruction_B_d))
				((instruction_A_q)(instruction_A_q))
				((instruction_B_q)(instruction_B_q))
			)
		)
	)
	(_inst Decode_A 0 808(_comp decode_unit)
		(_port
			((instruction)(instruction_A_dec))
			((Imm)(a_Imm))
			((Latency)(a_Latency))
			((RA)(a_RA))
			((RA_rd)(a_RA_rd))
			((RB)(a_RB))
			((RB_rd)(a_RB_rd))
			((RC)(a_RC))
			((RC_rd)(a_RC_rd))
			((RegDst)(a_RegDst))
			((RegWr)(a_RegWr))
			((Unit)(a_Unit))
			((op_BRU)(a_op_BRU))
			((op_BU)(a_op_BU))
			((op_LSU)(a_op_LSU))
			((op_PU)(a_op_PU))
			((op_SFU1)(a_op_SFU1))
			((op_SFU2)(a_op_SFU2))
			((op_SPU)(a_op_SPU))
			((stop)(a_stop))
		)
		(_use(_ent . decode_unit)
			(_port
				((instruction)(instruction))
				((RegWr)(RegWr))
				((RegDst)(RegDst))
				((Latency)(Latency))
				((Unit)(Unit))
				((Imm)(Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RA)(RA))
				((RA_rd)(RA_rd))
				((RB)(RB))
				((RB_rd)(RB_rd))
				((RC)(RC))
				((RC_rd)(RC_rd))
				((stop)(stop))
			)
		)
	)
	(_inst Decode_B 0 832(_comp decode_unit)
		(_port
			((instruction)(instruction_B_dec))
			((Imm)(b_Imm))
			((Latency)(b_Latency))
			((RA)(b_RA))
			((RA_rd)(b_RA_rd))
			((RB)(b_RB))
			((RB_rd)(b_RB_rd))
			((RC)(b_RC))
			((RC_rd)(b_RC_rd))
			((RegDst)(b_RegDst))
			((RegWr)(b_RegWr))
			((Unit)(b_Unit))
			((op_BRU)(b_op_BRU))
			((op_BU)(b_op_BU))
			((op_LSU)(b_op_LSU))
			((op_PU)(b_op_PU))
			((op_SFU1)(b_op_SFU1))
			((op_SFU2)(b_op_SFU2))
			((op_SPU)(b_op_SPU))
			((stop)(b_stop))
		)
		(_use(_ent . decode_unit)
			(_port
				((instruction)(instruction))
				((RegWr)(RegWr))
				((RegDst)(RegDst))
				((Latency)(Latency))
				((Unit)(Unit))
				((Imm)(Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RA)(RA))
				((RA_rd)(RA_rd))
				((RB)(RB))
				((RB_rd)(RB_rd))
				((RC)(RC))
				((RC_rd)(RC_rd))
				((stop)(stop))
			)
		)
	)
	(_inst Even_RF 0 856(_comp even_rf_reg)
		(_port
			((Imm_d)(even_Imm_rf))
			((Latency_d)(even_Latency_rf))
			((RA_d)(RA_rf))
			((RB_d)(RB_rf))
			((RC_d)(RC_rf))
			((RegDst_d)(even_RegDst_rf))
			((RegWr_d)(even_RegWr_rf))
			((Unit_d)(even_Unit_rf))
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((op_BU_d)(op_BU_rf))
			((op_SFU1_d)(op_SFU1_rf))
			((op_SFU2_d)(op_SFU2_rf))
			((op_SPU_d)(op_SPU_rf))
			((Imm_q)(even_Imm))
			((Latency_q)(even0_Latency))
			((RA_q)(RA_fw))
			((RB_q)(RB_fw))
			((RC_q)(RC_fw))
			((RegDst_q)(even0_RegDst))
			((RegWr_q)(even0_RegWr))
			((Unit_q)(even0_Unit))
			((op_BU_q)(op_BU))
			((op_SFU1_q)(op_SFU1))
			((op_SFU2_q)(op_SFU2))
			((op_SPU_q)(op_SPU))
		)
		(_use(_ent . even_rf_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((op_SFU1_d)(op_SFU1_d))
				((op_SFU2_d)(op_SFU2_d))
				((op_SPU_d)(op_SPU_d))
				((op_BU_d)(op_BU_d))
				((Imm_d)(Imm_d))
				((RA_d)(RA_d))
				((RB_d)(RB_d))
				((RC_d)(RC_d))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
				((op_SFU1_q)(op_SFU1_q))
				((op_SFU2_q)(op_SFU2_q))
				((op_SPU_q)(op_SPU_q))
				((op_BU_q)(op_BU_q))
				((Imm_q)(Imm_q))
				((RA_q)(RA_q))
				((RB_q)(RB_q))
				((RC_q)(RC_q))
			)
		)
	)
	(_inst Even_WB 0 886(_comp pipe_reg)
		(_port
			((Latency_d)(even7_Latency))
			((RegDst_d)(even7_RegDst))
			((RegWr_d)(even7_RegWr))
			((Result_d)(even7_Result_MUX))
			((Unit_d)(even7_Unit))
			((clk)(clk))
			((Latency_q)(evenWB_Latency))
			((RegDst_q)(evenWB_RegDst))
			((RegWr_q)(evenWB_RegWr))
			((Result_q)(evenWB_Result))
			((Unit_q)(evenWB_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe1 0 901(_comp pipe_reg)
		(_port
			((Latency_d)(even0_Latency))
			((RegDst_d)(even0_RegDst))
			((RegWr_d)(even0_RegWr))
			((Result_d)(GND_128))
			((Unit_d)(even0_Unit))
			((clk)(clk))
			((Latency_q)(even1_Latency))
			((RegDst_q)(even1_RegDst))
			((RegWr_q)(even1_RegWr))
			((Result_q)(even1_Result))
			((Unit_q)(even1_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe2 0 916(_comp pipe_reg)
		(_port
			((Latency_d)(even1_Latency))
			((RegDst_d)(even1_RegDst))
			((RegWr_d)(even1_RegWr))
			((Result_d)(even1_Result))
			((Unit_d)(even1_Unit))
			((clk)(clk))
			((Latency_q)(even2_Latency))
			((RegDst_q)(even2_RegDst))
			((RegWr_q)(even2_RegWr))
			((Result_q)(even2_Result))
			((Unit_q)(even2_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe3 0 931(_comp pipe_reg)
		(_port
			((Latency_d)(even2_Latency))
			((RegDst_d)(even2_RegDst))
			((RegWr_d)(even2_RegWr))
			((Result_d)(even2_Result_MUX))
			((Unit_d)(even2_Unit))
			((clk)(clk))
			((Latency_q)(even3_Latency))
			((RegDst_q)(even3_RegDst))
			((RegWr_q)(even3_RegWr))
			((Result_q)(even3_Result))
			((Unit_q)(even3_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe4 0 946(_comp pipe_reg)
		(_port
			((Latency_d)(even3_Latency))
			((RegDst_d)(even3_RegDst))
			((RegWr_d)(even3_RegWr))
			((Result_d)(even3_Result_MUX2))
			((Unit_d)(even3_Unit))
			((clk)(clk))
			((Latency_q)(even4_Latency))
			((RegDst_q)(even4_RegDst))
			((RegWr_q)(even4_RegWr))
			((Result_q)(even4_Result))
			((Unit_q)(even4_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe5 0 961(_comp pipe_reg)
		(_port
			((Latency_d)(even4_Latency))
			((RegDst_d)(even4_RegDst))
			((RegWr_d)(even4_RegWr))
			((Result_d)(even4_Result))
			((Unit_d)(even4_Unit))
			((clk)(clk))
			((Latency_q)(even5_Latency))
			((RegDst_q)(even5_RegDst))
			((RegWr_q)(even5_RegWr))
			((Result_q)(even5_Result))
			((Unit_q)(even5_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe6 0 976(_comp pipe_reg)
		(_port
			((Latency_d)(even5_Latency))
			((RegDst_d)(even5_RegDst))
			((RegWr_d)(even5_RegWr))
			((Result_d)(even5_Result))
			((Unit_d)(even5_Unit))
			((clk)(clk))
			((Latency_q)(even6_Latency))
			((RegDst_q)(even6_RegDst))
			((RegWr_q)(even6_RegWr))
			((Result_q)(even6_Result))
			((Unit_q)(even6_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Even_pipe7 0 991(_comp pipe_reg)
		(_port
			((Latency_d)(even6_Latency))
			((RegDst_d)(even6_RegDst))
			((RegWr_d)(even6_RegWr))
			((Result_d)(even6_Result_MUX))
			((Unit_d)(even6_Unit))
			((clk)(clk))
			((Latency_q)(even7_Latency))
			((RegDst_q)(even7_RegDst))
			((RegWr_q)(even7_RegWr))
			((Result_q)(even7_Result))
			((Unit_q)(even7_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst FWD_Unit 0 1006(_comp forwarding_unit)
		(_port
			((A_reg)(A_reg))
			((B_reg)(B_reg))
			((C_reg)(C_reg))
			((D_reg)(D_reg))
			((E_reg)(E_reg))
			((F_reg)(F_reg))
			((RA)(RA_fw))
			((RB)(RB_fw))
			((RC)(RC_fw))
			((RD)(RD_fw))
			((RE)(RE_fw))
			((RF)(RF_fw))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Result)(even2_Result_MUX))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Result)(even3_Result))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Result)(even4_Result))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Result)(even5_Result))
			((even6_RegDst)(even6_RegDst))
			((even6_RegWr)(even6_RegWr))
			((even6_Result)(even6_Result_MUX))
			((even7_RegDst)(even7_RegDst))
			((even7_RegWr)(even7_RegWr))
			((even7_Result)(even7_Result_MUX))
			((evenWB_RegDst)(evenWB_RegDst))
			((evenWB_RegWr)(evenWB_RegWr))
			((evenWB_Result)(evenWB_Result))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Result)(odd4_Result))
			((odd5_RegDst)(odd5_RegDst))
			((odd5_RegWr)(odd5_RegWr))
			((odd5_Result)(odd5_Result))
			((odd6_RegDst)(odd6_RegDst))
			((odd6_RegWr)(odd6_RegWr))
			((odd6_Result)(odd6_Result_MUX))
			((odd7_RegDst)(odd7_RegDst))
			((odd7_RegWr)(odd7_RegWr))
			((odd7_Result)(odd7_Result))
			((oddWB_RegDst)(oddWB_RegDst))
			((oddWB_RegWr)(oddWB_RegWr))
			((oddWB_Result)(oddWB_Result))
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
		)
		(_use(_ent . forwarding_unit)
			(_port
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
				((A_reg)(A_reg))
				((B_reg)(B_reg))
				((C_reg)(C_reg))
				((D_reg)(D_reg))
				((E_reg)(E_reg))
				((F_reg)(F_reg))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Result)(even2_Result))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Result)(even3_Result))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Result)(even4_Result))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Result)(even5_Result))
				((even6_RegDst)(even6_RegDst))
				((even6_RegWr)(even6_RegWr))
				((even6_Result)(even6_Result))
				((even7_RegDst)(even7_RegDst))
				((even7_RegWr)(even7_RegWr))
				((even7_Result)(even7_Result))
				((evenWB_RegDst)(evenWB_RegDst))
				((evenWB_RegWr)(evenWB_RegWr))
				((evenWB_Result)(evenWB_Result))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Result)(odd4_Result))
				((odd5_RegDst)(odd5_RegDst))
				((odd5_RegWr)(odd5_RegWr))
				((odd5_Result)(odd5_Result))
				((odd6_RegDst)(odd6_RegDst))
				((odd6_RegWr)(odd6_RegWr))
				((odd6_Result)(odd6_Result))
				((odd7_RegDst)(odd7_RegDst))
				((odd7_RegWr)(odd7_RegWr))
				((odd7_Result)(odd7_Result))
				((oddWB_RegDst)(oddWB_RegDst))
				((oddWB_RegWr)(oddWB_RegWr))
				((oddWB_Result)(oddWB_Result))
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
			)
		)
	)
	(_inst I_cache 0 1064(_comp instruction_cache)
		(_port
			((PC)(PC_if))
			((clk)(clk))
			((mem_data)(instruction_mem_data))
			((A_hit)(A_cache_hit))
			((A_instruction)(instruction_A_if))
			((B_hit)(B_cache_hit))
			((B_instruction)(instruction_B_if))
			((mem_addr)(instruction_mem_addr))
		)
		(_use(_ent . instruction_cache)
			(_port
				((clk)(clk))
				((PC)(PC))
				((A_instruction)(A_instruction))
				((A_hit)(A_hit))
				((B_instruction)(B_instruction))
				((B_hit)(B_hit))
				((mem_addr)(mem_addr))
				((mem_data)(mem_data))
			)
		)
	)
	(_inst Instruction_mem 0 1076(_comp instruction_memory)
		(_port
			((addr)(instruction_mem_addr))
			((data)(instruction_mem_data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst Issue_control 0 1082(_comp issue_control_unit)
		(_port
			((a_Imm)(a_Imm))
			((a_Latency)(a_Latency))
			((a_RA)(a_RA))
			((a_RA_rd)(a_RA_rd))
			((a_RB)(a_RB))
			((a_RB_rd)(a_RB_rd))
			((a_RC)(a_RC))
			((a_RC_rd)(a_RC_rd))
			((a_RegDst)(a_RegDst))
			((a_RegWr)(a_RegWr))
			((a_Unit)(a_Unit))
			((a_op_BRU)(a_op_BRU))
			((a_op_BU)(a_op_BU))
			((a_op_LSU)(a_op_LSU))
			((a_op_PU)(a_op_PU))
			((a_op_SFU1)(a_op_SFU1))
			((a_op_SFU2)(a_op_SFU2))
			((a_op_SPU)(a_op_SPU))
			((a_stop)(a_stop))
			((b_Imm)(b_Imm))
			((b_Latency)(b_Latency))
			((b_RA)(b_RA))
			((b_RA_rd)(b_RA_rd))
			((b_RB)(b_RB))
			((b_RB_rd)(b_RB_rd))
			((b_RC)(b_RC))
			((b_RC_rd)(b_RC_rd))
			((b_RegDst)(b_RegDst))
			((b_RegWr)(b_RegWr))
			((b_Unit)(b_Unit))
			((b_op_BRU)(b_op_BRU))
			((b_op_BU)(b_op_BU))
			((b_op_LSU)(b_op_LSU))
			((b_op_PU)(b_op_PU))
			((b_op_SFU1)(b_op_SFU1))
			((b_op_SFU2)(b_op_SFU2))
			((b_op_SPU)(b_op_SPU))
			((b_stop)(b_stop))
			((even0_Latency)(even0_Latency))
			((even0_RegDst)(even0_RegDst))
			((even0_RegWr)(even0_RegWr))
			((even1_Latency)(even1_Latency))
			((even1_RegDst)(even1_RegDst))
			((even1_RegWr)(even1_RegWr))
			((even2_Latency)(even2_Latency))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even3_Latency)(even3_Latency))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even4_Latency)(even4_Latency))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even5_Latency)(even5_Latency))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((odd0_Latency)(odd0_Latency))
			((odd0_RegDst)(odd0_RegDst))
			((odd0_RegWr)(odd0_RegWr))
			((odd1_Latency)(odd1_Latency))
			((odd1_RegDst)(odd1_RegDst))
			((odd1_RegWr)(odd1_RegWr))
			((odd2_Latency)(odd2_Latency))
			((odd2_RegDst)(odd2_RegDst))
			((odd2_RegWr)(odd2_RegWr))
			((odd3_Latency)(odd3_Latency))
			((odd3_RegDst)(odd3_RegDst))
			((odd3_RegWr)(odd3_RegWr))
			((odd4_Latency)(odd4_Latency))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((RA)(RA_rf))
			((RB)(RB_rf))
			((RC)(RC_rf))
			((RD)(RD_rf))
			((RE)(RE_rf))
			((RF)(RF_rf))
			((a_fetch)(a_fetch))
			((b_fetch)(b_fetch))
			((even_Imm)(even_Imm_rf))
			((even_Latency)(even_Latency_rf))
			((even_RegDst)(even_RegDst_rf))
			((even_RegWr)(even_RegWr_rf))
			((even_Unit)(even_Unit_rf))
			((odd_Imm)(odd_Imm_rf))
			((odd_Latency)(odd_Latency_rf))
			((odd_RegDst)(odd_RegDst_rf))
			((odd_RegWr)(odd_RegWr_rf))
			((odd_Unit)(odd_Unit_rf))
			((op_BRU)(op_BRU_rf))
			((op_BU)(op_BU_rf))
			((op_LSU)(op_LSU_rf))
			((op_PU)(op_PU_rf))
			((op_SFU1)(op_SFU1_rf))
			((op_SFU2)(op_SFU2_rf))
			((op_SPU)(op_SPU_rf))
		)
		(_use(_ent . issue_control_unit)
			(_port
				((a_RegWr)(a_RegWr))
				((a_RegDst)(a_RegDst))
				((a_Latency)(a_Latency))
				((a_Unit)(a_Unit))
				((a_Imm)(a_Imm))
				((a_op_SFU1)(a_op_SFU1))
				((a_op_SFU2)(a_op_SFU2))
				((a_op_SPU)(a_op_SPU))
				((a_op_BU)(a_op_BU))
				((a_op_BRU)(a_op_BRU))
				((a_op_LSU)(a_op_LSU))
				((a_op_PU)(a_op_PU))
				((a_RA)(a_RA))
				((a_RA_rd)(a_RA_rd))
				((a_RB)(a_RB))
				((a_RB_rd)(a_RB_rd))
				((a_RC)(a_RC))
				((a_RC_rd)(a_RC_rd))
				((a_stop)(a_stop))
				((a_fetch)(a_fetch))
				((b_RegWr)(b_RegWr))
				((b_RegDst)(b_RegDst))
				((b_Latency)(b_Latency))
				((b_Unit)(b_Unit))
				((b_Imm)(b_Imm))
				((b_op_SFU1)(b_op_SFU1))
				((b_op_SFU2)(b_op_SFU2))
				((b_op_SPU)(b_op_SPU))
				((b_op_BU)(b_op_BU))
				((b_op_BRU)(b_op_BRU))
				((b_op_LSU)(b_op_LSU))
				((b_op_PU)(b_op_PU))
				((b_RA)(b_RA))
				((b_RA_rd)(b_RA_rd))
				((b_RB)(b_RB))
				((b_RB_rd)(b_RB_rd))
				((b_RC)(b_RC))
				((b_RC_rd)(b_RC_rd))
				((b_stop)(b_stop))
				((b_fetch)(b_fetch))
				((even0_RegDst)(even0_RegDst))
				((even0_RegWr)(even0_RegWr))
				((even0_Latency)(even0_Latency))
				((even1_RegDst)(even1_RegDst))
				((even1_RegWr)(even1_RegWr))
				((even1_Latency)(even1_Latency))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Latency)(even2_Latency))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Latency)(even3_Latency))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Latency)(even4_Latency))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Latency)(even5_Latency))
				((odd0_RegDst)(odd0_RegDst))
				((odd0_RegWr)(odd0_RegWr))
				((odd0_Latency)(odd0_Latency))
				((odd1_RegDst)(odd1_RegDst))
				((odd1_RegWr)(odd1_RegWr))
				((odd1_Latency)(odd1_Latency))
				((odd2_RegDst)(odd2_RegDst))
				((odd2_RegWr)(odd2_RegWr))
				((odd2_Latency)(odd2_Latency))
				((odd3_RegDst)(odd3_RegDst))
				((odd3_RegWr)(odd3_RegWr))
				((odd3_Latency)(odd3_Latency))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Latency)(odd4_Latency))
				((even_RegWr)(even_RegWr))
				((even_RegDst)(even_RegDst))
				((even_Latency)(even_Latency))
				((even_Unit)(even_Unit))
				((even_Imm)(even_Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((odd_RegWr)(odd_RegWr))
				((odd_RegDst)(odd_RegDst))
				((odd_Latency)(odd_Latency))
				((odd_Unit)(odd_Unit))
				((odd_Imm)(odd_Imm))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
			)
		)
	)
	(_inst LSU 0 1182(_comp local_store_unit)
		(_port
			((A)(D))
			((B)(E))
			((Imm)(odd_Imm))
			((T)(F))
			((clk)(clk))
			((op_sel)(op_LSU))
			((Result)(LSU_Result))
		)
		(_use(_ent . local_store_unit)
			(_port
				((clk)(clk))
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((T)(T))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst LSU_MUX 0 1193(_comp result_mux)
		(_gen
			((G_UNIT)((i 6)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Latency)(odd6_Latency))
			((Result0)(odd6_Result))
			((Result1)(LSU_Result6))
			((Unit_sel)(odd6_Unit))
			((Result)(odd6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 6)))
				((G_LATENCY)((i 6)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst LSU_pipe1 0 1206(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result))
			((q)(LSU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe2 0 1213(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result1))
			((q)(LSU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe3 0 1220(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result2))
			((q)(LSU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe4 0 1227(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result3))
			((q)(LSU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe5 0 1234(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result4))
			((q)(LSU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe6 0 1241(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result5))
			((q)(LSU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Odd_RF 0 1248(_comp odd_rf_reg)
		(_port
			((Imm_d)(odd_Imm_rf))
			((Latency_d)(odd_Latency_rf))
			((PC_d)(PC_rf))
			((RD_d)(RD_rf))
			((RE_d)(RE_rf))
			((RF_d)(RF_rf))
			((RegDst_d)(odd_RegDst_rf))
			((RegWr_d)(odd_RegWr_rf))
			((Unit_d)(odd_Unit_rf))
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((op_BRU_d)(op_BRU_rf))
			((op_LSU_d)(op_LSU_rf))
			((op_PU_d)(op_PU_rf))
			((Imm_q)(odd_Imm))
			((Latency_q)(odd0_Latency))
			((PC_q)(PC_fw))
			((RD_q)(RD_fw))
			((RE_q)(RE_fw))
			((RF_q)(RF_fw))
			((RegDst_q)(odd0_RegDst))
			((RegWr_q)(odd0_RegWr))
			((Unit_q)(odd0_Unit))
			((op_BRU_q)(op_BRU))
			((op_LSU_q)(op_LSU))
			((op_PU_q)(op_PU))
		)
		(_use(_ent . odd_rf_reg)
			(_port
				((clk)(clk))
				((gate_n)(gate_n))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((op_LSU_d)(op_LSU_d))
				((op_PU_d)(op_PU_d))
				((op_BRU_d)(op_BRU_d))
				((PC_d)(PC_d))
				((Imm_d)(Imm_d))
				((RD_d)(RD_d))
				((RE_d)(RE_d))
				((RF_d)(RF_d))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
				((op_LSU_q)(op_LSU_q))
				((op_PU_q)(op_PU_q))
				((op_BRU_q)(op_BRU_q))
				((PC_q)(PC_q))
				((Imm_q)(Imm_q))
				((RD_q)(RD_q))
				((RE_q)(RE_q))
				((RF_q)(RF_q))
			)
		)
	)
	(_inst Odd_WB 0 1278(_comp pipe_reg)
		(_port
			((Latency_d)(odd7_Latency))
			((RegDst_d)(odd7_RegDst))
			((RegWr_d)(odd7_RegWr))
			((Result_d)(odd7_Result))
			((Unit_d)(odd7_Unit))
			((clk)(clk))
			((Latency_q)(oddWB_Latency))
			((RegDst_q)(oddWB_RegDst))
			((RegWr_q)(oddWB_RegWr))
			((Result_q)(oddWB_Result))
			((Unit_q)(oddWB_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe1 0 1293(_comp pipe_reg)
		(_port
			((Latency_d)(odd0_Latency))
			((RegDst_d)(odd0_RegDst))
			((RegWr_d)(odd0_RegWr))
			((Result_d)(GND_128))
			((Unit_d)(odd0_Unit))
			((clk)(clk))
			((Latency_q)(odd1_Latency))
			((RegDst_q)(odd1_RegDst))
			((RegWr_q)(odd1_RegWr))
			((Result_q)(odd1_Result))
			((Unit_q)(odd1_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe2 0 1308(_comp pipe_reg)
		(_port
			((Latency_d)(odd1_Latency))
			((RegDst_d)(odd1_RegDst))
			((RegWr_d)(odd1_RegWr))
			((Result_d)(odd1_Result))
			((Unit_d)(odd1_Unit))
			((clk)(clk))
			((Latency_q)(odd2_Latency))
			((RegDst_q)(odd2_RegDst))
			((RegWr_q)(odd2_RegWr))
			((Result_q)(odd2_Result))
			((Unit_q)(odd2_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe3 0 1323(_comp pipe_reg)
		(_port
			((Latency_d)(odd2_Latency))
			((RegDst_d)(odd2_RegDst))
			((RegWr_d)(odd2_RegWr))
			((Result_d)(odd2_Result))
			((Unit_d)(odd2_Unit))
			((clk)(clk))
			((Latency_q)(odd3_Latency))
			((RegDst_q)(odd3_RegDst))
			((RegWr_q)(odd3_RegWr))
			((Result_q)(odd3_Result))
			((Unit_q)(odd3_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe4 0 1338(_comp pipe_reg)
		(_port
			((Latency_d)(odd3_Latency))
			((RegDst_d)(odd3_RegDst))
			((RegWr_d)(odd3_RegWr))
			((Result_d)(odd3_Result_MUX))
			((Unit_d)(odd3_Unit))
			((clk)(clk))
			((Latency_q)(odd4_Latency))
			((RegDst_q)(odd4_RegDst))
			((RegWr_q)(odd4_RegWr))
			((Result_q)(odd4_Result))
			((Unit_q)(odd4_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe5 0 1353(_comp pipe_reg)
		(_port
			((Latency_d)(odd4_Latency))
			((RegDst_d)(odd4_RegDst))
			((RegWr_d)(odd4_RegWr))
			((Result_d)(odd4_Result))
			((Unit_d)(odd4_Unit))
			((clk)(clk))
			((Latency_q)(odd5_Latency))
			((RegDst_q)(odd5_RegDst))
			((RegWr_q)(odd5_RegWr))
			((Result_q)(odd5_Result))
			((Unit_q)(odd5_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe6 0 1368(_comp pipe_reg)
		(_port
			((Latency_d)(odd5_Latency))
			((RegDst_d)(odd5_RegDst))
			((RegWr_d)(odd5_RegWr))
			((Result_d)(odd5_Result))
			((Unit_d)(odd5_Unit))
			((clk)(clk))
			((Latency_q)(odd6_Latency))
			((RegDst_q)(odd6_RegDst))
			((RegWr_q)(odd6_RegWr))
			((Result_q)(odd6_Result))
			((Unit_q)(odd6_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst Odd_pipe7 0 1383(_comp pipe_reg)
		(_port
			((Latency_d)(odd6_Latency))
			((RegDst_d)(odd6_RegDst))
			((RegWr_d)(odd6_RegWr))
			((Result_d)(odd6_Result_MUX))
			((Unit_d)(odd6_Unit))
			((clk)(clk))
			((Latency_q)(odd7_Latency))
			((RegDst_q)(odd7_RegDst))
			((RegWr_q)(odd7_RegWr))
			((Result_q)(odd7_Result))
			((Unit_q)(odd7_Unit))
		)
		(_use(_ent . pipe_reg)
			(_port
				((clk)(clk))
				((Result_d)(Result_d))
				((Unit_d)(Unit_d))
				((Latency_d)(Latency_d))
				((RegDst_d)(RegDst_d))
				((RegWr_d)(RegWr_d))
				((Result_q)(Result_q))
				((Unit_q)(Unit_q))
				((Latency_q)(Latency_q))
				((RegDst_q)(RegDst_q))
				((RegWr_q)(RegWr_q))
			)
		)
	)
	(_inst PC 0 1398(_comp program_counter)
		(_port
			((PCWr)(PCWr))
			((PC_i)(PC_d))
			((clk)(clk))
			((en)(PC_en))
			((inc2)(PC_inc2))
			((PC_o)(PC_if))
		)
		(_use(_ent . program_counter)
			(_port
				((clk)(clk))
				((en)(en))
				((inc2)(inc2))
				((PC_i)(PC_i))
				((PCWr)(PCWr))
				((PC_o)(PC_o))
			)
		)
	)
	(_inst PU 0 1408(_comp permute_unit)
		(_port
			((A)(D))
			((op_sel)(op_PU))
			((Result)(PU_Result))
		)
		(_use(_ent . permute_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((Result)(Result))
			)
		)
	)
	(_inst PU_MUX 0 1415(_comp result_mux)
		(_gen
			((G_UNIT)((i 4)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(odd3_Latency))
			((Result0)(odd3_Result))
			((Result1)(PU_Result3))
			((Unit_sel)(odd3_Unit))
			((Result)(odd3_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 4)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst PU_pipe1 0 1428(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result))
			((q)(PU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe2 0 1435(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result1))
			((q)(PU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe3 0 1442(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result2))
			((q)(PU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Registers 0 1449(_comp register_file)
		(_port
			((A_rd_addr)(RA_rf))
			((A_wr_addr)(evenWB_RegDst))
			((A_wr_data)(evenWB_Result))
			((A_wr_en)(evenWB_RegWr))
			((B_rd_addr)(RB_rf))
			((B_wr_addr)(oddWB_RegDst))
			((B_wr_data)(oddWB_Result))
			((B_wr_en)(oddWB_RegWr))
			((C_rd_addr)(RC_rf))
			((D_rd_addr)(RD_rf))
			((E_rd_addr)(RE_rf))
			((F_rd_addr)(RF_rf))
			((clk)(clk))
			((A_rd_data)(A_reg))
			((B_rd_data)(B_reg))
			((C_rd_data)(C_reg))
			((D_rd_data)(D_reg))
			((E_rd_data)(E_reg))
			((F_rd_data)(F_reg))
		)
		(_use(_ent . register_file)
			(_port
				((clk)(clk))
				((A_rd_addr)(A_rd_addr))
				((A_rd_data)(A_rd_data))
				((B_rd_addr)(B_rd_addr))
				((B_rd_data)(B_rd_data))
				((C_rd_addr)(C_rd_addr))
				((C_rd_data)(C_rd_data))
				((D_rd_addr)(D_rd_addr))
				((D_rd_data)(D_rd_data))
				((E_rd_addr)(E_rd_addr))
				((E_rd_data)(E_rd_data))
				((F_rd_addr)(F_rd_addr))
				((F_rd_data)(F_rd_data))
				((A_wr_en)(A_wr_en))
				((A_wr_addr)(A_wr_addr))
				((A_wr_data)(A_wr_data))
				((B_wr_en)(B_wr_en))
				((B_wr_addr)(B_wr_addr))
				((B_wr_data)(B_wr_data))
			)
		)
	)
	(_inst SFU1 0 1472(_comp simple_fixed_unit1)
		(_port
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((op_sel)(op_SFU1))
			((Result)(SFU1_Result))
		)
		(_use(_ent . simple_fixed_unit1)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SFU1_MUX 0 1481(_comp result_mux)
		(_gen
			((G_UNIT)((i 0)))
			((G_LATENCY)((i 2)))
		)
		(_port
			((Latency)(even2_Latency))
			((Result0)(even2_Result))
			((Result1)(SFU1_Result2))
			((Unit_sel)(even2_Unit))
			((Result)(even2_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 0)))
				((G_LATENCY)((i 2)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SFU1_pipe1 0 1494(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result))
			((q)(SFU1_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU1_pipe2 0 1501(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result1))
			((q)(SFU1_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2 0 1508(_comp simple_fixed_unit2)
		(_port
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((op_sel)(op_SFU2))
			((Result)(SFU2_Result))
		)
		(_use(_ent . simple_fixed_unit2)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SFU2_MUX 0 1517(_comp result_mux)
		(_gen
			((G_UNIT)((i 1)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Latency)(even3_Latency))
			((Result0)(even3_Result))
			((Result1)(SFU_Result3))
			((Unit_sel)(even3_Unit))
			((Result)(even3_Result_MUX1))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 1)))
				((G_LATENCY)((i 4)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SFU2_pipe1 0 1530(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result))
			((q)(SFU2_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe2 0 1537(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result1))
			((q)(SFU2_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe3 0 1544(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result2))
			((q)(SFU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU 0 1551(_comp single_precision_unit)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((Imm)(even_Imm))
			((op_sel)(op_SPU))
			((Result)(SPU_Result))
		)
		(_use(_ent . single_precision_unit)
			(_port
				((op_sel)(op_sel))
				((A)(A))
				((B)(B))
				((C)(C))
				((Imm)(Imm))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_MUX1 0 1561(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Latency)(even6_Latency))
			((Result0)(even6_Result))
			((Result1)(SPU_Result6))
			((Unit_sel)(even6_Unit))
			((Result)(even6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 6)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_MUX2 0 1574(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 7)))
		)
		(_port
			((Latency)(even7_Latency))
			((Result0)(even7_Result))
			((Result1)(SPU_Result7))
			((Unit_sel)(even7_Unit))
			((Result)(even7_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 7)))
			)
			(_port
				((Unit_sel)(Unit_sel))
				((Latency)(Latency))
				((Result0)(Result0))
				((Result1)(Result1))
				((Result)(Result))
			)
		)
	)
	(_inst SPU_pipe1 0 1587(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result))
			((q)(SPU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe2 0 1594(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result1))
			((q)(SPU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe3 0 1601(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result2))
			((q)(SPU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe4 0 1608(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result3))
			((q)(SPU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe5 0 1615(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result4))
			((q)(SPU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe6 0 1622(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result5))
			((q)(SPU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe7 0 1629(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result6))
			((q)(SPU_Result7))
		)
		(_use(_ent . result_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 22(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 25(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~132 0 36(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 44(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 45(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~134 0 46(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~136 0 48(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~138 0 55(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1310 0 65(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1312 0 75(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 76(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1314 0 77(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 78(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1316 0 88(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 91(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 93(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1318 0 99(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1320 0 100(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1322 0 101(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1324 0 109(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1326 0 110(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1328 0 112(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1330 0 129(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1332 0 135(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1334 0 187(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 189(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1336 0 199(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~1338 0 200(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1340 0 205(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1342 0 206(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1344 0 207(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1346 0 217(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1348 0 220(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1350 0 222(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1352 0 289(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1354 0 305(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1356 0 307(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1358 0 310(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1360 0 316(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1362 0 317(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1364 0 318(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1366 0 319(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1368 0 329(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1370 0 346(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1372 0 347(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1374 0 353(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1376 0 354(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1378 0 356(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1380 0 369(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1382 0 378(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1384 0 380(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1386 0 405(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1388 0 406(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1390 0 415(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1392 0 421(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1394 0 423(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1396 0 424(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1398 0 430(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13100 0 432(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13102 0 433(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13104 0 439(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13106 0 442(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13108 0 443(_array -1((_to i 0 i 3)))))
		(_cnst(_int GND_CONSTANT -1 0 456(_arch((i 2)))))
		(_sig(_int A_cache_hit -1 0 460(_arch(_uni))))
		(_sig(_int A_cache_hit_n -1 0 461(_arch(_uni))))
		(_sig(_int A_cache_hit_q -1 0 462(_arch(_uni))))
		(_sig(_int a_fetch -1 0 463(_arch(_uni))))
		(_sig(_int a_RA_rd -1 0 464(_arch(_uni))))
		(_sig(_int a_RB_rd -1 0 465(_arch(_uni))))
		(_sig(_int a_RC_rd -1 0 466(_arch(_uni))))
		(_sig(_int a_RegWr -1 0 467(_arch(_uni))))
		(_sig(_int a_stop -1 0 468(_arch(_uni))))
		(_sig(_int branch_mispredict -1 0 469(_arch(_uni))))
		(_sig(_int B_cache_hit -1 0 470(_arch(_uni))))
		(_sig(_int B_cache_hit_q -1 0 471(_arch(_uni))))
		(_sig(_int b_fetch -1 0 472(_arch(_uni))))
		(_sig(_int b_RA_rd -1 0 473(_arch(_uni))))
		(_sig(_int b_RB_rd -1 0 474(_arch(_uni))))
		(_sig(_int b_RC_rd -1 0 475(_arch(_uni))))
		(_sig(_int b_RegWr -1 0 476(_arch(_uni))))
		(_sig(_int b_stop -1 0 477(_arch(_uni))))
		(_sig(_int even0_RegWr -1 0 478(_arch(_uni))))
		(_sig(_int even1_RegWr -1 0 479(_arch(_uni))))
		(_sig(_int even2_RegWr -1 0 480(_arch(_uni))))
		(_sig(_int even3_RegWr -1 0 481(_arch(_uni))))
		(_sig(_int even4_RegWr -1 0 482(_arch(_uni))))
		(_sig(_int even5_RegWr -1 0 483(_arch(_uni))))
		(_sig(_int even6_RegWr -1 0 484(_arch(_uni))))
		(_sig(_int even7_RegWr -1 0 485(_arch(_uni))))
		(_sig(_int evenWB_RegWr -1 0 486(_arch(_uni))))
		(_sig(_int even_RegWr_rf -1 0 487(_arch(_uni))))
		(_sig(_int GND -1 0 488(_int(_uni))))
		(_sig(_int odd0_RegWr -1 0 489(_arch(_uni))))
		(_sig(_int odd1_RegWr -1 0 490(_arch(_uni))))
		(_sig(_int odd2_RegWr -1 0 491(_arch(_uni))))
		(_sig(_int odd3_RegWr -1 0 492(_arch(_uni))))
		(_sig(_int odd4_RegWr -1 0 493(_arch(_uni))))
		(_sig(_int odd5_RegWr -1 0 494(_arch(_uni))))
		(_sig(_int odd6_RegWr -1 0 495(_arch(_uni))))
		(_sig(_int odd7_RegWr -1 0 496(_arch(_uni))))
		(_sig(_int oddWB_RegWr -1 0 497(_arch(_uni))))
		(_sig(_int odd_RegWr_rf -1 0 498(_arch(_uni))))
		(_sig(_int PCWr -1 0 499(_arch(_uni))))
		(_sig(_int PCWr1 -1 0 500(_arch(_uni))))
		(_sig(_int PCWr_BRU -1 0 501(_arch(_uni))))
		(_sig(_int PC_en -1 0 502(_arch(_uni))))
		(_sig(_int PC_inc2 -1 0 503(_arch(_uni))))
		(_sig(_int stall_B -1 0 504(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13110 0 505(_array -1((_to i 0 i 127)))))
		(_sig(_int A 64 0 505(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13112 0 506(_array -1((_to i 0 i 17)))))
		(_sig(_int a_Imm 65 0 506(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13114 0 507(_array -1((_to i 0 i 2)))))
		(_sig(_int a_Latency 66 0 507(_arch(_uni))))
		(_sig(_int a_op_BRU 66 0 508(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13116 0 509(_array -1((_to i 0 i 1)))))
		(_sig(_int a_op_BU 67 0 509(_arch(_uni))))
		(_sig(_int a_op_LSU 66 0 510(_arch(_uni))))
		(_sig(_int a_op_PU 67 0 511(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13118 0 512(_array -1((_to i 0 i 4)))))
		(_sig(_int a_op_SFU1 68 0 512(_arch(_uni))))
		(_sig(_int a_op_SFU2 66 0 513(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13120 0 514(_array -1((_to i 0 i 3)))))
		(_sig(_int a_op_SPU 69 0 514(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13122 0 515(_array -1((_to i 0 i 6)))))
		(_sig(_int a_RA 70 0 515(_arch(_uni))))
		(_sig(_int a_RB 70 0 516(_arch(_uni))))
		(_sig(_int a_RC 70 0 517(_arch(_uni))))
		(_sig(_int A_reg 64 0 518(_arch(_uni))))
		(_sig(_int a_RegDst 70 0 519(_arch(_uni))))
		(_sig(_int a_Unit 66 0 520(_arch(_uni))))
		(_sig(_int B 64 0 521(_arch(_uni))))
		(_sig(_int BU_Result 64 0 522(_arch(_uni))))
		(_sig(_int BU_Result1 64 0 523(_arch(_uni))))
		(_sig(_int BU_Result2 64 0 524(_arch(_uni))))
		(_sig(_int BU_Result3 64 0 525(_arch(_uni))))
		(_sig(_int b_Imm 65 0 526(_arch(_uni))))
		(_sig(_int b_Latency 66 0 527(_arch(_uni))))
		(_sig(_int b_op_BRU 66 0 528(_arch(_uni))))
		(_sig(_int b_op_BU 67 0 529(_arch(_uni))))
		(_sig(_int b_op_LSU 66 0 530(_arch(_uni))))
		(_sig(_int b_op_PU 67 0 531(_arch(_uni))))
		(_sig(_int b_op_SFU1 68 0 532(_arch(_uni))))
		(_sig(_int b_op_SFU2 66 0 533(_arch(_uni))))
		(_sig(_int b_op_SPU 69 0 534(_arch(_uni))))
		(_sig(_int b_RA 70 0 535(_arch(_uni))))
		(_sig(_int b_RB 70 0 536(_arch(_uni))))
		(_sig(_int b_RC 70 0 537(_arch(_uni))))
		(_sig(_int B_reg 64 0 538(_arch(_uni))))
		(_sig(_int b_RegDst 70 0 539(_arch(_uni))))
		(_sig(_int b_Unit 66 0 540(_arch(_uni))))
		(_sig(_int C 64 0 541(_arch(_uni))))
		(_sig(_int C_reg 64 0 542(_arch(_uni))))
		(_sig(_int D 64 0 543(_arch(_uni))))
		(_sig(_int D_reg 64 0 544(_arch(_uni))))
		(_sig(_int E 64 0 545(_arch(_uni))))
		(_sig(_int even0_Latency 66 0 546(_arch(_uni))))
		(_sig(_int even0_RegDst 70 0 547(_arch(_uni))))
		(_sig(_int even0_Unit 66 0 548(_arch(_uni))))
		(_sig(_int even1_Latency 66 0 549(_arch(_uni))))
		(_sig(_int even1_RegDst 70 0 550(_arch(_uni))))
		(_sig(_int even1_Result 64 0 551(_arch(_uni))))
		(_sig(_int even1_Unit 66 0 552(_arch(_uni))))
		(_sig(_int even2_Latency 66 0 553(_arch(_uni))))
		(_sig(_int even2_RegDst 70 0 554(_arch(_uni))))
		(_sig(_int even2_Result 64 0 555(_arch(_uni))))
		(_sig(_int even2_Result_MUX 64 0 556(_arch(_uni))))
		(_sig(_int even2_Unit 66 0 557(_arch(_uni))))
		(_sig(_int even3_Latency 66 0 558(_arch(_uni))))
		(_sig(_int even3_RegDst 70 0 559(_arch(_uni))))
		(_sig(_int even3_Result 64 0 560(_arch(_uni))))
		(_sig(_int even3_Result_MUX1 64 0 561(_arch(_uni))))
		(_sig(_int even3_Result_MUX2 64 0 562(_arch(_uni))))
		(_sig(_int even3_Unit 66 0 563(_arch(_uni))))
		(_sig(_int even4_Latency 66 0 564(_arch(_uni))))
		(_sig(_int even4_RegDst 70 0 565(_arch(_uni))))
		(_sig(_int even4_Result 64 0 566(_arch(_uni))))
		(_sig(_int even4_Unit 66 0 567(_arch(_uni))))
		(_sig(_int even5_Latency 66 0 568(_arch(_uni))))
		(_sig(_int even5_RegDst 70 0 569(_arch(_uni))))
		(_sig(_int even5_Result 64 0 570(_arch(_uni))))
		(_sig(_int even5_Unit 66 0 571(_arch(_uni))))
		(_sig(_int even6_Latency 66 0 572(_arch(_uni))))
		(_sig(_int even6_RegDst 70 0 573(_arch(_uni))))
		(_sig(_int even6_Result 64 0 574(_arch(_uni))))
		(_sig(_int even6_Result_MUX 64 0 575(_arch(_uni))))
		(_sig(_int even6_Unit 66 0 576(_arch(_uni))))
		(_sig(_int even7_Latency 66 0 577(_arch(_uni))))
		(_sig(_int even7_RegDst 70 0 578(_arch(_uni))))
		(_sig(_int even7_Result 64 0 579(_arch(_uni))))
		(_sig(_int even7_Result_MUX 64 0 580(_arch(_uni))))
		(_sig(_int even7_Unit 66 0 581(_arch(_uni))))
		(_sig(_int evenWB_Latency 66 0 582(_arch(_uni))))
		(_sig(_int evenWB_RegDst 70 0 583(_arch(_uni))))
		(_sig(_int evenWB_Result 64 0 584(_arch(_uni))))
		(_sig(_int evenWB_Unit 66 0 585(_arch(_uni))))
		(_sig(_int even_Imm 65 0 586(_arch(_uni))))
		(_sig(_int even_Imm_rf 65 0 587(_arch(_uni))))
		(_sig(_int even_Latency_rf 66 0 588(_arch(_uni))))
		(_sig(_int even_RegDst_rf 70 0 589(_arch(_uni))))
		(_sig(_int even_Unit_rf 66 0 590(_arch(_uni))))
		(_sig(_int E_reg 64 0 591(_arch(_uni))))
		(_sig(_int F 64 0 592(_arch(_uni))))
		(_sig(_int F_reg 64 0 593(_arch(_uni))))
		(_sig(_int GND_128 64 0 594(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13124 0 595(_array -1((_to i 0 i 31)))))
		(_sig(_int instruction_A_dec 71 0 595(_arch(_uni))))
		(_sig(_int instruction_A_if 71 0 596(_arch(_uni))))
		(_sig(_int instruction_B_dec 71 0 597(_arch(_uni))))
		(_sig(_int instruction_B_if 71 0 598(_arch(_uni))))
		(_sig(_int instruction_mem_addr 71 0 599(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13126 0 600(_array -1((_to i 0 i 7)))))
		(_sig(_int instruction_mem_data 72 0 600(_arch(_uni))))
		(_sig(_int LSU_Result 64 0 601(_arch(_uni))))
		(_sig(_int LSU_Result1 64 0 602(_arch(_uni))))
		(_sig(_int LSU_Result2 64 0 603(_arch(_uni))))
		(_sig(_int LSU_Result3 64 0 604(_arch(_uni))))
		(_sig(_int LSU_Result4 64 0 605(_arch(_uni))))
		(_sig(_int LSU_Result5 64 0 606(_arch(_uni))))
		(_sig(_int LSU_Result6 64 0 607(_arch(_uni))))
		(_sig(_int odd0_Latency 66 0 608(_arch(_uni))))
		(_sig(_int odd0_RegDst 70 0 609(_arch(_uni))))
		(_sig(_int odd0_Unit 66 0 610(_arch(_uni))))
		(_sig(_int odd1_Latency 66 0 611(_arch(_uni))))
		(_sig(_int odd1_RegDst 70 0 612(_arch(_uni))))
		(_sig(_int odd1_Result 64 0 613(_arch(_uni))))
		(_sig(_int odd1_Unit 66 0 614(_arch(_uni))))
		(_sig(_int odd2_Latency 66 0 615(_arch(_uni))))
		(_sig(_int odd2_RegDst 70 0 616(_arch(_uni))))
		(_sig(_int odd2_Result 64 0 617(_arch(_uni))))
		(_sig(_int odd2_Unit 66 0 618(_arch(_uni))))
		(_sig(_int odd3_Latency 66 0 619(_arch(_uni))))
		(_sig(_int odd3_RegDst 70 0 620(_arch(_uni))))
		(_sig(_int odd3_Result 64 0 621(_arch(_uni))))
		(_sig(_int odd3_Result_MUX 64 0 622(_arch(_uni))))
		(_sig(_int odd3_Unit 66 0 623(_arch(_uni))))
		(_sig(_int odd4_Latency 66 0 624(_arch(_uni))))
		(_sig(_int odd4_RegDst 70 0 625(_arch(_uni))))
		(_sig(_int odd4_Result 64 0 626(_arch(_uni))))
		(_sig(_int odd4_Unit 66 0 627(_arch(_uni))))
		(_sig(_int odd5_Latency 66 0 628(_arch(_uni))))
		(_sig(_int odd5_RegDst 70 0 629(_arch(_uni))))
		(_sig(_int odd5_Result 64 0 630(_arch(_uni))))
		(_sig(_int odd5_Unit 66 0 631(_arch(_uni))))
		(_sig(_int odd6_Latency 66 0 632(_arch(_uni))))
		(_sig(_int odd6_RegDst 70 0 633(_arch(_uni))))
		(_sig(_int odd6_Result 64 0 634(_arch(_uni))))
		(_sig(_int odd6_Result_MUX 64 0 635(_arch(_uni))))
		(_sig(_int odd6_Unit 66 0 636(_arch(_uni))))
		(_sig(_int odd7_Latency 66 0 637(_arch(_uni))))
		(_sig(_int odd7_RegDst 70 0 638(_arch(_uni))))
		(_sig(_int odd7_Result 64 0 639(_arch(_uni))))
		(_sig(_int odd7_Unit 66 0 640(_arch(_uni))))
		(_sig(_int oddWB_Latency 66 0 641(_arch(_uni))))
		(_sig(_int oddWB_RegDst 70 0 642(_arch(_uni))))
		(_sig(_int oddWB_Result 64 0 643(_arch(_uni))))
		(_sig(_int oddWB_Unit 66 0 644(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13128 0 645(_array -1((_to i 0 i 15)))))
		(_sig(_int odd_Imm 73 0 645(_arch(_uni))))
		(_sig(_int odd_Imm_rf 73 0 646(_arch(_uni))))
		(_sig(_int odd_Latency_rf 66 0 647(_arch(_uni))))
		(_sig(_int odd_RegDst_rf 70 0 648(_arch(_uni))))
		(_sig(_int odd_Unit_rf 66 0 649(_arch(_uni))))
		(_sig(_int op_BRU 66 0 650(_arch(_uni))))
		(_sig(_int op_BRU_rf 66 0 651(_arch(_uni))))
		(_sig(_int op_BU 67 0 652(_arch(_uni))))
		(_sig(_int op_BU_rf 67 0 653(_arch(_uni))))
		(_sig(_int op_LSU 66 0 654(_arch(_uni))))
		(_sig(_int op_LSU_rf 66 0 655(_arch(_uni))))
		(_sig(_int op_PU 67 0 656(_arch(_uni))))
		(_sig(_int op_PU_rf 67 0 657(_arch(_uni))))
		(_sig(_int op_SFU1 68 0 658(_arch(_uni))))
		(_sig(_int op_SFU1_rf 68 0 659(_arch(_uni))))
		(_sig(_int op_SFU2 66 0 660(_arch(_uni))))
		(_sig(_int op_SFU2_rf 66 0 661(_arch(_uni))))
		(_sig(_int op_SPU 69 0 662(_arch(_uni))))
		(_sig(_int op_SPU_rf 69 0 663(_arch(_uni))))
		(_sig(_int PC_BRU 71 0 664(_arch(_uni))))
		(_sig(_int PC_BRU1 71 0 665(_arch(_uni))))
		(_sig(_int PC_d 71 0 666(_arch(_uni))))
		(_sig(_int PC_fw 71 0 667(_arch(_uni))))
		(_sig(_int PC_if 71 0 668(_arch(_uni))))
		(_sig(_int PC_rf 71 0 669(_arch(_uni))))
		(_sig(_int PU_Result 64 0 670(_arch(_uni))))
		(_sig(_int PU_Result1 64 0 671(_arch(_uni))))
		(_sig(_int PU_Result2 64 0 672(_arch(_uni))))
		(_sig(_int PU_Result3 64 0 673(_arch(_uni))))
		(_sig(_int RA_fw 70 0 674(_arch(_uni))))
		(_sig(_int RA_rf 70 0 675(_arch(_uni))))
		(_sig(_int RB_fw 70 0 676(_arch(_uni))))
		(_sig(_int RB_rf 70 0 677(_arch(_uni))))
		(_sig(_int RC_fw 70 0 678(_arch(_uni))))
		(_sig(_int RC_rf 70 0 679(_arch(_uni))))
		(_sig(_int RD_fw 70 0 680(_arch(_uni))))
		(_sig(_int RD_rf 70 0 681(_arch(_uni))))
		(_sig(_int RE_fw 70 0 682(_arch(_uni))))
		(_sig(_int RE_rf 70 0 683(_arch(_uni))))
		(_sig(_int RF_fw 70 0 684(_arch(_uni))))
		(_sig(_int RF_rf 70 0 685(_arch(_uni))))
		(_sig(_int SFU1_Result 64 0 686(_arch(_uni))))
		(_sig(_int SFU1_Result1 64 0 687(_arch(_uni))))
		(_sig(_int SFU1_Result2 64 0 688(_arch(_uni))))
		(_sig(_int SFU2_Result 64 0 689(_arch(_uni))))
		(_sig(_int SFU2_Result1 64 0 690(_arch(_uni))))
		(_sig(_int SFU2_Result2 64 0 691(_arch(_uni))))
		(_sig(_int SFU_Result3 64 0 692(_arch(_uni))))
		(_sig(_int SPU_Result 64 0 693(_arch(_uni))))
		(_sig(_int SPU_Result1 64 0 694(_arch(_uni))))
		(_sig(_int SPU_Result2 64 0 695(_arch(_uni))))
		(_sig(_int SPU_Result3 64 0 696(_arch(_uni))))
		(_sig(_int SPU_Result4 64 0 697(_arch(_uni))))
		(_sig(_int SPU_Result5 64 0 698(_arch(_uni))))
		(_sig(_int SPU_Result6 64 0 699(_arch(_uni))))
		(_sig(_int SPU_Result7 64 0 700(_arch(_uni))))
		(_prcs
			(line__1636(_arch 0 0 1636(_assignment(_trgt(45))(_sens(2)(11)))))
			(line__1638(_arch 1 0 1638(_assignment(_trgt(43))(_sens(3)(4)))))
			(line__1640(_arch 2 0 1640(_assignment(_trgt(44))(_sens(12)(13)))))
			(line__1642(_arch 3 0 1642(_assignment(_trgt(2))(_sens(1)))))
			(line__1648(_arch 4 0 1648(_assignment(_trgt(135(0))))))
			(line__1649(_arch 5 0 1649(_assignment(_trgt(135(1))))))
			(line__1650(_arch 6 0 1650(_assignment(_trgt(135(2))))))
			(line__1651(_arch 7 0 1651(_assignment(_trgt(135(3))))))
			(line__1652(_arch 8 0 1652(_assignment(_trgt(135(4))))))
			(line__1653(_arch 9 0 1653(_assignment(_trgt(135(5))))))
			(line__1654(_arch 10 0 1654(_assignment(_trgt(135(6))))))
			(line__1655(_arch 11 0 1655(_assignment(_trgt(135(7))))))
			(line__1656(_arch 12 0 1656(_assignment(_trgt(135(8))))))
			(line__1657(_arch 13 0 1657(_assignment(_trgt(135(9))))))
			(line__1658(_arch 14 0 1658(_assignment(_trgt(135(10))))))
			(line__1659(_arch 15 0 1659(_assignment(_trgt(135(11))))))
			(line__1660(_arch 16 0 1660(_assignment(_trgt(135(12))))))
			(line__1661(_arch 17 0 1661(_assignment(_trgt(135(13))))))
			(line__1662(_arch 18 0 1662(_assignment(_trgt(135(14))))))
			(line__1663(_arch 19 0 1663(_assignment(_trgt(135(15))))))
			(line__1664(_arch 20 0 1664(_assignment(_trgt(135(16))))))
			(line__1665(_arch 21 0 1665(_assignment(_trgt(135(17))))))
			(line__1666(_arch 22 0 1666(_assignment(_trgt(135(18))))))
			(line__1667(_arch 23 0 1667(_assignment(_trgt(135(19))))))
			(line__1668(_arch 24 0 1668(_assignment(_trgt(135(20))))))
			(line__1669(_arch 25 0 1669(_assignment(_trgt(135(21))))))
			(line__1670(_arch 26 0 1670(_assignment(_trgt(135(22))))))
			(line__1671(_arch 27 0 1671(_assignment(_trgt(135(23))))))
			(line__1672(_arch 28 0 1672(_assignment(_trgt(135(24))))))
			(line__1673(_arch 29 0 1673(_assignment(_trgt(135(25))))))
			(line__1674(_arch 30 0 1674(_assignment(_trgt(135(26))))))
			(line__1675(_arch 31 0 1675(_assignment(_trgt(135(27))))))
			(line__1676(_arch 32 0 1676(_assignment(_trgt(135(28))))))
			(line__1677(_arch 33 0 1677(_assignment(_trgt(135(29))))))
			(line__1678(_arch 34 0 1678(_assignment(_trgt(135(30))))))
			(line__1679(_arch 35 0 1679(_assignment(_trgt(135(31))))))
			(line__1680(_arch 36 0 1680(_assignment(_trgt(135(32))))))
			(line__1681(_arch 37 0 1681(_assignment(_trgt(135(33))))))
			(line__1682(_arch 38 0 1682(_assignment(_trgt(135(34))))))
			(line__1683(_arch 39 0 1683(_assignment(_trgt(135(35))))))
			(line__1684(_arch 40 0 1684(_assignment(_trgt(135(36))))))
			(line__1685(_arch 41 0 1685(_assignment(_trgt(135(37))))))
			(line__1686(_arch 42 0 1686(_assignment(_trgt(135(38))))))
			(line__1687(_arch 43 0 1687(_assignment(_trgt(135(39))))))
			(line__1688(_arch 44 0 1688(_assignment(_trgt(135(40))))))
			(line__1689(_arch 45 0 1689(_assignment(_trgt(135(41))))))
			(line__1690(_arch 46 0 1690(_assignment(_trgt(135(42))))))
			(line__1691(_arch 47 0 1691(_assignment(_trgt(135(43))))))
			(line__1692(_arch 48 0 1692(_assignment(_trgt(135(44))))))
			(line__1693(_arch 49 0 1693(_assignment(_trgt(135(45))))))
			(line__1694(_arch 50 0 1694(_assignment(_trgt(135(46))))))
			(line__1695(_arch 51 0 1695(_assignment(_trgt(135(47))))))
			(line__1696(_arch 52 0 1696(_assignment(_trgt(135(48))))))
			(line__1697(_arch 53 0 1697(_assignment(_trgt(135(49))))))
			(line__1698(_arch 54 0 1698(_assignment(_trgt(135(50))))))
			(line__1699(_arch 55 0 1699(_assignment(_trgt(135(51))))))
			(line__1700(_arch 56 0 1700(_assignment(_trgt(135(52))))))
			(line__1701(_arch 57 0 1701(_assignment(_trgt(135(53))))))
			(line__1702(_arch 58 0 1702(_assignment(_trgt(135(54))))))
			(line__1703(_arch 59 0 1703(_assignment(_trgt(135(55))))))
			(line__1704(_arch 60 0 1704(_assignment(_trgt(135(56))))))
			(line__1705(_arch 61 0 1705(_assignment(_trgt(135(57))))))
			(line__1706(_arch 62 0 1706(_assignment(_trgt(135(58))))))
			(line__1707(_arch 63 0 1707(_assignment(_trgt(135(59))))))
			(line__1708(_arch 64 0 1708(_assignment(_trgt(135(60))))))
			(line__1709(_arch 65 0 1709(_assignment(_trgt(135(61))))))
			(line__1710(_arch 66 0 1710(_assignment(_trgt(135(62))))))
			(line__1711(_arch 67 0 1711(_assignment(_trgt(135(63))))))
			(line__1712(_arch 68 0 1712(_assignment(_trgt(135(64))))))
			(line__1713(_arch 69 0 1713(_assignment(_trgt(135(65))))))
			(line__1714(_arch 70 0 1714(_assignment(_trgt(135(66))))))
			(line__1715(_arch 71 0 1715(_assignment(_trgt(135(67))))))
			(line__1716(_arch 72 0 1716(_assignment(_trgt(135(68))))))
			(line__1717(_arch 73 0 1717(_assignment(_trgt(135(69))))))
			(line__1718(_arch 74 0 1718(_assignment(_trgt(135(70))))))
			(line__1719(_arch 75 0 1719(_assignment(_trgt(135(71))))))
			(line__1720(_arch 76 0 1720(_assignment(_trgt(135(72))))))
			(line__1721(_arch 77 0 1721(_assignment(_trgt(135(73))))))
			(line__1722(_arch 78 0 1722(_assignment(_trgt(135(74))))))
			(line__1723(_arch 79 0 1723(_assignment(_trgt(135(75))))))
			(line__1724(_arch 80 0 1724(_assignment(_trgt(135(76))))))
			(line__1725(_arch 81 0 1725(_assignment(_trgt(135(77))))))
			(line__1726(_arch 82 0 1726(_assignment(_trgt(135(78))))))
			(line__1727(_arch 83 0 1727(_assignment(_trgt(135(79))))))
			(line__1728(_arch 84 0 1728(_assignment(_trgt(135(80))))))
			(line__1729(_arch 85 0 1729(_assignment(_trgt(135(81))))))
			(line__1730(_arch 86 0 1730(_assignment(_trgt(135(82))))))
			(line__1731(_arch 87 0 1731(_assignment(_trgt(135(83))))))
			(line__1732(_arch 88 0 1732(_assignment(_trgt(135(84))))))
			(line__1733(_arch 89 0 1733(_assignment(_trgt(135(85))))))
			(line__1734(_arch 90 0 1734(_assignment(_trgt(135(86))))))
			(line__1735(_arch 91 0 1735(_assignment(_trgt(135(87))))))
			(line__1736(_arch 92 0 1736(_assignment(_trgt(135(88))))))
			(line__1737(_arch 93 0 1737(_assignment(_trgt(135(89))))))
			(line__1738(_arch 94 0 1738(_assignment(_trgt(135(90))))))
			(line__1739(_arch 95 0 1739(_assignment(_trgt(135(91))))))
			(line__1740(_arch 96 0 1740(_assignment(_trgt(135(92))))))
			(line__1741(_arch 97 0 1741(_assignment(_trgt(135(93))))))
			(line__1742(_arch 98 0 1742(_assignment(_trgt(135(94))))))
			(line__1743(_arch 99 0 1743(_assignment(_trgt(135(95))))))
			(line__1744(_arch 100 0 1744(_assignment(_trgt(135(96))))))
			(line__1745(_arch 101 0 1745(_assignment(_trgt(135(97))))))
			(line__1746(_arch 102 0 1746(_assignment(_trgt(135(98))))))
			(line__1747(_arch 103 0 1747(_assignment(_trgt(135(99))))))
			(line__1748(_arch 104 0 1748(_assignment(_trgt(135(100))))))
			(line__1749(_arch 105 0 1749(_assignment(_trgt(135(101))))))
			(line__1750(_arch 106 0 1750(_assignment(_trgt(135(102))))))
			(line__1751(_arch 107 0 1751(_assignment(_trgt(135(103))))))
			(line__1752(_arch 108 0 1752(_assignment(_trgt(135(104))))))
			(line__1753(_arch 109 0 1753(_assignment(_trgt(135(105))))))
			(line__1754(_arch 110 0 1754(_assignment(_trgt(135(106))))))
			(line__1755(_arch 111 0 1755(_assignment(_trgt(135(107))))))
			(line__1756(_arch 112 0 1756(_assignment(_trgt(135(108))))))
			(line__1757(_arch 113 0 1757(_assignment(_trgt(135(109))))))
			(line__1758(_arch 114 0 1758(_assignment(_trgt(135(110))))))
			(line__1759(_arch 115 0 1759(_assignment(_trgt(135(111))))))
			(line__1760(_arch 116 0 1760(_assignment(_trgt(135(112))))))
			(line__1761(_arch 117 0 1761(_assignment(_trgt(135(113))))))
			(line__1762(_arch 118 0 1762(_assignment(_trgt(135(114))))))
			(line__1763(_arch 119 0 1763(_assignment(_trgt(135(115))))))
			(line__1764(_arch 120 0 1764(_assignment(_trgt(135(116))))))
			(line__1765(_arch 121 0 1765(_assignment(_trgt(135(117))))))
			(line__1766(_arch 122 0 1766(_assignment(_trgt(135(118))))))
			(line__1767(_arch 123 0 1767(_assignment(_trgt(135(119))))))
			(line__1768(_arch 124 0 1768(_assignment(_trgt(135(120))))))
			(line__1769(_arch 125 0 1769(_assignment(_trgt(135(121))))))
			(line__1770(_arch 126 0 1770(_assignment(_trgt(135(122))))))
			(line__1771(_arch 127 0 1771(_assignment(_trgt(135(123))))))
			(line__1772(_arch 128 0 1772(_assignment(_trgt(135(124))))))
			(line__1773(_arch 129 0 1773(_assignment(_trgt(135(125))))))
			(line__1774(_arch 130 0 1774(_assignment(_trgt(135(126))))))
			(line__1775(_arch 131 0 1775(_assignment(_trgt(135(127))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(1 unit_t)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(std(standard)))
	(_model . rtl 132 -1)
)
V 000056 55 2715          1588282558204 TB_ARCHITECTURE
(_unit VHDL(spu_lite_tb 0 13(tb_architecture 0 16))
	(_version ve4)
	(_time 1588282558205 2020.04.30 17:35:58)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code 0303000400555216530440595b0407050606550407)
	(_ent
		(_time 1587941285225)
	)
	(_comp
		(spu_lite
			(_object
				(_port(_int clk -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 91(_comp spu_lite)
		(_port
			((clk)(clk))
		)
		(_use(_ent . spu_lite)
		)
	)
	(_object
		(_sig(_int clk -1 0 24(_arch(_uni)(_event))))
		(_sig(_int end_sim -2 0 28(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 0 30(_array -1((_to i 0 i 127)))))
		(_type(_int regs_t 0 30(_array 0((_to i 0 i 127)))))
		(_sig(_alias <<UUT.Registers.registers>> 1 0 31(_int(-1))))
		(_sig(_alias registers 1 0 31(_arch(2()))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 33(_array -1((_to i 0 i 7)))))
		(_type(_int LS_t 0 33(_array 2((_to i 0 i 262143)))))
		(_sig(_alias <<UUT.LSU.LS>> 3 0 34(_int(-1))))
		(_sig(_alias LS 3 0 34(_arch(4()))))
		(_sig(_alias <<UUT.a_stop>> -1 0 36(_int(-1))))
		(_sig(_alias a_stop -1 0 36(_arch(6()))))
		(_sig(_alias b_stop -1 0 37(_arch(6()))))
		(_sig(_alias <<UUT.A_cache_hit_q>> -1 0 38(_int(-1))))
		(_sig(_alias A_cache_hit_q -1 0 38(_arch(9()))))
		(_sig(_alias <<UUT.B_cache_hit_q>> -1 0 39(_int(-1))))
		(_sig(_alias B_cache_hit_q -1 0 39(_arch(11()))))
		(_sig(_alias <<UUT.PCWr>> -1 0 40(_int(-1))))
		(_sig(_alias PCWr -1 0 40(_arch(13()))))
		(_sig(_alias <<UUT.PCWr_BRU>> -1 0 41(_int(-1))))
		(_sig(_alias PCWr_BRU -1 0 41(_arch(15()))))
		(_file(_int text_var -3 0 55(_prcs 1)))
		(_var(_int line_var -4 0 56(_prcs 1)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0))(_read(0)(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(1))(_sens(0)(7)(8)(10)(12)(14)(16))(_mon)(_read(3)(5)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
	(_static
		(1600611698 1886221668 1954051118)
		(1683977068 779119989 7633012)
		(32)
		(1953719636 1836008224 1952803952 658789)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000041 55 426 0 testbench_for_spu_lite
(_configuration VHDL (testbench_for_spu_lite 0 100 (spu_lite_tb))
	(_version ve4)
	(_time 1588282558224 2020.04.30 17:35:58)
	(_source(\../src/TestBench/spu_lite_TB.vhd\))
	(_parameters tan)
	(_code 1212161515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . spu_lite rtl
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(spu_lite_pkg)))
)
I 000044 55 71335         1602205430584 rtl
(_unit VHDL(spu_lite 0 9(rtl 1 37))
	(_version ve4)
	(_time 1602205430585 2020.10.08 21:03:50)
	(_source(\../src/spu_lite.vhd\(\../compile/spu_lite.vhd\)))
	(_parameters tan)
	(_code 3533343130636420633533662c6e603330323632353230)
	(_ent
		(_time 1587941272351)
	)
	(_comp
		(dff
			(_object
				(_port(_int clk -1 1 471(_ent (_in))))
				(_port(_int d -1 1 472(_ent (_in))))
				(_port(_int q -1 1 473(_ent (_out((i 2))))))
			)
		)
		(branch_unit
			(_object
				(_port(_int op_sel 3 1 66(_ent (_in))))
				(_port(_int A 4 1 67(_ent (_in))))
				(_port(_int T 4 1 68(_ent (_in))))
				(_port(_int Imm 5 1 69(_ent (_in))))
				(_port(_int PC 6 1 70(_ent (_in))))
				(_port(_int Result 6 1 71(_ent (_out))))
				(_port(_int PCWr -1 1 72(_ent (_out))))
			)
		)
		(branch_reg
			(_object
				(_port(_int clk -1 1 57(_ent (_in))))
				(_port(_int PC_d 2 1 58(_ent (_in))))
				(_port(_int PCWr_d -1 1 59(_ent (_in))))
				(_port(_int PC_q 2 1 60(_ent (_out((_others(i 2)))))))
				(_port(_int PCWr_q -1 1 61(_ent (_out((i 2))))))
			)
		)
		(byte_unit
			(_object
				(_port(_int op_sel 7 1 77(_ent (_in))))
				(_port(_int A 8 1 78(_ent (_in))))
				(_port(_int B 8 1 79(_ent (_in))))
				(_port(_int Result 8 1 80(_ent (_out))))
			)
		)
		(result_mux
			(_object
				(_gen(_int G_UNIT -2 1 423(_ent)))
				(_gen(_int G_LATENCY -3 1 424(_ent)))
				(_port(_int Unit_sel 52 1 427(_ent (_in))))
				(_port(_int Latency 52 1 428(_ent (_in))))
				(_port(_int Result0 53 1 429(_ent (_in))))
				(_port(_int Result1 53 1 430(_ent (_in))))
				(_port(_int Result 53 1 431(_ent (_out))))
			)
		)
		(result_reg
			(_object
				(_port(_int clk -1 1 436(_ent (_in))))
				(_port(_int d 54 1 437(_ent (_in))))
				(_port(_int q 54 1 438(_ent (_out((_others(i 2)))))))
			)
		)
		(branch_prediction_unit
			(_object
				(_port(_int clk -1 1 43(_ent (_in))))
				(_port(_int PC_if 0 1 44(_ent (_in))))
				(_port(_int PC_BRU 0 1 45(_ent (_in))))
				(_port(_int PCWr_BRU -1 1 46(_ent (_in))))
				(_port(_int op_BRU_rf 1 1 47(_ent (_in))))
				(_port(_int op_BRU_a 1 1 48(_ent (_in))))
				(_port(_int mispredict -1 1 49(_ent (_out))))
				(_port(_int PC_br 0 1 50(_ent (_out))))
				(_port(_int PC_o 0 1 51(_ent (_out))))
				(_port(_int PCWr -1 1 52(_ent (_out))))
			)
		)
		(decode_reg
			(_object
				(_port(_int clk -1 1 85(_ent (_in))))
				(_port(_int gate_n -1 1 86(_ent (_in))))
				(_port(_int stall_A -1 1 87(_ent (_in))))
				(_port(_int stall_B -1 1 88(_ent (_in))))
				(_port(_int instruction_A_d 9 1 89(_ent (_in))))
				(_port(_int instruction_B_d 9 1 90(_ent (_in))))
				(_port(_int instruction_A_q 9 1 91(_ent (_out))))
				(_port(_int instruction_B_q 9 1 92(_ent (_out))))
			)
		)
		(decode_unit
			(_object
				(_port(_int instruction 10 1 97(_ent (_in))))
				(_port(_int RegWr -1 1 98(_ent (_out))))
				(_port(_int RegDst 11 1 99(_ent (_out))))
				(_port(_int Latency 12 1 100(_ent (_out))))
				(_port(_int Unit 12 1 101(_ent (_out))))
				(_port(_int Imm 13 1 102(_ent (_out))))
				(_port(_int op_SFU1 14 1 103(_ent (_out))))
				(_port(_int op_SFU2 12 1 104(_ent (_out))))
				(_port(_int op_SPU 15 1 105(_ent (_out))))
				(_port(_int op_BU 16 1 106(_ent (_out))))
				(_port(_int op_BRU 12 1 107(_ent (_out))))
				(_port(_int op_LSU 12 1 108(_ent (_out))))
				(_port(_int op_PU 16 1 109(_ent (_out))))
				(_port(_int RA 11 1 110(_ent (_out))))
				(_port(_int RA_rd -1 1 111(_ent (_out))))
				(_port(_int RB 11 1 112(_ent (_out))))
				(_port(_int RB_rd -1 1 113(_ent (_out))))
				(_port(_int RC 11 1 114(_ent (_out))))
				(_port(_int RC_rd -1 1 115(_ent (_out))))
				(_port(_int stop -1 1 116(_ent (_out))))
			)
		)
		(even_rf_reg
			(_object
				(_port(_int clk -1 1 121(_ent (_in))))
				(_port(_int gate_n -1 1 122(_ent (_in))))
				(_port(_int Unit_d 17 1 123(_ent (_in))))
				(_port(_int Latency_d 17 1 124(_ent (_in))))
				(_port(_int RegDst_d 18 1 125(_ent (_in))))
				(_port(_int RegWr_d -1 1 126(_ent (_in))))
				(_port(_int op_SFU1_d 19 1 127(_ent (_in))))
				(_port(_int op_SFU2_d 17 1 128(_ent (_in))))
				(_port(_int op_SPU_d 20 1 129(_ent (_in))))
				(_port(_int op_BU_d 21 1 130(_ent (_in))))
				(_port(_int Imm_d 22 1 131(_ent (_in))))
				(_port(_int RA_d 18 1 132(_ent (_in))))
				(_port(_int RB_d 18 1 133(_ent (_in))))
				(_port(_int RC_d 18 1 134(_ent (_in))))
				(_port(_int Unit_q 17 1 135(_ent (_out))))
				(_port(_int Latency_q 17 1 136(_ent (_out))))
				(_port(_int RegDst_q 18 1 137(_ent (_out))))
				(_port(_int RegWr_q -1 1 138(_ent (_out))))
				(_port(_int op_SFU1_q 19 1 139(_ent (_out))))
				(_port(_int op_SFU2_q 17 1 140(_ent (_out))))
				(_port(_int op_SPU_q 20 1 141(_ent (_out))))
				(_port(_int op_BU_q 21 1 142(_ent (_out))))
				(_port(_int Imm_q 22 1 143(_ent (_out))))
				(_port(_int RA_q 18 1 144(_ent (_out))))
				(_port(_int RB_q 18 1 145(_ent (_out))))
				(_port(_int RC_q 18 1 146(_ent (_out))))
			)
		)
		(pipe_reg
			(_object
				(_port(_int clk -1 1 375(_ent (_in))))
				(_port(_int Result_d 46 1 376(_ent (_in))))
				(_port(_int Unit_d 47 1 377(_ent (_in))))
				(_port(_int Latency_d 47 1 378(_ent (_in))))
				(_port(_int RegDst_d 48 1 379(_ent (_in))))
				(_port(_int RegWr_d -1 1 380(_ent (_in))))
				(_port(_int Result_q 46 1 381(_ent (_out((_others(i 2)))))))
				(_port(_int Unit_q 47 1 382(_ent (_out((_others(i 2)))))))
				(_port(_int Latency_q 47 1 383(_ent (_out((_others(i 2)))))))
				(_port(_int RegDst_q 48 1 384(_ent (_out((_others(i 2)))))))
				(_port(_int RegWr_q -1 1 385(_ent (_out((i 2))))))
			)
		)
		(forwarding_unit
			(_object
				(_port(_int RA 23 1 151(_ent (_in))))
				(_port(_int RB 23 1 152(_ent (_in))))
				(_port(_int RC 23 1 153(_ent (_in))))
				(_port(_int RD 23 1 154(_ent (_in))))
				(_port(_int RE 23 1 155(_ent (_in))))
				(_port(_int RF 23 1 156(_ent (_in))))
				(_port(_int A_reg 24 1 157(_ent (_in))))
				(_port(_int B_reg 24 1 158(_ent (_in))))
				(_port(_int C_reg 24 1 159(_ent (_in))))
				(_port(_int D_reg 24 1 160(_ent (_in))))
				(_port(_int E_reg 24 1 161(_ent (_in))))
				(_port(_int F_reg 24 1 162(_ent (_in))))
				(_port(_int even2_RegDst 23 1 163(_ent (_in))))
				(_port(_int even2_RegWr -1 1 164(_ent (_in))))
				(_port(_int even2_Result 24 1 165(_ent (_in))))
				(_port(_int even3_RegDst 23 1 166(_ent (_in))))
				(_port(_int even3_RegWr -1 1 167(_ent (_in))))
				(_port(_int even3_Result 24 1 168(_ent (_in))))
				(_port(_int even4_RegDst 23 1 169(_ent (_in))))
				(_port(_int even4_RegWr -1 1 170(_ent (_in))))
				(_port(_int even4_Result 24 1 171(_ent (_in))))
				(_port(_int even5_RegDst 23 1 172(_ent (_in))))
				(_port(_int even5_RegWr -1 1 173(_ent (_in))))
				(_port(_int even5_Result 24 1 174(_ent (_in))))
				(_port(_int even6_RegDst 23 1 175(_ent (_in))))
				(_port(_int even6_RegWr -1 1 176(_ent (_in))))
				(_port(_int even6_Result 24 1 177(_ent (_in))))
				(_port(_int even7_RegDst 23 1 178(_ent (_in))))
				(_port(_int even7_RegWr -1 1 179(_ent (_in))))
				(_port(_int even7_Result 24 1 180(_ent (_in))))
				(_port(_int evenWB_RegDst 23 1 181(_ent (_in))))
				(_port(_int evenWB_RegWr -1 1 182(_ent (_in))))
				(_port(_int evenWB_Result 24 1 183(_ent (_in))))
				(_port(_int odd4_RegDst 23 1 184(_ent (_in))))
				(_port(_int odd4_RegWr -1 1 185(_ent (_in))))
				(_port(_int odd4_Result 24 1 186(_ent (_in))))
				(_port(_int odd5_RegDst 23 1 187(_ent (_in))))
				(_port(_int odd5_RegWr -1 1 188(_ent (_in))))
				(_port(_int odd5_Result 24 1 189(_ent (_in))))
				(_port(_int odd6_RegDst 23 1 190(_ent (_in))))
				(_port(_int odd6_RegWr -1 1 191(_ent (_in))))
				(_port(_int odd6_Result 24 1 192(_ent (_in))))
				(_port(_int odd7_RegDst 23 1 193(_ent (_in))))
				(_port(_int odd7_RegWr -1 1 194(_ent (_in))))
				(_port(_int odd7_Result 24 1 195(_ent (_in))))
				(_port(_int oddWB_RegDst 23 1 196(_ent (_in))))
				(_port(_int oddWB_RegWr -1 1 197(_ent (_in))))
				(_port(_int oddWB_Result 24 1 198(_ent (_in))))
				(_port(_int A 24 1 199(_ent (_out))))
				(_port(_int B 24 1 200(_ent (_out))))
				(_port(_int C 24 1 201(_ent (_out))))
				(_port(_int D 24 1 202(_ent (_out))))
				(_port(_int E 24 1 203(_ent (_out))))
				(_port(_int F 24 1 204(_ent (_out))))
			)
		)
		(instruction_cache
			(_object
				(_port(_int clk -1 1 209(_ent (_in))))
				(_port(_int PC 25 1 210(_ent (_in))))
				(_port(_int A_instruction 25 1 211(_ent (_out))))
				(_port(_int A_hit -1 1 212(_ent (_out))))
				(_port(_int B_instruction 25 1 213(_ent (_out))))
				(_port(_int B_hit -1 1 214(_ent (_out))))
				(_port(_int mem_addr 25 1 215(_ent (_out((_others(i 2)))))))
				(_port(_int mem_data 26 1 216(_ent (_in))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 27 1 221(_ent (_in))))
				(_port(_int data 28 1 222(_ent (_out))))
			)
		)
		(issue_control_unit
			(_object
				(_port(_int a_RegWr -1 1 227(_ent (_in))))
				(_port(_int a_RegDst 29 1 228(_ent (_in))))
				(_port(_int a_Latency 30 1 229(_ent (_in))))
				(_port(_int a_Unit 30 1 230(_ent (_in))))
				(_port(_int a_Imm 31 1 231(_ent (_in))))
				(_port(_int a_op_SFU1 32 1 232(_ent (_in))))
				(_port(_int a_op_SFU2 30 1 233(_ent (_in))))
				(_port(_int a_op_SPU 33 1 234(_ent (_in))))
				(_port(_int a_op_BU 34 1 235(_ent (_in))))
				(_port(_int a_op_BRU 30 1 236(_ent (_in))))
				(_port(_int a_op_LSU 30 1 237(_ent (_in))))
				(_port(_int a_op_PU 34 1 238(_ent (_in))))
				(_port(_int a_RA 29 1 239(_ent (_in))))
				(_port(_int a_RA_rd -1 1 240(_ent (_in))))
				(_port(_int a_RB 29 1 241(_ent (_in))))
				(_port(_int a_RB_rd -1 1 242(_ent (_in))))
				(_port(_int a_RC 29 1 243(_ent (_in))))
				(_port(_int a_RC_rd -1 1 244(_ent (_in))))
				(_port(_int a_stop -1 1 245(_ent (_in))))
				(_port(_int b_RegWr -1 1 246(_ent (_in))))
				(_port(_int b_RegDst 29 1 247(_ent (_in))))
				(_port(_int b_Latency 30 1 248(_ent (_in))))
				(_port(_int b_Unit 30 1 249(_ent (_in))))
				(_port(_int b_Imm 31 1 250(_ent (_in))))
				(_port(_int b_op_SFU1 32 1 251(_ent (_in))))
				(_port(_int b_op_SFU2 30 1 252(_ent (_in))))
				(_port(_int b_op_SPU 33 1 253(_ent (_in))))
				(_port(_int b_op_BU 34 1 254(_ent (_in))))
				(_port(_int b_op_BRU 30 1 255(_ent (_in))))
				(_port(_int b_op_LSU 30 1 256(_ent (_in))))
				(_port(_int b_op_PU 34 1 257(_ent (_in))))
				(_port(_int b_RA 29 1 258(_ent (_in))))
				(_port(_int b_RA_rd -1 1 259(_ent (_in))))
				(_port(_int b_RB 29 1 260(_ent (_in))))
				(_port(_int b_RB_rd -1 1 261(_ent (_in))))
				(_port(_int b_RC 29 1 262(_ent (_in))))
				(_port(_int b_RC_rd -1 1 263(_ent (_in))))
				(_port(_int b_stop -1 1 264(_ent (_in))))
				(_port(_int even5_RegDst 29 1 265(_ent (_in))))
				(_port(_int even5_RegWr -1 1 266(_ent (_in))))
				(_port(_int even5_Latency 30 1 267(_ent (_in))))
				(_port(_int even0_RegDst 29 1 268(_ent (_in))))
				(_port(_int even0_RegWr -1 1 269(_ent (_in))))
				(_port(_int even0_Latency 30 1 270(_ent (_in))))
				(_port(_int even1_RegDst 29 1 271(_ent (_in))))
				(_port(_int even1_RegWr -1 1 272(_ent (_in))))
				(_port(_int even1_Latency 30 1 273(_ent (_in))))
				(_port(_int even2_RegDst 29 1 274(_ent (_in))))
				(_port(_int even2_RegWr -1 1 275(_ent (_in))))
				(_port(_int even2_Latency 30 1 276(_ent (_in))))
				(_port(_int even3_RegDst 29 1 277(_ent (_in))))
				(_port(_int even3_RegWr -1 1 278(_ent (_in))))
				(_port(_int even3_Latency 30 1 279(_ent (_in))))
				(_port(_int even4_RegDst 29 1 280(_ent (_in))))
				(_port(_int even4_RegWr -1 1 281(_ent (_in))))
				(_port(_int even4_Latency 30 1 282(_ent (_in))))
				(_port(_int odd4_RegDst 29 1 283(_ent (_in))))
				(_port(_int odd4_RegWr -1 1 284(_ent (_in))))
				(_port(_int odd4_Latency 30 1 285(_ent (_in))))
				(_port(_int odd0_RegDst 29 1 286(_ent (_in))))
				(_port(_int odd0_RegWr -1 1 287(_ent (_in))))
				(_port(_int odd0_Latency 30 1 288(_ent (_in))))
				(_port(_int odd1_RegDst 29 1 289(_ent (_in))))
				(_port(_int odd1_RegWr -1 1 290(_ent (_in))))
				(_port(_int odd1_Latency 30 1 291(_ent (_in))))
				(_port(_int odd2_RegDst 29 1 292(_ent (_in))))
				(_port(_int odd2_RegWr -1 1 293(_ent (_in))))
				(_port(_int odd2_Latency 30 1 294(_ent (_in))))
				(_port(_int odd3_RegDst 29 1 295(_ent (_in))))
				(_port(_int odd3_RegWr -1 1 296(_ent (_in))))
				(_port(_int odd3_Latency 30 1 297(_ent (_in))))
				(_port(_int even_RegWr -1 1 298(_ent (_out))))
				(_port(_int even_RegDst 29 1 299(_ent (_out))))
				(_port(_int even_Latency 30 1 300(_ent (_out))))
				(_port(_int even_Unit 30 1 301(_ent (_out))))
				(_port(_int even_Imm 31 1 302(_ent (_out))))
				(_port(_int op_SFU1 32 1 303(_ent (_out))))
				(_port(_int op_SFU2 30 1 304(_ent (_out))))
				(_port(_int op_SPU 33 1 305(_ent (_out))))
				(_port(_int op_BU 34 1 306(_ent (_out))))
				(_port(_int RA 29 1 307(_ent (_out))))
				(_port(_int RB 29 1 308(_ent (_out))))
				(_port(_int RC 29 1 309(_ent (_out))))
				(_port(_int odd_RegWr -1 1 310(_ent (_out))))
				(_port(_int odd_RegDst 29 1 311(_ent (_out))))
				(_port(_int odd_Latency 30 1 312(_ent (_out))))
				(_port(_int odd_Unit 30 1 313(_ent (_out))))
				(_port(_int odd_Imm 35 1 314(_ent (_out))))
				(_port(_int op_BRU 30 1 315(_ent (_out))))
				(_port(_int op_LSU 30 1 316(_ent (_out))))
				(_port(_int op_PU 34 1 317(_ent (_out))))
				(_port(_int RD 29 1 318(_ent (_out))))
				(_port(_int RE 29 1 319(_ent (_out))))
				(_port(_int RF 29 1 320(_ent (_out))))
				(_port(_int a_fetch -1 1 321(_ent (_out))))
				(_port(_int b_fetch -1 1 322(_ent (_out))))
			)
		)
		(local_store_unit
			(_object
				(_port(_int clk -1 1 327(_ent (_in))))
				(_port(_int op_sel 36 1 328(_ent (_in))))
				(_port(_int A 37 1 329(_ent (_in))))
				(_port(_int B 37 1 330(_ent (_in))))
				(_port(_int T 37 1 331(_ent (_in))))
				(_port(_int Imm 38 1 332(_ent (_in))))
				(_port(_int Result 37 1 333(_ent (_out))))
			)
		)
		(odd_rf_reg
			(_object
				(_port(_int clk -1 1 338(_ent (_in))))
				(_port(_int gate_n -1 1 339(_ent (_in))))
				(_port(_int Unit_d 39 1 340(_ent (_in))))
				(_port(_int Latency_d 39 1 341(_ent (_in))))
				(_port(_int RegDst_d 40 1 342(_ent (_in))))
				(_port(_int RegWr_d -1 1 343(_ent (_in))))
				(_port(_int op_LSU_d 39 1 344(_ent (_in))))
				(_port(_int op_PU_d 41 1 345(_ent (_in))))
				(_port(_int op_BRU_d 39 1 346(_ent (_in))))
				(_port(_int PC_d 42 1 347(_ent (_in))))
				(_port(_int Imm_d 43 1 348(_ent (_in))))
				(_port(_int RD_d 40 1 349(_ent (_in))))
				(_port(_int RE_d 40 1 350(_ent (_in))))
				(_port(_int RF_d 40 1 351(_ent (_in))))
				(_port(_int Unit_q 39 1 352(_ent (_out))))
				(_port(_int Latency_q 39 1 353(_ent (_out))))
				(_port(_int RegDst_q 40 1 354(_ent (_out))))
				(_port(_int RegWr_q -1 1 355(_ent (_out))))
				(_port(_int op_LSU_q 39 1 356(_ent (_out))))
				(_port(_int op_PU_q 41 1 357(_ent (_out))))
				(_port(_int op_BRU_q 39 1 358(_ent (_out))))
				(_port(_int PC_q 42 1 359(_ent (_out))))
				(_port(_int Imm_q 43 1 360(_ent (_out))))
				(_port(_int RD_q 40 1 361(_ent (_out))))
				(_port(_int RE_q 40 1 362(_ent (_out))))
				(_port(_int RF_q 40 1 363(_ent (_out))))
			)
		)
		(program_counter
			(_object
				(_port(_int clk -1 1 390(_ent (_in))))
				(_port(_int PC_i 49 1 391(_ent (_in))))
				(_port(_int PCWr -1 1 392(_ent (_in))))
				(_port(_int PC_o 49 1 393(_ent (_out))))
				(_port(_int en -1 1 394(_ent (_in))))
				(_port(_int inc2 -1 1 395(_ent (_in))))
			)
		)
		(permute_unit
			(_object
				(_port(_int op_sel 44 1 368(_ent (_in))))
				(_port(_int A 45 1 369(_ent (_in))))
				(_port(_int Result 45 1 370(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int clk -1 1 400(_ent (_in))))
				(_port(_int A_rd_addr 50 1 401(_ent (_in))))
				(_port(_int A_rd_data 51 1 402(_ent (_out((_others(i 2)))))))
				(_port(_int B_rd_addr 50 1 403(_ent (_in))))
				(_port(_int B_rd_data 51 1 404(_ent (_out((_others(i 2)))))))
				(_port(_int C_rd_addr 50 1 405(_ent (_in))))
				(_port(_int C_rd_data 51 1 406(_ent (_out((_others(i 2)))))))
				(_port(_int D_rd_addr 50 1 407(_ent (_in))))
				(_port(_int D_rd_data 51 1 408(_ent (_out((_others(i 2)))))))
				(_port(_int E_rd_addr 50 1 409(_ent (_in))))
				(_port(_int E_rd_data 51 1 410(_ent (_out((_others(i 2)))))))
				(_port(_int F_rd_addr 50 1 411(_ent (_in))))
				(_port(_int F_rd_data 51 1 412(_ent (_out((_others(i 2)))))))
				(_port(_int A_wr_en -1 1 413(_ent (_in))))
				(_port(_int A_wr_addr 50 1 414(_ent (_in))))
				(_port(_int A_wr_data 51 1 415(_ent (_in))))
				(_port(_int B_wr_en -1 1 416(_ent (_in))))
				(_port(_int B_wr_addr 50 1 417(_ent (_in))))
				(_port(_int B_wr_data 51 1 418(_ent (_in))))
			)
		)
		(simple_fixed_unit1
			(_object
				(_port(_int op_sel 55 1 443(_ent (_in))))
				(_port(_int A 56 1 444(_ent (_in))))
				(_port(_int B 56 1 445(_ent (_in))))
				(_port(_int Imm 57 1 446(_ent (_in))))
				(_port(_int Result 56 1 447(_ent (_out))))
			)
		)
		(simple_fixed_unit2
			(_object
				(_port(_int op_sel 58 1 452(_ent (_in))))
				(_port(_int A 59 1 453(_ent (_in))))
				(_port(_int B 59 1 454(_ent (_in))))
				(_port(_int Imm 60 1 455(_ent (_in))))
				(_port(_int Result 59 1 456(_ent (_out))))
			)
		)
		(single_precision_unit
			(_object
				(_port(_int op_sel 61 1 461(_ent (_in))))
				(_port(_int A 62 1 462(_ent (_in))))
				(_port(_int B 62 1 463(_ent (_in))))
				(_port(_int C 62 1 464(_ent (_in))))
				(_port(_int Imm 63 1 465(_ent (_in))))
				(_port(_int Result 62 1 466(_ent (_out))))
			)
		)
	)
	(_inst A_miss_ff 1 728(_comp dff)
		(_port
			((clk)(clk))
			((d)(A_cache_hit))
			((q)(A_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst BRU 1 735(_comp branch_unit)
		(_port
			((op_sel)(op_BRU))
			((A)(D))
			((T)(F))
			((Imm)(odd_Imm))
			((PC)(PC_fw))
			((Result)(PC_BRU))
			((PCWr)(PCWr_BRU))
		)
		(_use(_ent . branch_unit)
		)
	)
	(_inst BRU_pipe1 1 746(_comp branch_reg)
		(_port
			((clk)(clk))
			((PC_d)(PC_BRU))
			((PCWr_d)(PCWr_BRU))
			((PC_q)(PC_BRU1))
			((PCWr_q)(PCWr1))
		)
		(_use(_ent . branch_reg)
		)
	)
	(_inst BU 1 755(_comp byte_unit)
		(_port
			((op_sel)(op_BU))
			((A)(A))
			((B)(B))
			((Result)(BU_Result))
		)
		(_use(_ent . byte_unit)
		)
	)
	(_inst BU_MUX 1 763(_comp result_mux)
		(_gen
			((G_UNIT)((i 3)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Unit_sel)(even3_Unit))
			((Latency)(even3_Latency))
			((Result0)(even3_Result_MUX1))
			((Result1)(BU_Result3))
			((Result)(even3_Result_MUX2))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 3)))
				((G_LATENCY)((i 4)))
			)
		)
	)
	(_inst BU_pipe1 1 776(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result))
			((q)(BU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe2 1 783(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result1))
			((q)(BU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe3 1 790(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result2))
			((q)(BU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst B_miss_ff 1 797(_comp dff)
		(_port
			((clk)(clk))
			((d)(B_cache_hit))
			((q)(B_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst Branch_prediction 1 804(_comp branch_prediction_unit)
		(_port
			((clk)(clk))
			((PC_if)(PC_if))
			((PC_BRU)(PC_BRU1))
			((PCWr_BRU)(PCWr1))
			((op_BRU_rf)(op_BRU_rf))
			((op_BRU_a)(a_op_BRU))
			((mispredict)(branch_mispredict))
			((PC_br)(PC_rf))
			((PC_o)(PC_d))
			((PCWr)(PCWr))
		)
		(_use(_ent . branch_prediction_unit)
		)
	)
	(_inst Decode 1 818(_comp decode_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((stall_A)(A_cache_hit_n))
			((stall_B)(stall_B))
			((instruction_A_d)(instruction_A_if))
			((instruction_B_d)(instruction_B_if))
			((instruction_A_q)(instruction_A_dec))
			((instruction_B_q)(instruction_B_dec))
		)
		(_use(_ent . decode_reg)
		)
	)
	(_inst Decode_A 1 830(_comp decode_unit)
		(_port
			((instruction)(instruction_A_dec))
			((RegWr)(a_RegWr))
			((RegDst)(a_RegDst))
			((Latency)(a_Latency))
			((Unit)(a_Unit))
			((Imm)(a_Imm))
			((op_SFU1)(a_op_SFU1))
			((op_SFU2)(a_op_SFU2))
			((op_SPU)(a_op_SPU))
			((op_BU)(a_op_BU))
			((op_BRU)(a_op_BRU))
			((op_LSU)(a_op_LSU))
			((op_PU)(a_op_PU))
			((RA)(a_RA))
			((RA_rd)(a_RA_rd))
			((RB)(a_RB))
			((RB_rd)(a_RB_rd))
			((RC)(a_RC))
			((RC_rd)(a_RC_rd))
			((stop)(a_stop))
		)
		(_use(_ent . decode_unit)
		)
	)
	(_inst Decode_B 1 854(_comp decode_unit)
		(_port
			((instruction)(instruction_B_dec))
			((RegWr)(b_RegWr))
			((RegDst)(b_RegDst))
			((Latency)(b_Latency))
			((Unit)(b_Unit))
			((Imm)(b_Imm))
			((op_SFU1)(b_op_SFU1))
			((op_SFU2)(b_op_SFU2))
			((op_SPU)(b_op_SPU))
			((op_BU)(b_op_BU))
			((op_BRU)(b_op_BRU))
			((op_LSU)(b_op_LSU))
			((op_PU)(b_op_PU))
			((RA)(b_RA))
			((RA_rd)(b_RA_rd))
			((RB)(b_RB))
			((RB_rd)(b_RB_rd))
			((RC)(b_RC))
			((RC_rd)(b_RC_rd))
			((stop)(b_stop))
		)
		(_use(_ent . decode_unit)
		)
	)
	(_inst Even_RF 1 878(_comp even_rf_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((Unit_d)(even_Unit_rf))
			((Latency_d)(even_Latency_rf))
			((RegDst_d)(even_RegDst_rf))
			((RegWr_d)(even_RegWr_rf))
			((op_SFU1_d)(op_SFU1_rf))
			((op_SFU2_d)(op_SFU2_rf))
			((op_SPU_d)(op_SPU_rf))
			((op_BU_d)(op_BU_rf))
			((Imm_d)(even_Imm_rf))
			((RA_d)(RA_rf))
			((RB_d)(RB_rf))
			((RC_d)(RC_rf))
			((Unit_q)(even0_Unit))
			((Latency_q)(even0_Latency))
			((RegDst_q)(even0_RegDst))
			((RegWr_q)(even0_RegWr))
			((op_SFU1_q)(op_SFU1))
			((op_SFU2_q)(op_SFU2))
			((op_SPU_q)(op_SPU))
			((op_BU_q)(op_BU))
			((Imm_q)(even_Imm))
			((RA_q)(RA_fw))
			((RB_q)(RB_fw))
			((RC_q)(RC_fw))
		)
		(_use(_ent . even_rf_reg)
		)
	)
	(_inst Even_WB 1 908(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even7_Result_MUX))
			((Unit_d)(even7_Unit))
			((Latency_d)(even7_Latency))
			((RegDst_d)(even7_RegDst))
			((RegWr_d)(even7_RegWr))
			((Result_q)(evenWB_Result))
			((Unit_q)(evenWB_Unit))
			((Latency_q)(evenWB_Latency))
			((RegDst_q)(evenWB_RegDst))
			((RegWr_q)(evenWB_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe1 1 923(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(GND_128))
			((Unit_d)(even0_Unit))
			((Latency_d)(even0_Latency))
			((RegDst_d)(even0_RegDst))
			((RegWr_d)(even0_RegWr))
			((Result_q)(even1_Result))
			((Unit_q)(even1_Unit))
			((Latency_q)(even1_Latency))
			((RegDst_q)(even1_RegDst))
			((RegWr_q)(even1_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe2 1 938(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even1_Result))
			((Unit_d)(even1_Unit))
			((Latency_d)(even1_Latency))
			((RegDst_d)(even1_RegDst))
			((RegWr_d)(even1_RegWr))
			((Result_q)(even2_Result))
			((Unit_q)(even2_Unit))
			((Latency_q)(even2_Latency))
			((RegDst_q)(even2_RegDst))
			((RegWr_q)(even2_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe3 1 953(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even2_Result_MUX))
			((Unit_d)(even2_Unit))
			((Latency_d)(even2_Latency))
			((RegDst_d)(even2_RegDst))
			((RegWr_d)(even2_RegWr))
			((Result_q)(even3_Result))
			((Unit_q)(even3_Unit))
			((Latency_q)(even3_Latency))
			((RegDst_q)(even3_RegDst))
			((RegWr_q)(even3_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe4 1 968(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even3_Result_MUX2))
			((Unit_d)(even3_Unit))
			((Latency_d)(even3_Latency))
			((RegDst_d)(even3_RegDst))
			((RegWr_d)(even3_RegWr))
			((Result_q)(even4_Result))
			((Unit_q)(even4_Unit))
			((Latency_q)(even4_Latency))
			((RegDst_q)(even4_RegDst))
			((RegWr_q)(even4_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe5 1 983(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even4_Result))
			((Unit_d)(even4_Unit))
			((Latency_d)(even4_Latency))
			((RegDst_d)(even4_RegDst))
			((RegWr_d)(even4_RegWr))
			((Result_q)(even5_Result))
			((Unit_q)(even5_Unit))
			((Latency_q)(even5_Latency))
			((RegDst_q)(even5_RegDst))
			((RegWr_q)(even5_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe6 1 998(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even5_Result))
			((Unit_d)(even5_Unit))
			((Latency_d)(even5_Latency))
			((RegDst_d)(even5_RegDst))
			((RegWr_d)(even5_RegWr))
			((Result_q)(even6_Result))
			((Unit_q)(even6_Unit))
			((Latency_q)(even6_Latency))
			((RegDst_q)(even6_RegDst))
			((RegWr_q)(even6_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe7 1 1013(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even6_Result_MUX))
			((Unit_d)(even6_Unit))
			((Latency_d)(even6_Latency))
			((RegDst_d)(even6_RegDst))
			((RegWr_d)(even6_RegWr))
			((Result_q)(even7_Result))
			((Unit_q)(even7_Unit))
			((Latency_q)(even7_Latency))
			((RegDst_q)(even7_RegDst))
			((RegWr_q)(even7_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst FWD_Unit 1 1028(_comp forwarding_unit)
		(_port
			((RA)(RA_fw))
			((RB)(RB_fw))
			((RC)(RC_fw))
			((RD)(RD_fw))
			((RE)(RE_fw))
			((RF)(RF_fw))
			((A_reg)(A_reg))
			((B_reg)(B_reg))
			((C_reg)(C_reg))
			((D_reg)(D_reg))
			((E_reg)(E_reg))
			((F_reg)(F_reg))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Result)(even2_Result_MUX))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Result)(even3_Result))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Result)(even4_Result))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Result)(even5_Result))
			((even6_RegDst)(even6_RegDst))
			((even6_RegWr)(even6_RegWr))
			((even6_Result)(even6_Result_MUX))
			((even7_RegDst)(even7_RegDst))
			((even7_RegWr)(even7_RegWr))
			((even7_Result)(even7_Result_MUX))
			((evenWB_RegDst)(evenWB_RegDst))
			((evenWB_RegWr)(evenWB_RegWr))
			((evenWB_Result)(evenWB_Result))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Result)(odd4_Result))
			((odd5_RegDst)(odd5_RegDst))
			((odd5_RegWr)(odd5_RegWr))
			((odd5_Result)(odd5_Result))
			((odd6_RegDst)(odd6_RegDst))
			((odd6_RegWr)(odd6_RegWr))
			((odd6_Result)(odd6_Result_MUX))
			((odd7_RegDst)(odd7_RegDst))
			((odd7_RegWr)(odd7_RegWr))
			((odd7_Result)(odd7_Result))
			((oddWB_RegDst)(oddWB_RegDst))
			((oddWB_RegWr)(oddWB_RegWr))
			((oddWB_Result)(oddWB_Result))
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
		)
		(_use(_ent . forwarding_unit)
		)
	)
	(_inst I_cache 1 1086(_comp instruction_cache)
		(_port
			((clk)(clk))
			((PC)(PC_if))
			((A_instruction)(instruction_A_if))
			((A_hit)(A_cache_hit))
			((B_instruction)(instruction_B_if))
			((B_hit)(B_cache_hit))
			((mem_addr)(instruction_mem_addr))
			((mem_data)(instruction_mem_data))
		)
		(_use(_ent . instruction_cache)
		)
	)
	(_inst Instruction_mem 1 1098(_comp instruction_memory)
		(_port
			((addr)(instruction_mem_addr))
			((data)(instruction_mem_data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst Issue_control 1 1104(_comp issue_control_unit)
		(_port
			((a_RegWr)(a_RegWr))
			((a_RegDst)(a_RegDst))
			((a_Latency)(a_Latency))
			((a_Unit)(a_Unit))
			((a_Imm)(a_Imm))
			((a_op_SFU1)(a_op_SFU1))
			((a_op_SFU2)(a_op_SFU2))
			((a_op_SPU)(a_op_SPU))
			((a_op_BU)(a_op_BU))
			((a_op_BRU)(a_op_BRU))
			((a_op_LSU)(a_op_LSU))
			((a_op_PU)(a_op_PU))
			((a_RA)(a_RA))
			((a_RA_rd)(a_RA_rd))
			((a_RB)(a_RB))
			((a_RB_rd)(a_RB_rd))
			((a_RC)(a_RC))
			((a_RC_rd)(a_RC_rd))
			((a_stop)(a_stop))
			((b_RegWr)(b_RegWr))
			((b_RegDst)(b_RegDst))
			((b_Latency)(b_Latency))
			((b_Unit)(b_Unit))
			((b_Imm)(b_Imm))
			((b_op_SFU1)(b_op_SFU1))
			((b_op_SFU2)(b_op_SFU2))
			((b_op_SPU)(b_op_SPU))
			((b_op_BU)(b_op_BU))
			((b_op_BRU)(b_op_BRU))
			((b_op_LSU)(b_op_LSU))
			((b_op_PU)(b_op_PU))
			((b_RA)(b_RA))
			((b_RA_rd)(b_RA_rd))
			((b_RB)(b_RB))
			((b_RB_rd)(b_RB_rd))
			((b_RC)(b_RC))
			((b_RC_rd)(b_RC_rd))
			((b_stop)(b_stop))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Latency)(even5_Latency))
			((even0_RegDst)(even0_RegDst))
			((even0_RegWr)(even0_RegWr))
			((even0_Latency)(even0_Latency))
			((even1_RegDst)(even1_RegDst))
			((even1_RegWr)(even1_RegWr))
			((even1_Latency)(even1_Latency))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Latency)(even2_Latency))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Latency)(even3_Latency))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Latency)(even4_Latency))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Latency)(odd4_Latency))
			((odd0_RegDst)(odd0_RegDst))
			((odd0_RegWr)(odd0_RegWr))
			((odd0_Latency)(odd0_Latency))
			((odd1_RegDst)(odd1_RegDst))
			((odd1_RegWr)(odd1_RegWr))
			((odd1_Latency)(odd1_Latency))
			((odd2_RegDst)(odd2_RegDst))
			((odd2_RegWr)(odd2_RegWr))
			((odd2_Latency)(odd2_Latency))
			((odd3_RegDst)(odd3_RegDst))
			((odd3_RegWr)(odd3_RegWr))
			((odd3_Latency)(odd3_Latency))
			((even_RegWr)(even_RegWr_rf))
			((even_RegDst)(even_RegDst_rf))
			((even_Latency)(even_Latency_rf))
			((even_Unit)(even_Unit_rf))
			((even_Imm)(even_Imm_rf))
			((op_SFU1)(op_SFU1_rf))
			((op_SFU2)(op_SFU2_rf))
			((op_SPU)(op_SPU_rf))
			((op_BU)(op_BU_rf))
			((RA)(RA_rf))
			((RB)(RB_rf))
			((RC)(RC_rf))
			((odd_RegWr)(odd_RegWr_rf))
			((odd_RegDst)(odd_RegDst_rf))
			((odd_Latency)(odd_Latency_rf))
			((odd_Unit)(odd_Unit_rf))
			((odd_Imm)(odd_Imm_rf))
			((op_BRU)(op_BRU_rf))
			((op_LSU)(op_LSU_rf))
			((op_PU)(op_PU_rf))
			((RD)(RD_rf))
			((RE)(RE_rf))
			((RF)(RF_rf))
			((a_fetch)(a_fetch))
			((b_fetch)(b_fetch))
		)
		(_use(_ent . issue_control_unit)
			(_port
				((a_RegWr)(a_RegWr))
				((a_RegDst)(a_RegDst))
				((a_Latency)(a_Latency))
				((a_Unit)(a_Unit))
				((a_Imm)(a_Imm))
				((a_op_SFU1)(a_op_SFU1))
				((a_op_SFU2)(a_op_SFU2))
				((a_op_SPU)(a_op_SPU))
				((a_op_BU)(a_op_BU))
				((a_op_BRU)(a_op_BRU))
				((a_op_LSU)(a_op_LSU))
				((a_op_PU)(a_op_PU))
				((a_RA)(a_RA))
				((a_RA_rd)(a_RA_rd))
				((a_RB)(a_RB))
				((a_RB_rd)(a_RB_rd))
				((a_RC)(a_RC))
				((a_RC_rd)(a_RC_rd))
				((a_stop)(a_stop))
				((a_fetch)(a_fetch))
				((b_RegWr)(b_RegWr))
				((b_RegDst)(b_RegDst))
				((b_Latency)(b_Latency))
				((b_Unit)(b_Unit))
				((b_Imm)(b_Imm))
				((b_op_SFU1)(b_op_SFU1))
				((b_op_SFU2)(b_op_SFU2))
				((b_op_SPU)(b_op_SPU))
				((b_op_BU)(b_op_BU))
				((b_op_BRU)(b_op_BRU))
				((b_op_LSU)(b_op_LSU))
				((b_op_PU)(b_op_PU))
				((b_RA)(b_RA))
				((b_RA_rd)(b_RA_rd))
				((b_RB)(b_RB))
				((b_RB_rd)(b_RB_rd))
				((b_RC)(b_RC))
				((b_RC_rd)(b_RC_rd))
				((b_stop)(b_stop))
				((b_fetch)(b_fetch))
				((even0_RegDst)(even0_RegDst))
				((even0_RegWr)(even0_RegWr))
				((even0_Latency)(even0_Latency))
				((even1_RegDst)(even1_RegDst))
				((even1_RegWr)(even1_RegWr))
				((even1_Latency)(even1_Latency))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Latency)(even2_Latency))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Latency)(even3_Latency))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Latency)(even4_Latency))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Latency)(even5_Latency))
				((odd0_RegDst)(odd0_RegDst))
				((odd0_RegWr)(odd0_RegWr))
				((odd0_Latency)(odd0_Latency))
				((odd1_RegDst)(odd1_RegDst))
				((odd1_RegWr)(odd1_RegWr))
				((odd1_Latency)(odd1_Latency))
				((odd2_RegDst)(odd2_RegDst))
				((odd2_RegWr)(odd2_RegWr))
				((odd2_Latency)(odd2_Latency))
				((odd3_RegDst)(odd3_RegDst))
				((odd3_RegWr)(odd3_RegWr))
				((odd3_Latency)(odd3_Latency))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Latency)(odd4_Latency))
				((even_RegWr)(even_RegWr))
				((even_RegDst)(even_RegDst))
				((even_Latency)(even_Latency))
				((even_Unit)(even_Unit))
				((even_Imm)(even_Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((odd_RegWr)(odd_RegWr))
				((odd_RegDst)(odd_RegDst))
				((odd_Latency)(odd_Latency))
				((odd_Unit)(odd_Unit))
				((odd_Imm)(odd_Imm))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
			)
		)
	)
	(_inst LSU 1 1204(_comp local_store_unit)
		(_port
			((clk)(clk))
			((op_sel)(op_LSU))
			((A)(D))
			((B)(E))
			((T)(F))
			((Imm)(odd_Imm))
			((Result)(LSU_Result))
		)
		(_use(_ent . local_store_unit)
		)
	)
	(_inst LSU_MUX 1 1215(_comp result_mux)
		(_gen
			((G_UNIT)((i 6)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Unit_sel)(odd6_Unit))
			((Latency)(odd6_Latency))
			((Result0)(odd6_Result))
			((Result1)(LSU_Result6))
			((Result)(odd6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 6)))
				((G_LATENCY)((i 6)))
			)
		)
	)
	(_inst LSU_pipe1 1 1228(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result))
			((q)(LSU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe2 1 1235(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result1))
			((q)(LSU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe3 1 1242(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result2))
			((q)(LSU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe4 1 1249(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result3))
			((q)(LSU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe5 1 1256(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result4))
			((q)(LSU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe6 1 1263(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result5))
			((q)(LSU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Odd_RF 1 1270(_comp odd_rf_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((Unit_d)(odd_Unit_rf))
			((Latency_d)(odd_Latency_rf))
			((RegDst_d)(odd_RegDst_rf))
			((RegWr_d)(odd_RegWr_rf))
			((op_LSU_d)(op_LSU_rf))
			((op_PU_d)(op_PU_rf))
			((op_BRU_d)(op_BRU_rf))
			((PC_d)(PC_rf))
			((Imm_d)(odd_Imm_rf))
			((RD_d)(RD_rf))
			((RE_d)(RE_rf))
			((RF_d)(RF_rf))
			((Unit_q)(odd0_Unit))
			((Latency_q)(odd0_Latency))
			((RegDst_q)(odd0_RegDst))
			((RegWr_q)(odd0_RegWr))
			((op_LSU_q)(op_LSU))
			((op_PU_q)(op_PU))
			((op_BRU_q)(op_BRU))
			((PC_q)(PC_fw))
			((Imm_q)(odd_Imm))
			((RD_q)(RD_fw))
			((RE_q)(RE_fw))
			((RF_q)(RF_fw))
		)
		(_use(_ent . odd_rf_reg)
		)
	)
	(_inst Odd_WB 1 1300(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd7_Result))
			((Unit_d)(odd7_Unit))
			((Latency_d)(odd7_Latency))
			((RegDst_d)(odd7_RegDst))
			((RegWr_d)(odd7_RegWr))
			((Result_q)(oddWB_Result))
			((Unit_q)(oddWB_Unit))
			((Latency_q)(oddWB_Latency))
			((RegDst_q)(oddWB_RegDst))
			((RegWr_q)(oddWB_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe1 1 1315(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(GND_128))
			((Unit_d)(odd0_Unit))
			((Latency_d)(odd0_Latency))
			((RegDst_d)(odd0_RegDst))
			((RegWr_d)(odd0_RegWr))
			((Result_q)(odd1_Result))
			((Unit_q)(odd1_Unit))
			((Latency_q)(odd1_Latency))
			((RegDst_q)(odd1_RegDst))
			((RegWr_q)(odd1_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe2 1 1330(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd1_Result))
			((Unit_d)(odd1_Unit))
			((Latency_d)(odd1_Latency))
			((RegDst_d)(odd1_RegDst))
			((RegWr_d)(odd1_RegWr))
			((Result_q)(odd2_Result))
			((Unit_q)(odd2_Unit))
			((Latency_q)(odd2_Latency))
			((RegDst_q)(odd2_RegDst))
			((RegWr_q)(odd2_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe3 1 1345(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd2_Result))
			((Unit_d)(odd2_Unit))
			((Latency_d)(odd2_Latency))
			((RegDst_d)(odd2_RegDst))
			((RegWr_d)(odd2_RegWr))
			((Result_q)(odd3_Result))
			((Unit_q)(odd3_Unit))
			((Latency_q)(odd3_Latency))
			((RegDst_q)(odd3_RegDst))
			((RegWr_q)(odd3_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe4 1 1360(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd3_Result_MUX))
			((Unit_d)(odd3_Unit))
			((Latency_d)(odd3_Latency))
			((RegDst_d)(odd3_RegDst))
			((RegWr_d)(odd3_RegWr))
			((Result_q)(odd4_Result))
			((Unit_q)(odd4_Unit))
			((Latency_q)(odd4_Latency))
			((RegDst_q)(odd4_RegDst))
			((RegWr_q)(odd4_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe5 1 1375(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd4_Result))
			((Unit_d)(odd4_Unit))
			((Latency_d)(odd4_Latency))
			((RegDst_d)(odd4_RegDst))
			((RegWr_d)(odd4_RegWr))
			((Result_q)(odd5_Result))
			((Unit_q)(odd5_Unit))
			((Latency_q)(odd5_Latency))
			((RegDst_q)(odd5_RegDst))
			((RegWr_q)(odd5_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe6 1 1390(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd5_Result))
			((Unit_d)(odd5_Unit))
			((Latency_d)(odd5_Latency))
			((RegDst_d)(odd5_RegDst))
			((RegWr_d)(odd5_RegWr))
			((Result_q)(odd6_Result))
			((Unit_q)(odd6_Unit))
			((Latency_q)(odd6_Latency))
			((RegDst_q)(odd6_RegDst))
			((RegWr_q)(odd6_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe7 1 1405(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd6_Result_MUX))
			((Unit_d)(odd6_Unit))
			((Latency_d)(odd6_Latency))
			((RegDst_d)(odd6_RegDst))
			((RegWr_d)(odd6_RegWr))
			((Result_q)(odd7_Result))
			((Unit_q)(odd7_Unit))
			((Latency_q)(odd7_Latency))
			((RegDst_q)(odd7_RegDst))
			((RegWr_q)(odd7_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst PC 1 1420(_comp program_counter)
		(_port
			((clk)(clk))
			((PC_i)(PC_d))
			((PCWr)(PCWr))
			((PC_o)(PC_if))
			((en)(PC_en))
			((inc2)(PC_inc2))
		)
		(_use(_ent . program_counter)
			(_port
				((clk)(clk))
				((en)(en))
				((inc2)(inc2))
				((PC_i)(PC_i))
				((PCWr)(PCWr))
				((PC_o)(PC_o))
			)
		)
	)
	(_inst PU 1 1430(_comp permute_unit)
		(_port
			((op_sel)(op_PU))
			((A)(D))
			((Result)(PU_Result))
		)
		(_use(_ent . permute_unit)
		)
	)
	(_inst PU_MUX 1 1437(_comp result_mux)
		(_gen
			((G_UNIT)((i 4)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Unit_sel)(odd3_Unit))
			((Latency)(odd3_Latency))
			((Result0)(odd3_Result))
			((Result1)(PU_Result3))
			((Result)(odd3_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 4)))
				((G_LATENCY)((i 4)))
			)
		)
	)
	(_inst PU_pipe1 1 1450(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result))
			((q)(PU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe2 1 1457(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result1))
			((q)(PU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe3 1 1464(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result2))
			((q)(PU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Registers 1 1471(_comp register_file)
		(_port
			((clk)(clk))
			((A_rd_addr)(RA_rf))
			((A_rd_data)(A_reg))
			((B_rd_addr)(RB_rf))
			((B_rd_data)(B_reg))
			((C_rd_addr)(RC_rf))
			((C_rd_data)(C_reg))
			((D_rd_addr)(RD_rf))
			((D_rd_data)(D_reg))
			((E_rd_addr)(RE_rf))
			((E_rd_data)(E_reg))
			((F_rd_addr)(RF_rf))
			((F_rd_data)(F_reg))
			((A_wr_en)(evenWB_RegWr))
			((A_wr_addr)(evenWB_RegDst))
			((A_wr_data)(evenWB_Result))
			((B_wr_en)(oddWB_RegWr))
			((B_wr_addr)(oddWB_RegDst))
			((B_wr_data)(oddWB_Result))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst SFU1 1 1494(_comp simple_fixed_unit1)
		(_port
			((op_sel)(op_SFU1))
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((Result)(SFU1_Result))
		)
		(_use(_ent . simple_fixed_unit1)
		)
	)
	(_inst SFU1_MUX 1 1503(_comp result_mux)
		(_gen
			((G_UNIT)((i 0)))
			((G_LATENCY)((i 2)))
		)
		(_port
			((Unit_sel)(even2_Unit))
			((Latency)(even2_Latency))
			((Result0)(even2_Result))
			((Result1)(SFU1_Result2))
			((Result)(even2_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 0)))
				((G_LATENCY)((i 2)))
			)
		)
	)
	(_inst SFU1_pipe1 1 1516(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result))
			((q)(SFU1_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU1_pipe2 1 1523(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result1))
			((q)(SFU1_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2 1 1530(_comp simple_fixed_unit2)
		(_port
			((op_sel)(op_SFU2))
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((Result)(SFU2_Result))
		)
		(_use(_ent . simple_fixed_unit2)
		)
	)
	(_inst SFU2_MUX 1 1539(_comp result_mux)
		(_gen
			((G_UNIT)((i 1)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Unit_sel)(even3_Unit))
			((Latency)(even3_Latency))
			((Result0)(even3_Result))
			((Result1)(SFU_Result3))
			((Result)(even3_Result_MUX1))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 1)))
				((G_LATENCY)((i 4)))
			)
		)
	)
	(_inst SFU2_pipe1 1 1552(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result))
			((q)(SFU2_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe2 1 1559(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result1))
			((q)(SFU2_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe3 1 1566(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result2))
			((q)(SFU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU 1 1573(_comp single_precision_unit)
		(_port
			((op_sel)(op_SPU))
			((A)(A))
			((B)(B))
			((C)(C))
			((Imm)(even_Imm))
			((Result)(SPU_Result))
		)
		(_use(_ent . single_precision_unit)
		)
	)
	(_inst SPU_MUX1 1 1583(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Unit_sel)(even6_Unit))
			((Latency)(even6_Latency))
			((Result0)(even6_Result))
			((Result1)(SPU_Result6))
			((Result)(even6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 6)))
			)
		)
	)
	(_inst SPU_MUX2 1 1596(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 7)))
		)
		(_port
			((Unit_sel)(even7_Unit))
			((Latency)(even7_Latency))
			((Result0)(even7_Result))
			((Result1)(SPU_Result7))
			((Result)(even7_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 7)))
			)
		)
	)
	(_inst SPU_pipe1 1 1609(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result))
			((q)(SPU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe2 1 1616(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result1))
			((q)(SPU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe3 1 1623(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result2))
			((q)(SPU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe4 1 1630(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result3))
			((q)(SPU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe5 1 1637(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result4))
			((q)(SPU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe6 1 1644(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result5))
			((q)(SPU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe7 1 1651(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result6))
			((q)(SPU_Result7))
		)
		(_use(_ent . result_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 1 44(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 1 47(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~132 1 58(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~134 1 66(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 1 67(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 1 69(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~136 1 70(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 1 77(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~138 1 78(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1310 1 89(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1312 1 97(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 99(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1314 1 100(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 1 102(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 1 103(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 1 105(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1316 1 106(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1318 1 123(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1320 1 125(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1322 1 127(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1324 1 129(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1326 1 130(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1328 1 131(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1330 1 151(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1332 1 157(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1334 1 210(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 1 216(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1336 1 221(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~1338 1 222(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1340 1 228(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1342 1 229(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1344 1 231(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1346 1 232(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1348 1 234(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1350 1 235(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1352 1 314(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1354 1 328(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1356 1 329(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1358 1 332(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1360 1 340(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1362 1 342(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1364 1 345(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1366 1 347(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1368 1 348(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1370 1 368(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1372 1 369(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1374 1 376(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1376 1 377(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1378 1 379(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1380 1 391(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1382 1 401(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1384 1 402(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1386 1 427(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1388 1 429(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1390 1 437(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1392 1 443(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1394 1 444(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1396 1 446(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1398 1 452(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13100 1 453(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13102 1 455(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13104 1 461(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13106 1 462(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13108 1 465(_array -1((_to i 0 i 17)))))
		(_cnst(_int GND_CONSTANT -1 1 478(_arch((i 2)))))
		(_sig(_int A_cache_hit -1 1 482(_arch(_uni))))
		(_sig(_int A_cache_hit_n -1 1 483(_arch(_uni))))
		(_sig(_int A_cache_hit_q -1 1 484(_arch(_uni))))
		(_sig(_int a_fetch -1 1 485(_arch(_uni))))
		(_sig(_int a_RA_rd -1 1 486(_arch(_uni))))
		(_sig(_int a_RB_rd -1 1 487(_arch(_uni))))
		(_sig(_int a_RC_rd -1 1 488(_arch(_uni))))
		(_sig(_int a_RegWr -1 1 489(_arch(_uni))))
		(_sig(_int a_stop -1 1 490(_arch(_uni))))
		(_sig(_int branch_mispredict -1 1 491(_arch(_uni))))
		(_sig(_int B_cache_hit -1 1 492(_arch(_uni))))
		(_sig(_int B_cache_hit_q -1 1 493(_arch(_uni))))
		(_sig(_int b_fetch -1 1 494(_arch(_uni))))
		(_sig(_int b_RA_rd -1 1 495(_arch(_uni))))
		(_sig(_int b_RB_rd -1 1 496(_arch(_uni))))
		(_sig(_int b_RC_rd -1 1 497(_arch(_uni))))
		(_sig(_int b_RegWr -1 1 498(_arch(_uni))))
		(_sig(_int b_stop -1 1 499(_arch(_uni))))
		(_sig(_int even0_RegWr -1 1 500(_arch(_uni))))
		(_sig(_int even1_RegWr -1 1 501(_arch(_uni))))
		(_sig(_int even2_RegWr -1 1 502(_arch(_uni))))
		(_sig(_int even3_RegWr -1 1 503(_arch(_uni))))
		(_sig(_int even4_RegWr -1 1 504(_arch(_uni))))
		(_sig(_int even5_RegWr -1 1 505(_arch(_uni))))
		(_sig(_int even6_RegWr -1 1 506(_arch(_uni))))
		(_sig(_int even7_RegWr -1 1 507(_arch(_uni))))
		(_sig(_int evenWB_RegWr -1 1 508(_arch(_uni))))
		(_sig(_int even_RegWr_rf -1 1 509(_arch(_uni))))
		(_sig(_int GND -1 1 510(_int(_uni))))
		(_sig(_int odd0_RegWr -1 1 511(_arch(_uni))))
		(_sig(_int odd1_RegWr -1 1 512(_arch(_uni))))
		(_sig(_int odd2_RegWr -1 1 513(_arch(_uni))))
		(_sig(_int odd3_RegWr -1 1 514(_arch(_uni))))
		(_sig(_int odd4_RegWr -1 1 515(_arch(_uni))))
		(_sig(_int odd5_RegWr -1 1 516(_arch(_uni))))
		(_sig(_int odd6_RegWr -1 1 517(_arch(_uni))))
		(_sig(_int odd7_RegWr -1 1 518(_arch(_uni))))
		(_sig(_int oddWB_RegWr -1 1 519(_arch(_uni))))
		(_sig(_int odd_RegWr_rf -1 1 520(_arch(_uni))))
		(_sig(_int PCWr -1 1 521(_arch(_uni))))
		(_sig(_int PCWr1 -1 1 522(_arch(_uni))))
		(_sig(_int PCWr_BRU -1 1 523(_arch(_uni))))
		(_sig(_int PC_en -1 1 524(_arch(_uni))))
		(_sig(_int PC_inc2 -1 1 525(_arch(_uni))))
		(_sig(_int stall_B -1 1 526(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13110 1 527(_array -1((_to i 0 i 127)))))
		(_sig(_int A 64 1 527(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13112 1 528(_array -1((_to i 0 i 17)))))
		(_sig(_int a_Imm 65 1 528(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13114 1 529(_array -1((_to i 0 i 2)))))
		(_sig(_int a_Latency 66 1 529(_arch(_uni))))
		(_sig(_int a_op_BRU 66 1 530(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13116 1 531(_array -1((_to i 0 i 1)))))
		(_sig(_int a_op_BU 67 1 531(_arch(_uni))))
		(_sig(_int a_op_LSU 66 1 532(_arch(_uni))))
		(_sig(_int a_op_PU 67 1 533(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13118 1 534(_array -1((_to i 0 i 4)))))
		(_sig(_int a_op_SFU1 68 1 534(_arch(_uni))))
		(_sig(_int a_op_SFU2 66 1 535(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13120 1 536(_array -1((_to i 0 i 3)))))
		(_sig(_int a_op_SPU 69 1 536(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13122 1 537(_array -1((_to i 0 i 6)))))
		(_sig(_int a_RA 70 1 537(_arch(_uni))))
		(_sig(_int a_RB 70 1 538(_arch(_uni))))
		(_sig(_int a_RC 70 1 539(_arch(_uni))))
		(_sig(_int A_reg 64 1 540(_arch(_uni))))
		(_sig(_int a_RegDst 70 1 541(_arch(_uni))))
		(_sig(_int a_Unit 66 1 542(_arch(_uni))))
		(_sig(_int B 64 1 543(_arch(_uni))))
		(_sig(_int BU_Result 64 1 544(_arch(_uni))))
		(_sig(_int BU_Result1 64 1 545(_arch(_uni))))
		(_sig(_int BU_Result2 64 1 546(_arch(_uni))))
		(_sig(_int BU_Result3 64 1 547(_arch(_uni))))
		(_sig(_int b_Imm 65 1 548(_arch(_uni))))
		(_sig(_int b_Latency 66 1 549(_arch(_uni))))
		(_sig(_int b_op_BRU 66 1 550(_arch(_uni))))
		(_sig(_int b_op_BU 67 1 551(_arch(_uni))))
		(_sig(_int b_op_LSU 66 1 552(_arch(_uni))))
		(_sig(_int b_op_PU 67 1 553(_arch(_uni))))
		(_sig(_int b_op_SFU1 68 1 554(_arch(_uni))))
		(_sig(_int b_op_SFU2 66 1 555(_arch(_uni))))
		(_sig(_int b_op_SPU 69 1 556(_arch(_uni))))
		(_sig(_int b_RA 70 1 557(_arch(_uni))))
		(_sig(_int b_RB 70 1 558(_arch(_uni))))
		(_sig(_int b_RC 70 1 559(_arch(_uni))))
		(_sig(_int B_reg 64 1 560(_arch(_uni))))
		(_sig(_int b_RegDst 70 1 561(_arch(_uni))))
		(_sig(_int b_Unit 66 1 562(_arch(_uni))))
		(_sig(_int C 64 1 563(_arch(_uni))))
		(_sig(_int C_reg 64 1 564(_arch(_uni))))
		(_sig(_int D 64 1 565(_arch(_uni))))
		(_sig(_int D_reg 64 1 566(_arch(_uni))))
		(_sig(_int E 64 1 567(_arch(_uni))))
		(_sig(_int even0_Latency 66 1 568(_arch(_uni))))
		(_sig(_int even0_RegDst 70 1 569(_arch(_uni))))
		(_sig(_int even0_Unit 66 1 570(_arch(_uni))))
		(_sig(_int even1_Latency 66 1 571(_arch(_uni))))
		(_sig(_int even1_RegDst 70 1 572(_arch(_uni))))
		(_sig(_int even1_Result 64 1 573(_arch(_uni))))
		(_sig(_int even1_Unit 66 1 574(_arch(_uni))))
		(_sig(_int even2_Latency 66 1 575(_arch(_uni))))
		(_sig(_int even2_RegDst 70 1 576(_arch(_uni))))
		(_sig(_int even2_Result 64 1 577(_arch(_uni))))
		(_sig(_int even2_Result_MUX 64 1 578(_arch(_uni))))
		(_sig(_int even2_Unit 66 1 579(_arch(_uni))))
		(_sig(_int even3_Latency 66 1 580(_arch(_uni))))
		(_sig(_int even3_RegDst 70 1 581(_arch(_uni))))
		(_sig(_int even3_Result 64 1 582(_arch(_uni))))
		(_sig(_int even3_Result_MUX1 64 1 583(_arch(_uni))))
		(_sig(_int even3_Result_MUX2 64 1 584(_arch(_uni))))
		(_sig(_int even3_Unit 66 1 585(_arch(_uni))))
		(_sig(_int even4_Latency 66 1 586(_arch(_uni))))
		(_sig(_int even4_RegDst 70 1 587(_arch(_uni))))
		(_sig(_int even4_Result 64 1 588(_arch(_uni))))
		(_sig(_int even4_Unit 66 1 589(_arch(_uni))))
		(_sig(_int even5_Latency 66 1 590(_arch(_uni))))
		(_sig(_int even5_RegDst 70 1 591(_arch(_uni))))
		(_sig(_int even5_Result 64 1 592(_arch(_uni))))
		(_sig(_int even5_Unit 66 1 593(_arch(_uni))))
		(_sig(_int even6_Latency 66 1 594(_arch(_uni))))
		(_sig(_int even6_RegDst 70 1 595(_arch(_uni))))
		(_sig(_int even6_Result 64 1 596(_arch(_uni))))
		(_sig(_int even6_Result_MUX 64 1 597(_arch(_uni))))
		(_sig(_int even6_Unit 66 1 598(_arch(_uni))))
		(_sig(_int even7_Latency 66 1 599(_arch(_uni))))
		(_sig(_int even7_RegDst 70 1 600(_arch(_uni))))
		(_sig(_int even7_Result 64 1 601(_arch(_uni))))
		(_sig(_int even7_Result_MUX 64 1 602(_arch(_uni))))
		(_sig(_int even7_Unit 66 1 603(_arch(_uni))))
		(_sig(_int evenWB_Latency 66 1 604(_arch(_uni))))
		(_sig(_int evenWB_RegDst 70 1 605(_arch(_uni))))
		(_sig(_int evenWB_Result 64 1 606(_arch(_uni))))
		(_sig(_int evenWB_Unit 66 1 607(_arch(_uni))))
		(_sig(_int even_Imm 65 1 608(_arch(_uni))))
		(_sig(_int even_Imm_rf 65 1 609(_arch(_uni))))
		(_sig(_int even_Latency_rf 66 1 610(_arch(_uni))))
		(_sig(_int even_RegDst_rf 70 1 611(_arch(_uni))))
		(_sig(_int even_Unit_rf 66 1 612(_arch(_uni))))
		(_sig(_int E_reg 64 1 613(_arch(_uni))))
		(_sig(_int F 64 1 614(_arch(_uni))))
		(_sig(_int F_reg 64 1 615(_arch(_uni))))
		(_sig(_int GND_128 64 1 616(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13124 1 617(_array -1((_to i 0 i 31)))))
		(_sig(_int instruction_A_dec 71 1 617(_arch(_uni))))
		(_sig(_int instruction_A_if 71 1 618(_arch(_uni))))
		(_sig(_int instruction_B_dec 71 1 619(_arch(_uni))))
		(_sig(_int instruction_B_if 71 1 620(_arch(_uni))))
		(_sig(_int instruction_mem_addr 71 1 621(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13126 1 622(_array -1((_to i 0 i 7)))))
		(_sig(_int instruction_mem_data 72 1 622(_arch(_uni))))
		(_sig(_int LSU_Result 64 1 623(_arch(_uni))))
		(_sig(_int LSU_Result1 64 1 624(_arch(_uni))))
		(_sig(_int LSU_Result2 64 1 625(_arch(_uni))))
		(_sig(_int LSU_Result3 64 1 626(_arch(_uni))))
		(_sig(_int LSU_Result4 64 1 627(_arch(_uni))))
		(_sig(_int LSU_Result5 64 1 628(_arch(_uni))))
		(_sig(_int LSU_Result6 64 1 629(_arch(_uni))))
		(_sig(_int odd0_Latency 66 1 630(_arch(_uni))))
		(_sig(_int odd0_RegDst 70 1 631(_arch(_uni))))
		(_sig(_int odd0_Unit 66 1 632(_arch(_uni))))
		(_sig(_int odd1_Latency 66 1 633(_arch(_uni))))
		(_sig(_int odd1_RegDst 70 1 634(_arch(_uni))))
		(_sig(_int odd1_Result 64 1 635(_arch(_uni))))
		(_sig(_int odd1_Unit 66 1 636(_arch(_uni))))
		(_sig(_int odd2_Latency 66 1 637(_arch(_uni))))
		(_sig(_int odd2_RegDst 70 1 638(_arch(_uni))))
		(_sig(_int odd2_Result 64 1 639(_arch(_uni))))
		(_sig(_int odd2_Unit 66 1 640(_arch(_uni))))
		(_sig(_int odd3_Latency 66 1 641(_arch(_uni))))
		(_sig(_int odd3_RegDst 70 1 642(_arch(_uni))))
		(_sig(_int odd3_Result 64 1 643(_arch(_uni))))
		(_sig(_int odd3_Result_MUX 64 1 644(_arch(_uni))))
		(_sig(_int odd3_Unit 66 1 645(_arch(_uni))))
		(_sig(_int odd4_Latency 66 1 646(_arch(_uni))))
		(_sig(_int odd4_RegDst 70 1 647(_arch(_uni))))
		(_sig(_int odd4_Result 64 1 648(_arch(_uni))))
		(_sig(_int odd4_Unit 66 1 649(_arch(_uni))))
		(_sig(_int odd5_Latency 66 1 650(_arch(_uni))))
		(_sig(_int odd5_RegDst 70 1 651(_arch(_uni))))
		(_sig(_int odd5_Result 64 1 652(_arch(_uni))))
		(_sig(_int odd5_Unit 66 1 653(_arch(_uni))))
		(_sig(_int odd6_Latency 66 1 654(_arch(_uni))))
		(_sig(_int odd6_RegDst 70 1 655(_arch(_uni))))
		(_sig(_int odd6_Result 64 1 656(_arch(_uni))))
		(_sig(_int odd6_Result_MUX 64 1 657(_arch(_uni))))
		(_sig(_int odd6_Unit 66 1 658(_arch(_uni))))
		(_sig(_int odd7_Latency 66 1 659(_arch(_uni))))
		(_sig(_int odd7_RegDst 70 1 660(_arch(_uni))))
		(_sig(_int odd7_Result 64 1 661(_arch(_uni))))
		(_sig(_int odd7_Unit 66 1 662(_arch(_uni))))
		(_sig(_int oddWB_Latency 66 1 663(_arch(_uni))))
		(_sig(_int oddWB_RegDst 70 1 664(_arch(_uni))))
		(_sig(_int oddWB_Result 64 1 665(_arch(_uni))))
		(_sig(_int oddWB_Unit 66 1 666(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13128 1 667(_array -1((_to i 0 i 15)))))
		(_sig(_int odd_Imm 73 1 667(_arch(_uni))))
		(_sig(_int odd_Imm_rf 73 1 668(_arch(_uni))))
		(_sig(_int odd_Latency_rf 66 1 669(_arch(_uni))))
		(_sig(_int odd_RegDst_rf 70 1 670(_arch(_uni))))
		(_sig(_int odd_Unit_rf 66 1 671(_arch(_uni))))
		(_sig(_int op_BRU 66 1 672(_arch(_uni))))
		(_sig(_int op_BRU_rf 66 1 673(_arch(_uni))))
		(_sig(_int op_BU 67 1 674(_arch(_uni))))
		(_sig(_int op_BU_rf 67 1 675(_arch(_uni))))
		(_sig(_int op_LSU 66 1 676(_arch(_uni))))
		(_sig(_int op_LSU_rf 66 1 677(_arch(_uni))))
		(_sig(_int op_PU 67 1 678(_arch(_uni))))
		(_sig(_int op_PU_rf 67 1 679(_arch(_uni))))
		(_sig(_int op_SFU1 68 1 680(_arch(_uni))))
		(_sig(_int op_SFU1_rf 68 1 681(_arch(_uni))))
		(_sig(_int op_SFU2 66 1 682(_arch(_uni))))
		(_sig(_int op_SFU2_rf 66 1 683(_arch(_uni))))
		(_sig(_int op_SPU 69 1 684(_arch(_uni))))
		(_sig(_int op_SPU_rf 69 1 685(_arch(_uni))))
		(_sig(_int PC_BRU 71 1 686(_arch(_uni))))
		(_sig(_int PC_BRU1 71 1 687(_arch(_uni))))
		(_sig(_int PC_d 71 1 688(_arch(_uni))))
		(_sig(_int PC_fw 71 1 689(_arch(_uni))))
		(_sig(_int PC_if 71 1 690(_arch(_uni))))
		(_sig(_int PC_rf 71 1 691(_arch(_uni))))
		(_sig(_int PU_Result 64 1 692(_arch(_uni))))
		(_sig(_int PU_Result1 64 1 693(_arch(_uni))))
		(_sig(_int PU_Result2 64 1 694(_arch(_uni))))
		(_sig(_int PU_Result3 64 1 695(_arch(_uni))))
		(_sig(_int RA_fw 70 1 696(_arch(_uni))))
		(_sig(_int RA_rf 70 1 697(_arch(_uni))))
		(_sig(_int RB_fw 70 1 698(_arch(_uni))))
		(_sig(_int RB_rf 70 1 699(_arch(_uni))))
		(_sig(_int RC_fw 70 1 700(_arch(_uni))))
		(_sig(_int RC_rf 70 1 701(_arch(_uni))))
		(_sig(_int RD_fw 70 1 702(_arch(_uni))))
		(_sig(_int RD_rf 70 1 703(_arch(_uni))))
		(_sig(_int RE_fw 70 1 704(_arch(_uni))))
		(_sig(_int RE_rf 70 1 705(_arch(_uni))))
		(_sig(_int RF_fw 70 1 706(_arch(_uni))))
		(_sig(_int RF_rf 70 1 707(_arch(_uni))))
		(_sig(_int SFU1_Result 64 1 708(_arch(_uni))))
		(_sig(_int SFU1_Result1 64 1 709(_arch(_uni))))
		(_sig(_int SFU1_Result2 64 1 710(_arch(_uni))))
		(_sig(_int SFU2_Result 64 1 711(_arch(_uni))))
		(_sig(_int SFU2_Result1 64 1 712(_arch(_uni))))
		(_sig(_int SFU2_Result2 64 1 713(_arch(_uni))))
		(_sig(_int SFU_Result3 64 1 714(_arch(_uni))))
		(_sig(_int SPU_Result 64 1 715(_arch(_uni))))
		(_sig(_int SPU_Result1 64 1 716(_arch(_uni))))
		(_sig(_int SPU_Result2 64 1 717(_arch(_uni))))
		(_sig(_int SPU_Result3 64 1 718(_arch(_uni))))
		(_sig(_int SPU_Result4 64 1 719(_arch(_uni))))
		(_sig(_int SPU_Result5 64 1 720(_arch(_uni))))
		(_sig(_int SPU_Result6 64 1 721(_arch(_uni))))
		(_sig(_int SPU_Result7 64 1 722(_arch(_uni))))
		(_prcs
			(line__1658(_arch 0 1 1658(_assignment(_trgt(45))(_sens(2)(11)))))
			(line__1660(_arch 1 1 1660(_assignment(_trgt(43))(_sens(3)(4)))))
			(line__1662(_arch 2 1 1662(_assignment(_trgt(44))(_sens(12)(13)))))
			(line__1664(_arch 3 1 1664(_assignment(_trgt(2))(_sens(1)))))
			(line__1670(_arch 4 1 1670(_assignment(_trgt(135(0))))))
			(line__1671(_arch 5 1 1671(_assignment(_trgt(135(1))))))
			(line__1672(_arch 6 1 1672(_assignment(_trgt(135(2))))))
			(line__1673(_arch 7 1 1673(_assignment(_trgt(135(3))))))
			(line__1674(_arch 8 1 1674(_assignment(_trgt(135(4))))))
			(line__1675(_arch 9 1 1675(_assignment(_trgt(135(5))))))
			(line__1676(_arch 10 1 1676(_assignment(_trgt(135(6))))))
			(line__1677(_arch 11 1 1677(_assignment(_trgt(135(7))))))
			(line__1678(_arch 12 1 1678(_assignment(_trgt(135(8))))))
			(line__1679(_arch 13 1 1679(_assignment(_trgt(135(9))))))
			(line__1680(_arch 14 1 1680(_assignment(_trgt(135(10))))))
			(line__1681(_arch 15 1 1681(_assignment(_trgt(135(11))))))
			(line__1682(_arch 16 1 1682(_assignment(_trgt(135(12))))))
			(line__1683(_arch 17 1 1683(_assignment(_trgt(135(13))))))
			(line__1684(_arch 18 1 1684(_assignment(_trgt(135(14))))))
			(line__1685(_arch 19 1 1685(_assignment(_trgt(135(15))))))
			(line__1686(_arch 20 1 1686(_assignment(_trgt(135(16))))))
			(line__1687(_arch 21 1 1687(_assignment(_trgt(135(17))))))
			(line__1688(_arch 22 1 1688(_assignment(_trgt(135(18))))))
			(line__1689(_arch 23 1 1689(_assignment(_trgt(135(19))))))
			(line__1690(_arch 24 1 1690(_assignment(_trgt(135(20))))))
			(line__1691(_arch 25 1 1691(_assignment(_trgt(135(21))))))
			(line__1692(_arch 26 1 1692(_assignment(_trgt(135(22))))))
			(line__1693(_arch 27 1 1693(_assignment(_trgt(135(23))))))
			(line__1694(_arch 28 1 1694(_assignment(_trgt(135(24))))))
			(line__1695(_arch 29 1 1695(_assignment(_trgt(135(25))))))
			(line__1696(_arch 30 1 1696(_assignment(_trgt(135(26))))))
			(line__1697(_arch 31 1 1697(_assignment(_trgt(135(27))))))
			(line__1698(_arch 32 1 1698(_assignment(_trgt(135(28))))))
			(line__1699(_arch 33 1 1699(_assignment(_trgt(135(29))))))
			(line__1700(_arch 34 1 1700(_assignment(_trgt(135(30))))))
			(line__1701(_arch 35 1 1701(_assignment(_trgt(135(31))))))
			(line__1702(_arch 36 1 1702(_assignment(_trgt(135(32))))))
			(line__1703(_arch 37 1 1703(_assignment(_trgt(135(33))))))
			(line__1704(_arch 38 1 1704(_assignment(_trgt(135(34))))))
			(line__1705(_arch 39 1 1705(_assignment(_trgt(135(35))))))
			(line__1706(_arch 40 1 1706(_assignment(_trgt(135(36))))))
			(line__1707(_arch 41 1 1707(_assignment(_trgt(135(37))))))
			(line__1708(_arch 42 1 1708(_assignment(_trgt(135(38))))))
			(line__1709(_arch 43 1 1709(_assignment(_trgt(135(39))))))
			(line__1710(_arch 44 1 1710(_assignment(_trgt(135(40))))))
			(line__1711(_arch 45 1 1711(_assignment(_trgt(135(41))))))
			(line__1712(_arch 46 1 1712(_assignment(_trgt(135(42))))))
			(line__1713(_arch 47 1 1713(_assignment(_trgt(135(43))))))
			(line__1714(_arch 48 1 1714(_assignment(_trgt(135(44))))))
			(line__1715(_arch 49 1 1715(_assignment(_trgt(135(45))))))
			(line__1716(_arch 50 1 1716(_assignment(_trgt(135(46))))))
			(line__1717(_arch 51 1 1717(_assignment(_trgt(135(47))))))
			(line__1718(_arch 52 1 1718(_assignment(_trgt(135(48))))))
			(line__1719(_arch 53 1 1719(_assignment(_trgt(135(49))))))
			(line__1720(_arch 54 1 1720(_assignment(_trgt(135(50))))))
			(line__1721(_arch 55 1 1721(_assignment(_trgt(135(51))))))
			(line__1722(_arch 56 1 1722(_assignment(_trgt(135(52))))))
			(line__1723(_arch 57 1 1723(_assignment(_trgt(135(53))))))
			(line__1724(_arch 58 1 1724(_assignment(_trgt(135(54))))))
			(line__1725(_arch 59 1 1725(_assignment(_trgt(135(55))))))
			(line__1726(_arch 60 1 1726(_assignment(_trgt(135(56))))))
			(line__1727(_arch 61 1 1727(_assignment(_trgt(135(57))))))
			(line__1728(_arch 62 1 1728(_assignment(_trgt(135(58))))))
			(line__1729(_arch 63 1 1729(_assignment(_trgt(135(59))))))
			(line__1730(_arch 64 1 1730(_assignment(_trgt(135(60))))))
			(line__1731(_arch 65 1 1731(_assignment(_trgt(135(61))))))
			(line__1732(_arch 66 1 1732(_assignment(_trgt(135(62))))))
			(line__1733(_arch 67 1 1733(_assignment(_trgt(135(63))))))
			(line__1734(_arch 68 1 1734(_assignment(_trgt(135(64))))))
			(line__1735(_arch 69 1 1735(_assignment(_trgt(135(65))))))
			(line__1736(_arch 70 1 1736(_assignment(_trgt(135(66))))))
			(line__1737(_arch 71 1 1737(_assignment(_trgt(135(67))))))
			(line__1738(_arch 72 1 1738(_assignment(_trgt(135(68))))))
			(line__1739(_arch 73 1 1739(_assignment(_trgt(135(69))))))
			(line__1740(_arch 74 1 1740(_assignment(_trgt(135(70))))))
			(line__1741(_arch 75 1 1741(_assignment(_trgt(135(71))))))
			(line__1742(_arch 76 1 1742(_assignment(_trgt(135(72))))))
			(line__1743(_arch 77 1 1743(_assignment(_trgt(135(73))))))
			(line__1744(_arch 78 1 1744(_assignment(_trgt(135(74))))))
			(line__1745(_arch 79 1 1745(_assignment(_trgt(135(75))))))
			(line__1746(_arch 80 1 1746(_assignment(_trgt(135(76))))))
			(line__1747(_arch 81 1 1747(_assignment(_trgt(135(77))))))
			(line__1748(_arch 82 1 1748(_assignment(_trgt(135(78))))))
			(line__1749(_arch 83 1 1749(_assignment(_trgt(135(79))))))
			(line__1750(_arch 84 1 1750(_assignment(_trgt(135(80))))))
			(line__1751(_arch 85 1 1751(_assignment(_trgt(135(81))))))
			(line__1752(_arch 86 1 1752(_assignment(_trgt(135(82))))))
			(line__1753(_arch 87 1 1753(_assignment(_trgt(135(83))))))
			(line__1754(_arch 88 1 1754(_assignment(_trgt(135(84))))))
			(line__1755(_arch 89 1 1755(_assignment(_trgt(135(85))))))
			(line__1756(_arch 90 1 1756(_assignment(_trgt(135(86))))))
			(line__1757(_arch 91 1 1757(_assignment(_trgt(135(87))))))
			(line__1758(_arch 92 1 1758(_assignment(_trgt(135(88))))))
			(line__1759(_arch 93 1 1759(_assignment(_trgt(135(89))))))
			(line__1760(_arch 94 1 1760(_assignment(_trgt(135(90))))))
			(line__1761(_arch 95 1 1761(_assignment(_trgt(135(91))))))
			(line__1762(_arch 96 1 1762(_assignment(_trgt(135(92))))))
			(line__1763(_arch 97 1 1763(_assignment(_trgt(135(93))))))
			(line__1764(_arch 98 1 1764(_assignment(_trgt(135(94))))))
			(line__1765(_arch 99 1 1765(_assignment(_trgt(135(95))))))
			(line__1766(_arch 100 1 1766(_assignment(_trgt(135(96))))))
			(line__1767(_arch 101 1 1767(_assignment(_trgt(135(97))))))
			(line__1768(_arch 102 1 1768(_assignment(_trgt(135(98))))))
			(line__1769(_arch 103 1 1769(_assignment(_trgt(135(99))))))
			(line__1770(_arch 104 1 1770(_assignment(_trgt(135(100))))))
			(line__1771(_arch 105 1 1771(_assignment(_trgt(135(101))))))
			(line__1772(_arch 106 1 1772(_assignment(_trgt(135(102))))))
			(line__1773(_arch 107 1 1773(_assignment(_trgt(135(103))))))
			(line__1774(_arch 108 1 1774(_assignment(_trgt(135(104))))))
			(line__1775(_arch 109 1 1775(_assignment(_trgt(135(105))))))
			(line__1776(_arch 110 1 1776(_assignment(_trgt(135(106))))))
			(line__1777(_arch 111 1 1777(_assignment(_trgt(135(107))))))
			(line__1778(_arch 112 1 1778(_assignment(_trgt(135(108))))))
			(line__1779(_arch 113 1 1779(_assignment(_trgt(135(109))))))
			(line__1780(_arch 114 1 1780(_assignment(_trgt(135(110))))))
			(line__1781(_arch 115 1 1781(_assignment(_trgt(135(111))))))
			(line__1782(_arch 116 1 1782(_assignment(_trgt(135(112))))))
			(line__1783(_arch 117 1 1783(_assignment(_trgt(135(113))))))
			(line__1784(_arch 118 1 1784(_assignment(_trgt(135(114))))))
			(line__1785(_arch 119 1 1785(_assignment(_trgt(135(115))))))
			(line__1786(_arch 120 1 1786(_assignment(_trgt(135(116))))))
			(line__1787(_arch 121 1 1787(_assignment(_trgt(135(117))))))
			(line__1788(_arch 122 1 1788(_assignment(_trgt(135(118))))))
			(line__1789(_arch 123 1 1789(_assignment(_trgt(135(119))))))
			(line__1790(_arch 124 1 1790(_assignment(_trgt(135(120))))))
			(line__1791(_arch 125 1 1791(_assignment(_trgt(135(121))))))
			(line__1792(_arch 126 1 1792(_assignment(_trgt(135(122))))))
			(line__1793(_arch 127 1 1793(_assignment(_trgt(135(123))))))
			(line__1794(_arch 128 1 1794(_assignment(_trgt(135(124))))))
			(line__1795(_arch 129 1 1795(_assignment(_trgt(135(125))))))
			(line__1796(_arch 130 1 1796(_assignment(_trgt(135(126))))))
			(line__1797(_arch 131 1 1797(_assignment(_trgt(135(127))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(1 unit_t)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(std(standard)))
	(_model . rtl 132 -1)
)
V 000044 55 71335         1602205458442 rtl
(_unit VHDL(spu_lite 0 9(rtl 1 37))
	(_version ve4)
	(_time 1602205458443 2020.10.08 21:04:18)
	(_source(\../src/spu_lite.vhd\(\../compile/spu_lite.vhd\)))
	(_parameters tan)
	(_code 08085d0f005e591d5e080e5b11535d0e0d0f0b0f080f0d)
	(_ent
		(_time 1587941272351)
	)
	(_comp
		(dff
			(_object
				(_port(_int clk -1 1 471(_ent (_in))))
				(_port(_int d -1 1 472(_ent (_in))))
				(_port(_int q -1 1 473(_ent (_out((i 2))))))
			)
		)
		(branch_unit
			(_object
				(_port(_int op_sel 3 1 66(_ent (_in))))
				(_port(_int A 4 1 67(_ent (_in))))
				(_port(_int T 4 1 68(_ent (_in))))
				(_port(_int Imm 5 1 69(_ent (_in))))
				(_port(_int PC 6 1 70(_ent (_in))))
				(_port(_int Result 6 1 71(_ent (_out))))
				(_port(_int PCWr -1 1 72(_ent (_out))))
			)
		)
		(branch_reg
			(_object
				(_port(_int clk -1 1 57(_ent (_in))))
				(_port(_int PC_d 2 1 58(_ent (_in))))
				(_port(_int PCWr_d -1 1 59(_ent (_in))))
				(_port(_int PC_q 2 1 60(_ent (_out((_others(i 2)))))))
				(_port(_int PCWr_q -1 1 61(_ent (_out((i 2))))))
			)
		)
		(byte_unit
			(_object
				(_port(_int op_sel 7 1 77(_ent (_in))))
				(_port(_int A 8 1 78(_ent (_in))))
				(_port(_int B 8 1 79(_ent (_in))))
				(_port(_int Result 8 1 80(_ent (_out))))
			)
		)
		(result_mux
			(_object
				(_gen(_int G_UNIT -2 1 423(_ent)))
				(_gen(_int G_LATENCY -3 1 424(_ent)))
				(_port(_int Unit_sel 52 1 427(_ent (_in))))
				(_port(_int Latency 52 1 428(_ent (_in))))
				(_port(_int Result0 53 1 429(_ent (_in))))
				(_port(_int Result1 53 1 430(_ent (_in))))
				(_port(_int Result 53 1 431(_ent (_out))))
			)
		)
		(result_reg
			(_object
				(_port(_int clk -1 1 436(_ent (_in))))
				(_port(_int d 54 1 437(_ent (_in))))
				(_port(_int q 54 1 438(_ent (_out((_others(i 2)))))))
			)
		)
		(branch_prediction_unit
			(_object
				(_port(_int clk -1 1 43(_ent (_in))))
				(_port(_int PC_if 0 1 44(_ent (_in))))
				(_port(_int PC_BRU 0 1 45(_ent (_in))))
				(_port(_int PCWr_BRU -1 1 46(_ent (_in))))
				(_port(_int op_BRU_rf 1 1 47(_ent (_in))))
				(_port(_int op_BRU_a 1 1 48(_ent (_in))))
				(_port(_int mispredict -1 1 49(_ent (_out))))
				(_port(_int PC_br 0 1 50(_ent (_out))))
				(_port(_int PC_o 0 1 51(_ent (_out))))
				(_port(_int PCWr -1 1 52(_ent (_out))))
			)
		)
		(decode_reg
			(_object
				(_port(_int clk -1 1 85(_ent (_in))))
				(_port(_int gate_n -1 1 86(_ent (_in))))
				(_port(_int stall_A -1 1 87(_ent (_in))))
				(_port(_int stall_B -1 1 88(_ent (_in))))
				(_port(_int instruction_A_d 9 1 89(_ent (_in))))
				(_port(_int instruction_B_d 9 1 90(_ent (_in))))
				(_port(_int instruction_A_q 9 1 91(_ent (_out))))
				(_port(_int instruction_B_q 9 1 92(_ent (_out))))
			)
		)
		(decode_unit
			(_object
				(_port(_int instruction 10 1 97(_ent (_in))))
				(_port(_int RegWr -1 1 98(_ent (_out))))
				(_port(_int RegDst 11 1 99(_ent (_out))))
				(_port(_int Latency 12 1 100(_ent (_out))))
				(_port(_int Unit 12 1 101(_ent (_out))))
				(_port(_int Imm 13 1 102(_ent (_out))))
				(_port(_int op_SFU1 14 1 103(_ent (_out))))
				(_port(_int op_SFU2 12 1 104(_ent (_out))))
				(_port(_int op_SPU 15 1 105(_ent (_out))))
				(_port(_int op_BU 16 1 106(_ent (_out))))
				(_port(_int op_BRU 12 1 107(_ent (_out))))
				(_port(_int op_LSU 12 1 108(_ent (_out))))
				(_port(_int op_PU 16 1 109(_ent (_out))))
				(_port(_int RA 11 1 110(_ent (_out))))
				(_port(_int RA_rd -1 1 111(_ent (_out))))
				(_port(_int RB 11 1 112(_ent (_out))))
				(_port(_int RB_rd -1 1 113(_ent (_out))))
				(_port(_int RC 11 1 114(_ent (_out))))
				(_port(_int RC_rd -1 1 115(_ent (_out))))
				(_port(_int stop -1 1 116(_ent (_out))))
			)
		)
		(even_rf_reg
			(_object
				(_port(_int clk -1 1 121(_ent (_in))))
				(_port(_int gate_n -1 1 122(_ent (_in))))
				(_port(_int Unit_d 17 1 123(_ent (_in))))
				(_port(_int Latency_d 17 1 124(_ent (_in))))
				(_port(_int RegDst_d 18 1 125(_ent (_in))))
				(_port(_int RegWr_d -1 1 126(_ent (_in))))
				(_port(_int op_SFU1_d 19 1 127(_ent (_in))))
				(_port(_int op_SFU2_d 17 1 128(_ent (_in))))
				(_port(_int op_SPU_d 20 1 129(_ent (_in))))
				(_port(_int op_BU_d 21 1 130(_ent (_in))))
				(_port(_int Imm_d 22 1 131(_ent (_in))))
				(_port(_int RA_d 18 1 132(_ent (_in))))
				(_port(_int RB_d 18 1 133(_ent (_in))))
				(_port(_int RC_d 18 1 134(_ent (_in))))
				(_port(_int Unit_q 17 1 135(_ent (_out))))
				(_port(_int Latency_q 17 1 136(_ent (_out))))
				(_port(_int RegDst_q 18 1 137(_ent (_out))))
				(_port(_int RegWr_q -1 1 138(_ent (_out))))
				(_port(_int op_SFU1_q 19 1 139(_ent (_out))))
				(_port(_int op_SFU2_q 17 1 140(_ent (_out))))
				(_port(_int op_SPU_q 20 1 141(_ent (_out))))
				(_port(_int op_BU_q 21 1 142(_ent (_out))))
				(_port(_int Imm_q 22 1 143(_ent (_out))))
				(_port(_int RA_q 18 1 144(_ent (_out))))
				(_port(_int RB_q 18 1 145(_ent (_out))))
				(_port(_int RC_q 18 1 146(_ent (_out))))
			)
		)
		(pipe_reg
			(_object
				(_port(_int clk -1 1 375(_ent (_in))))
				(_port(_int Result_d 46 1 376(_ent (_in))))
				(_port(_int Unit_d 47 1 377(_ent (_in))))
				(_port(_int Latency_d 47 1 378(_ent (_in))))
				(_port(_int RegDst_d 48 1 379(_ent (_in))))
				(_port(_int RegWr_d -1 1 380(_ent (_in))))
				(_port(_int Result_q 46 1 381(_ent (_out((_others(i 2)))))))
				(_port(_int Unit_q 47 1 382(_ent (_out((_others(i 2)))))))
				(_port(_int Latency_q 47 1 383(_ent (_out((_others(i 2)))))))
				(_port(_int RegDst_q 48 1 384(_ent (_out((_others(i 2)))))))
				(_port(_int RegWr_q -1 1 385(_ent (_out((i 2))))))
			)
		)
		(forwarding_unit
			(_object
				(_port(_int RA 23 1 151(_ent (_in))))
				(_port(_int RB 23 1 152(_ent (_in))))
				(_port(_int RC 23 1 153(_ent (_in))))
				(_port(_int RD 23 1 154(_ent (_in))))
				(_port(_int RE 23 1 155(_ent (_in))))
				(_port(_int RF 23 1 156(_ent (_in))))
				(_port(_int A_reg 24 1 157(_ent (_in))))
				(_port(_int B_reg 24 1 158(_ent (_in))))
				(_port(_int C_reg 24 1 159(_ent (_in))))
				(_port(_int D_reg 24 1 160(_ent (_in))))
				(_port(_int E_reg 24 1 161(_ent (_in))))
				(_port(_int F_reg 24 1 162(_ent (_in))))
				(_port(_int even2_RegDst 23 1 163(_ent (_in))))
				(_port(_int even2_RegWr -1 1 164(_ent (_in))))
				(_port(_int even2_Result 24 1 165(_ent (_in))))
				(_port(_int even3_RegDst 23 1 166(_ent (_in))))
				(_port(_int even3_RegWr -1 1 167(_ent (_in))))
				(_port(_int even3_Result 24 1 168(_ent (_in))))
				(_port(_int even4_RegDst 23 1 169(_ent (_in))))
				(_port(_int even4_RegWr -1 1 170(_ent (_in))))
				(_port(_int even4_Result 24 1 171(_ent (_in))))
				(_port(_int even5_RegDst 23 1 172(_ent (_in))))
				(_port(_int even5_RegWr -1 1 173(_ent (_in))))
				(_port(_int even5_Result 24 1 174(_ent (_in))))
				(_port(_int even6_RegDst 23 1 175(_ent (_in))))
				(_port(_int even6_RegWr -1 1 176(_ent (_in))))
				(_port(_int even6_Result 24 1 177(_ent (_in))))
				(_port(_int even7_RegDst 23 1 178(_ent (_in))))
				(_port(_int even7_RegWr -1 1 179(_ent (_in))))
				(_port(_int even7_Result 24 1 180(_ent (_in))))
				(_port(_int evenWB_RegDst 23 1 181(_ent (_in))))
				(_port(_int evenWB_RegWr -1 1 182(_ent (_in))))
				(_port(_int evenWB_Result 24 1 183(_ent (_in))))
				(_port(_int odd4_RegDst 23 1 184(_ent (_in))))
				(_port(_int odd4_RegWr -1 1 185(_ent (_in))))
				(_port(_int odd4_Result 24 1 186(_ent (_in))))
				(_port(_int odd5_RegDst 23 1 187(_ent (_in))))
				(_port(_int odd5_RegWr -1 1 188(_ent (_in))))
				(_port(_int odd5_Result 24 1 189(_ent (_in))))
				(_port(_int odd6_RegDst 23 1 190(_ent (_in))))
				(_port(_int odd6_RegWr -1 1 191(_ent (_in))))
				(_port(_int odd6_Result 24 1 192(_ent (_in))))
				(_port(_int odd7_RegDst 23 1 193(_ent (_in))))
				(_port(_int odd7_RegWr -1 1 194(_ent (_in))))
				(_port(_int odd7_Result 24 1 195(_ent (_in))))
				(_port(_int oddWB_RegDst 23 1 196(_ent (_in))))
				(_port(_int oddWB_RegWr -1 1 197(_ent (_in))))
				(_port(_int oddWB_Result 24 1 198(_ent (_in))))
				(_port(_int A 24 1 199(_ent (_out))))
				(_port(_int B 24 1 200(_ent (_out))))
				(_port(_int C 24 1 201(_ent (_out))))
				(_port(_int D 24 1 202(_ent (_out))))
				(_port(_int E 24 1 203(_ent (_out))))
				(_port(_int F 24 1 204(_ent (_out))))
			)
		)
		(instruction_cache
			(_object
				(_port(_int clk -1 1 209(_ent (_in))))
				(_port(_int PC 25 1 210(_ent (_in))))
				(_port(_int A_instruction 25 1 211(_ent (_out))))
				(_port(_int A_hit -1 1 212(_ent (_out))))
				(_port(_int B_instruction 25 1 213(_ent (_out))))
				(_port(_int B_hit -1 1 214(_ent (_out))))
				(_port(_int mem_addr 25 1 215(_ent (_out((_others(i 2)))))))
				(_port(_int mem_data 26 1 216(_ent (_in))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 27 1 221(_ent (_in))))
				(_port(_int data 28 1 222(_ent (_out))))
			)
		)
		(issue_control_unit
			(_object
				(_port(_int a_RegWr -1 1 227(_ent (_in))))
				(_port(_int a_RegDst 29 1 228(_ent (_in))))
				(_port(_int a_Latency 30 1 229(_ent (_in))))
				(_port(_int a_Unit 30 1 230(_ent (_in))))
				(_port(_int a_Imm 31 1 231(_ent (_in))))
				(_port(_int a_op_SFU1 32 1 232(_ent (_in))))
				(_port(_int a_op_SFU2 30 1 233(_ent (_in))))
				(_port(_int a_op_SPU 33 1 234(_ent (_in))))
				(_port(_int a_op_BU 34 1 235(_ent (_in))))
				(_port(_int a_op_BRU 30 1 236(_ent (_in))))
				(_port(_int a_op_LSU 30 1 237(_ent (_in))))
				(_port(_int a_op_PU 34 1 238(_ent (_in))))
				(_port(_int a_RA 29 1 239(_ent (_in))))
				(_port(_int a_RA_rd -1 1 240(_ent (_in))))
				(_port(_int a_RB 29 1 241(_ent (_in))))
				(_port(_int a_RB_rd -1 1 242(_ent (_in))))
				(_port(_int a_RC 29 1 243(_ent (_in))))
				(_port(_int a_RC_rd -1 1 244(_ent (_in))))
				(_port(_int a_stop -1 1 245(_ent (_in))))
				(_port(_int b_RegWr -1 1 246(_ent (_in))))
				(_port(_int b_RegDst 29 1 247(_ent (_in))))
				(_port(_int b_Latency 30 1 248(_ent (_in))))
				(_port(_int b_Unit 30 1 249(_ent (_in))))
				(_port(_int b_Imm 31 1 250(_ent (_in))))
				(_port(_int b_op_SFU1 32 1 251(_ent (_in))))
				(_port(_int b_op_SFU2 30 1 252(_ent (_in))))
				(_port(_int b_op_SPU 33 1 253(_ent (_in))))
				(_port(_int b_op_BU 34 1 254(_ent (_in))))
				(_port(_int b_op_BRU 30 1 255(_ent (_in))))
				(_port(_int b_op_LSU 30 1 256(_ent (_in))))
				(_port(_int b_op_PU 34 1 257(_ent (_in))))
				(_port(_int b_RA 29 1 258(_ent (_in))))
				(_port(_int b_RA_rd -1 1 259(_ent (_in))))
				(_port(_int b_RB 29 1 260(_ent (_in))))
				(_port(_int b_RB_rd -1 1 261(_ent (_in))))
				(_port(_int b_RC 29 1 262(_ent (_in))))
				(_port(_int b_RC_rd -1 1 263(_ent (_in))))
				(_port(_int b_stop -1 1 264(_ent (_in))))
				(_port(_int even5_RegDst 29 1 265(_ent (_in))))
				(_port(_int even5_RegWr -1 1 266(_ent (_in))))
				(_port(_int even5_Latency 30 1 267(_ent (_in))))
				(_port(_int even0_RegDst 29 1 268(_ent (_in))))
				(_port(_int even0_RegWr -1 1 269(_ent (_in))))
				(_port(_int even0_Latency 30 1 270(_ent (_in))))
				(_port(_int even1_RegDst 29 1 271(_ent (_in))))
				(_port(_int even1_RegWr -1 1 272(_ent (_in))))
				(_port(_int even1_Latency 30 1 273(_ent (_in))))
				(_port(_int even2_RegDst 29 1 274(_ent (_in))))
				(_port(_int even2_RegWr -1 1 275(_ent (_in))))
				(_port(_int even2_Latency 30 1 276(_ent (_in))))
				(_port(_int even3_RegDst 29 1 277(_ent (_in))))
				(_port(_int even3_RegWr -1 1 278(_ent (_in))))
				(_port(_int even3_Latency 30 1 279(_ent (_in))))
				(_port(_int even4_RegDst 29 1 280(_ent (_in))))
				(_port(_int even4_RegWr -1 1 281(_ent (_in))))
				(_port(_int even4_Latency 30 1 282(_ent (_in))))
				(_port(_int odd4_RegDst 29 1 283(_ent (_in))))
				(_port(_int odd4_RegWr -1 1 284(_ent (_in))))
				(_port(_int odd4_Latency 30 1 285(_ent (_in))))
				(_port(_int odd0_RegDst 29 1 286(_ent (_in))))
				(_port(_int odd0_RegWr -1 1 287(_ent (_in))))
				(_port(_int odd0_Latency 30 1 288(_ent (_in))))
				(_port(_int odd1_RegDst 29 1 289(_ent (_in))))
				(_port(_int odd1_RegWr -1 1 290(_ent (_in))))
				(_port(_int odd1_Latency 30 1 291(_ent (_in))))
				(_port(_int odd2_RegDst 29 1 292(_ent (_in))))
				(_port(_int odd2_RegWr -1 1 293(_ent (_in))))
				(_port(_int odd2_Latency 30 1 294(_ent (_in))))
				(_port(_int odd3_RegDst 29 1 295(_ent (_in))))
				(_port(_int odd3_RegWr -1 1 296(_ent (_in))))
				(_port(_int odd3_Latency 30 1 297(_ent (_in))))
				(_port(_int even_RegWr -1 1 298(_ent (_out))))
				(_port(_int even_RegDst 29 1 299(_ent (_out))))
				(_port(_int even_Latency 30 1 300(_ent (_out))))
				(_port(_int even_Unit 30 1 301(_ent (_out))))
				(_port(_int even_Imm 31 1 302(_ent (_out))))
				(_port(_int op_SFU1 32 1 303(_ent (_out))))
				(_port(_int op_SFU2 30 1 304(_ent (_out))))
				(_port(_int op_SPU 33 1 305(_ent (_out))))
				(_port(_int op_BU 34 1 306(_ent (_out))))
				(_port(_int RA 29 1 307(_ent (_out))))
				(_port(_int RB 29 1 308(_ent (_out))))
				(_port(_int RC 29 1 309(_ent (_out))))
				(_port(_int odd_RegWr -1 1 310(_ent (_out))))
				(_port(_int odd_RegDst 29 1 311(_ent (_out))))
				(_port(_int odd_Latency 30 1 312(_ent (_out))))
				(_port(_int odd_Unit 30 1 313(_ent (_out))))
				(_port(_int odd_Imm 35 1 314(_ent (_out))))
				(_port(_int op_BRU 30 1 315(_ent (_out))))
				(_port(_int op_LSU 30 1 316(_ent (_out))))
				(_port(_int op_PU 34 1 317(_ent (_out))))
				(_port(_int RD 29 1 318(_ent (_out))))
				(_port(_int RE 29 1 319(_ent (_out))))
				(_port(_int RF 29 1 320(_ent (_out))))
				(_port(_int a_fetch -1 1 321(_ent (_out))))
				(_port(_int b_fetch -1 1 322(_ent (_out))))
			)
		)
		(local_store_unit
			(_object
				(_port(_int clk -1 1 327(_ent (_in))))
				(_port(_int op_sel 36 1 328(_ent (_in))))
				(_port(_int A 37 1 329(_ent (_in))))
				(_port(_int B 37 1 330(_ent (_in))))
				(_port(_int T 37 1 331(_ent (_in))))
				(_port(_int Imm 38 1 332(_ent (_in))))
				(_port(_int Result 37 1 333(_ent (_out))))
			)
		)
		(odd_rf_reg
			(_object
				(_port(_int clk -1 1 338(_ent (_in))))
				(_port(_int gate_n -1 1 339(_ent (_in))))
				(_port(_int Unit_d 39 1 340(_ent (_in))))
				(_port(_int Latency_d 39 1 341(_ent (_in))))
				(_port(_int RegDst_d 40 1 342(_ent (_in))))
				(_port(_int RegWr_d -1 1 343(_ent (_in))))
				(_port(_int op_LSU_d 39 1 344(_ent (_in))))
				(_port(_int op_PU_d 41 1 345(_ent (_in))))
				(_port(_int op_BRU_d 39 1 346(_ent (_in))))
				(_port(_int PC_d 42 1 347(_ent (_in))))
				(_port(_int Imm_d 43 1 348(_ent (_in))))
				(_port(_int RD_d 40 1 349(_ent (_in))))
				(_port(_int RE_d 40 1 350(_ent (_in))))
				(_port(_int RF_d 40 1 351(_ent (_in))))
				(_port(_int Unit_q 39 1 352(_ent (_out))))
				(_port(_int Latency_q 39 1 353(_ent (_out))))
				(_port(_int RegDst_q 40 1 354(_ent (_out))))
				(_port(_int RegWr_q -1 1 355(_ent (_out))))
				(_port(_int op_LSU_q 39 1 356(_ent (_out))))
				(_port(_int op_PU_q 41 1 357(_ent (_out))))
				(_port(_int op_BRU_q 39 1 358(_ent (_out))))
				(_port(_int PC_q 42 1 359(_ent (_out))))
				(_port(_int Imm_q 43 1 360(_ent (_out))))
				(_port(_int RD_q 40 1 361(_ent (_out))))
				(_port(_int RE_q 40 1 362(_ent (_out))))
				(_port(_int RF_q 40 1 363(_ent (_out))))
			)
		)
		(program_counter
			(_object
				(_port(_int clk -1 1 390(_ent (_in))))
				(_port(_int PC_i 49 1 391(_ent (_in))))
				(_port(_int PCWr -1 1 392(_ent (_in))))
				(_port(_int PC_o 49 1 393(_ent (_out))))
				(_port(_int en -1 1 394(_ent (_in))))
				(_port(_int inc2 -1 1 395(_ent (_in))))
			)
		)
		(permute_unit
			(_object
				(_port(_int op_sel 44 1 368(_ent (_in))))
				(_port(_int A 45 1 369(_ent (_in))))
				(_port(_int Result 45 1 370(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int clk -1 1 400(_ent (_in))))
				(_port(_int A_rd_addr 50 1 401(_ent (_in))))
				(_port(_int A_rd_data 51 1 402(_ent (_out((_others(i 2)))))))
				(_port(_int B_rd_addr 50 1 403(_ent (_in))))
				(_port(_int B_rd_data 51 1 404(_ent (_out((_others(i 2)))))))
				(_port(_int C_rd_addr 50 1 405(_ent (_in))))
				(_port(_int C_rd_data 51 1 406(_ent (_out((_others(i 2)))))))
				(_port(_int D_rd_addr 50 1 407(_ent (_in))))
				(_port(_int D_rd_data 51 1 408(_ent (_out((_others(i 2)))))))
				(_port(_int E_rd_addr 50 1 409(_ent (_in))))
				(_port(_int E_rd_data 51 1 410(_ent (_out((_others(i 2)))))))
				(_port(_int F_rd_addr 50 1 411(_ent (_in))))
				(_port(_int F_rd_data 51 1 412(_ent (_out((_others(i 2)))))))
				(_port(_int A_wr_en -1 1 413(_ent (_in))))
				(_port(_int A_wr_addr 50 1 414(_ent (_in))))
				(_port(_int A_wr_data 51 1 415(_ent (_in))))
				(_port(_int B_wr_en -1 1 416(_ent (_in))))
				(_port(_int B_wr_addr 50 1 417(_ent (_in))))
				(_port(_int B_wr_data 51 1 418(_ent (_in))))
			)
		)
		(simple_fixed_unit1
			(_object
				(_port(_int op_sel 55 1 443(_ent (_in))))
				(_port(_int A 56 1 444(_ent (_in))))
				(_port(_int B 56 1 445(_ent (_in))))
				(_port(_int Imm 57 1 446(_ent (_in))))
				(_port(_int Result 56 1 447(_ent (_out))))
			)
		)
		(simple_fixed_unit2
			(_object
				(_port(_int op_sel 58 1 452(_ent (_in))))
				(_port(_int A 59 1 453(_ent (_in))))
				(_port(_int B 59 1 454(_ent (_in))))
				(_port(_int Imm 60 1 455(_ent (_in))))
				(_port(_int Result 59 1 456(_ent (_out))))
			)
		)
		(single_precision_unit
			(_object
				(_port(_int op_sel 61 1 461(_ent (_in))))
				(_port(_int A 62 1 462(_ent (_in))))
				(_port(_int B 62 1 463(_ent (_in))))
				(_port(_int C 62 1 464(_ent (_in))))
				(_port(_int Imm 63 1 465(_ent (_in))))
				(_port(_int Result 62 1 466(_ent (_out))))
			)
		)
	)
	(_inst A_miss_ff 1 728(_comp dff)
		(_port
			((clk)(clk))
			((d)(A_cache_hit))
			((q)(A_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst BRU 1 735(_comp branch_unit)
		(_port
			((op_sel)(op_BRU))
			((A)(D))
			((T)(F))
			((Imm)(odd_Imm))
			((PC)(PC_fw))
			((Result)(PC_BRU))
			((PCWr)(PCWr_BRU))
		)
		(_use(_ent . branch_unit)
		)
	)
	(_inst BRU_pipe1 1 746(_comp branch_reg)
		(_port
			((clk)(clk))
			((PC_d)(PC_BRU))
			((PCWr_d)(PCWr_BRU))
			((PC_q)(PC_BRU1))
			((PCWr_q)(PCWr1))
		)
		(_use(_ent . branch_reg)
		)
	)
	(_inst BU 1 755(_comp byte_unit)
		(_port
			((op_sel)(op_BU))
			((A)(A))
			((B)(B))
			((Result)(BU_Result))
		)
		(_use(_ent . byte_unit)
		)
	)
	(_inst BU_MUX 1 763(_comp result_mux)
		(_gen
			((G_UNIT)((i 3)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Unit_sel)(even3_Unit))
			((Latency)(even3_Latency))
			((Result0)(even3_Result_MUX1))
			((Result1)(BU_Result3))
			((Result)(even3_Result_MUX2))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 3)))
				((G_LATENCY)((i 4)))
			)
		)
	)
	(_inst BU_pipe1 1 776(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result))
			((q)(BU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe2 1 783(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result1))
			((q)(BU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst BU_pipe3 1 790(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(BU_Result2))
			((q)(BU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst B_miss_ff 1 797(_comp dff)
		(_port
			((clk)(clk))
			((d)(B_cache_hit))
			((q)(B_cache_hit_q))
		)
		(_use(_ent . dff)
		)
	)
	(_inst Branch_prediction 1 804(_comp branch_prediction_unit)
		(_port
			((clk)(clk))
			((PC_if)(PC_if))
			((PC_BRU)(PC_BRU1))
			((PCWr_BRU)(PCWr1))
			((op_BRU_rf)(op_BRU_rf))
			((op_BRU_a)(a_op_BRU))
			((mispredict)(branch_mispredict))
			((PC_br)(PC_rf))
			((PC_o)(PC_d))
			((PCWr)(PCWr))
		)
		(_use(_ent . branch_prediction_unit)
		)
	)
	(_inst Decode 1 818(_comp decode_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((stall_A)(A_cache_hit_n))
			((stall_B)(stall_B))
			((instruction_A_d)(instruction_A_if))
			((instruction_B_d)(instruction_B_if))
			((instruction_A_q)(instruction_A_dec))
			((instruction_B_q)(instruction_B_dec))
		)
		(_use(_ent . decode_reg)
		)
	)
	(_inst Decode_A 1 830(_comp decode_unit)
		(_port
			((instruction)(instruction_A_dec))
			((RegWr)(a_RegWr))
			((RegDst)(a_RegDst))
			((Latency)(a_Latency))
			((Unit)(a_Unit))
			((Imm)(a_Imm))
			((op_SFU1)(a_op_SFU1))
			((op_SFU2)(a_op_SFU2))
			((op_SPU)(a_op_SPU))
			((op_BU)(a_op_BU))
			((op_BRU)(a_op_BRU))
			((op_LSU)(a_op_LSU))
			((op_PU)(a_op_PU))
			((RA)(a_RA))
			((RA_rd)(a_RA_rd))
			((RB)(a_RB))
			((RB_rd)(a_RB_rd))
			((RC)(a_RC))
			((RC_rd)(a_RC_rd))
			((stop)(a_stop))
		)
		(_use(_ent . decode_unit)
		)
	)
	(_inst Decode_B 1 854(_comp decode_unit)
		(_port
			((instruction)(instruction_B_dec))
			((RegWr)(b_RegWr))
			((RegDst)(b_RegDst))
			((Latency)(b_Latency))
			((Unit)(b_Unit))
			((Imm)(b_Imm))
			((op_SFU1)(b_op_SFU1))
			((op_SFU2)(b_op_SFU2))
			((op_SPU)(b_op_SPU))
			((op_BU)(b_op_BU))
			((op_BRU)(b_op_BRU))
			((op_LSU)(b_op_LSU))
			((op_PU)(b_op_PU))
			((RA)(b_RA))
			((RA_rd)(b_RA_rd))
			((RB)(b_RB))
			((RB_rd)(b_RB_rd))
			((RC)(b_RC))
			((RC_rd)(b_RC_rd))
			((stop)(b_stop))
		)
		(_use(_ent . decode_unit)
		)
	)
	(_inst Even_RF 1 878(_comp even_rf_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((Unit_d)(even_Unit_rf))
			((Latency_d)(even_Latency_rf))
			((RegDst_d)(even_RegDst_rf))
			((RegWr_d)(even_RegWr_rf))
			((op_SFU1_d)(op_SFU1_rf))
			((op_SFU2_d)(op_SFU2_rf))
			((op_SPU_d)(op_SPU_rf))
			((op_BU_d)(op_BU_rf))
			((Imm_d)(even_Imm_rf))
			((RA_d)(RA_rf))
			((RB_d)(RB_rf))
			((RC_d)(RC_rf))
			((Unit_q)(even0_Unit))
			((Latency_q)(even0_Latency))
			((RegDst_q)(even0_RegDst))
			((RegWr_q)(even0_RegWr))
			((op_SFU1_q)(op_SFU1))
			((op_SFU2_q)(op_SFU2))
			((op_SPU_q)(op_SPU))
			((op_BU_q)(op_BU))
			((Imm_q)(even_Imm))
			((RA_q)(RA_fw))
			((RB_q)(RB_fw))
			((RC_q)(RC_fw))
		)
		(_use(_ent . even_rf_reg)
		)
	)
	(_inst Even_WB 1 908(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even7_Result_MUX))
			((Unit_d)(even7_Unit))
			((Latency_d)(even7_Latency))
			((RegDst_d)(even7_RegDst))
			((RegWr_d)(even7_RegWr))
			((Result_q)(evenWB_Result))
			((Unit_q)(evenWB_Unit))
			((Latency_q)(evenWB_Latency))
			((RegDst_q)(evenWB_RegDst))
			((RegWr_q)(evenWB_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe1 1 923(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(GND_128))
			((Unit_d)(even0_Unit))
			((Latency_d)(even0_Latency))
			((RegDst_d)(even0_RegDst))
			((RegWr_d)(even0_RegWr))
			((Result_q)(even1_Result))
			((Unit_q)(even1_Unit))
			((Latency_q)(even1_Latency))
			((RegDst_q)(even1_RegDst))
			((RegWr_q)(even1_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe2 1 938(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even1_Result))
			((Unit_d)(even1_Unit))
			((Latency_d)(even1_Latency))
			((RegDst_d)(even1_RegDst))
			((RegWr_d)(even1_RegWr))
			((Result_q)(even2_Result))
			((Unit_q)(even2_Unit))
			((Latency_q)(even2_Latency))
			((RegDst_q)(even2_RegDst))
			((RegWr_q)(even2_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe3 1 953(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even2_Result_MUX))
			((Unit_d)(even2_Unit))
			((Latency_d)(even2_Latency))
			((RegDst_d)(even2_RegDst))
			((RegWr_d)(even2_RegWr))
			((Result_q)(even3_Result))
			((Unit_q)(even3_Unit))
			((Latency_q)(even3_Latency))
			((RegDst_q)(even3_RegDst))
			((RegWr_q)(even3_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe4 1 968(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even3_Result_MUX2))
			((Unit_d)(even3_Unit))
			((Latency_d)(even3_Latency))
			((RegDst_d)(even3_RegDst))
			((RegWr_d)(even3_RegWr))
			((Result_q)(even4_Result))
			((Unit_q)(even4_Unit))
			((Latency_q)(even4_Latency))
			((RegDst_q)(even4_RegDst))
			((RegWr_q)(even4_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe5 1 983(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even4_Result))
			((Unit_d)(even4_Unit))
			((Latency_d)(even4_Latency))
			((RegDst_d)(even4_RegDst))
			((RegWr_d)(even4_RegWr))
			((Result_q)(even5_Result))
			((Unit_q)(even5_Unit))
			((Latency_q)(even5_Latency))
			((RegDst_q)(even5_RegDst))
			((RegWr_q)(even5_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe6 1 998(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even5_Result))
			((Unit_d)(even5_Unit))
			((Latency_d)(even5_Latency))
			((RegDst_d)(even5_RegDst))
			((RegWr_d)(even5_RegWr))
			((Result_q)(even6_Result))
			((Unit_q)(even6_Unit))
			((Latency_q)(even6_Latency))
			((RegDst_q)(even6_RegDst))
			((RegWr_q)(even6_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Even_pipe7 1 1013(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(even6_Result_MUX))
			((Unit_d)(even6_Unit))
			((Latency_d)(even6_Latency))
			((RegDst_d)(even6_RegDst))
			((RegWr_d)(even6_RegWr))
			((Result_q)(even7_Result))
			((Unit_q)(even7_Unit))
			((Latency_q)(even7_Latency))
			((RegDst_q)(even7_RegDst))
			((RegWr_q)(even7_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst FWD_Unit 1 1028(_comp forwarding_unit)
		(_port
			((RA)(RA_fw))
			((RB)(RB_fw))
			((RC)(RC_fw))
			((RD)(RD_fw))
			((RE)(RE_fw))
			((RF)(RF_fw))
			((A_reg)(A_reg))
			((B_reg)(B_reg))
			((C_reg)(C_reg))
			((D_reg)(D_reg))
			((E_reg)(E_reg))
			((F_reg)(F_reg))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Result)(even2_Result_MUX))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Result)(even3_Result))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Result)(even4_Result))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Result)(even5_Result))
			((even6_RegDst)(even6_RegDst))
			((even6_RegWr)(even6_RegWr))
			((even6_Result)(even6_Result_MUX))
			((even7_RegDst)(even7_RegDst))
			((even7_RegWr)(even7_RegWr))
			((even7_Result)(even7_Result_MUX))
			((evenWB_RegDst)(evenWB_RegDst))
			((evenWB_RegWr)(evenWB_RegWr))
			((evenWB_Result)(evenWB_Result))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Result)(odd4_Result))
			((odd5_RegDst)(odd5_RegDst))
			((odd5_RegWr)(odd5_RegWr))
			((odd5_Result)(odd5_Result))
			((odd6_RegDst)(odd6_RegDst))
			((odd6_RegWr)(odd6_RegWr))
			((odd6_Result)(odd6_Result_MUX))
			((odd7_RegDst)(odd7_RegDst))
			((odd7_RegWr)(odd7_RegWr))
			((odd7_Result)(odd7_Result))
			((oddWB_RegDst)(oddWB_RegDst))
			((oddWB_RegWr)(oddWB_RegWr))
			((oddWB_Result)(oddWB_Result))
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
		)
		(_use(_ent . forwarding_unit)
		)
	)
	(_inst I_cache 1 1086(_comp instruction_cache)
		(_port
			((clk)(clk))
			((PC)(PC_if))
			((A_instruction)(instruction_A_if))
			((A_hit)(A_cache_hit))
			((B_instruction)(instruction_B_if))
			((B_hit)(B_cache_hit))
			((mem_addr)(instruction_mem_addr))
			((mem_data)(instruction_mem_data))
		)
		(_use(_ent . instruction_cache)
		)
	)
	(_inst Instruction_mem 1 1098(_comp instruction_memory)
		(_port
			((addr)(instruction_mem_addr))
			((data)(instruction_mem_data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst Issue_control 1 1104(_comp issue_control_unit)
		(_port
			((a_RegWr)(a_RegWr))
			((a_RegDst)(a_RegDst))
			((a_Latency)(a_Latency))
			((a_Unit)(a_Unit))
			((a_Imm)(a_Imm))
			((a_op_SFU1)(a_op_SFU1))
			((a_op_SFU2)(a_op_SFU2))
			((a_op_SPU)(a_op_SPU))
			((a_op_BU)(a_op_BU))
			((a_op_BRU)(a_op_BRU))
			((a_op_LSU)(a_op_LSU))
			((a_op_PU)(a_op_PU))
			((a_RA)(a_RA))
			((a_RA_rd)(a_RA_rd))
			((a_RB)(a_RB))
			((a_RB_rd)(a_RB_rd))
			((a_RC)(a_RC))
			((a_RC_rd)(a_RC_rd))
			((a_stop)(a_stop))
			((b_RegWr)(b_RegWr))
			((b_RegDst)(b_RegDst))
			((b_Latency)(b_Latency))
			((b_Unit)(b_Unit))
			((b_Imm)(b_Imm))
			((b_op_SFU1)(b_op_SFU1))
			((b_op_SFU2)(b_op_SFU2))
			((b_op_SPU)(b_op_SPU))
			((b_op_BU)(b_op_BU))
			((b_op_BRU)(b_op_BRU))
			((b_op_LSU)(b_op_LSU))
			((b_op_PU)(b_op_PU))
			((b_RA)(b_RA))
			((b_RA_rd)(b_RA_rd))
			((b_RB)(b_RB))
			((b_RB_rd)(b_RB_rd))
			((b_RC)(b_RC))
			((b_RC_rd)(b_RC_rd))
			((b_stop)(b_stop))
			((even5_RegDst)(even5_RegDst))
			((even5_RegWr)(even5_RegWr))
			((even5_Latency)(even5_Latency))
			((even0_RegDst)(even0_RegDst))
			((even0_RegWr)(even0_RegWr))
			((even0_Latency)(even0_Latency))
			((even1_RegDst)(even1_RegDst))
			((even1_RegWr)(even1_RegWr))
			((even1_Latency)(even1_Latency))
			((even2_RegDst)(even2_RegDst))
			((even2_RegWr)(even2_RegWr))
			((even2_Latency)(even2_Latency))
			((even3_RegDst)(even3_RegDst))
			((even3_RegWr)(even3_RegWr))
			((even3_Latency)(even3_Latency))
			((even4_RegDst)(even4_RegDst))
			((even4_RegWr)(even4_RegWr))
			((even4_Latency)(even4_Latency))
			((odd4_RegDst)(odd4_RegDst))
			((odd4_RegWr)(odd4_RegWr))
			((odd4_Latency)(odd4_Latency))
			((odd0_RegDst)(odd0_RegDst))
			((odd0_RegWr)(odd0_RegWr))
			((odd0_Latency)(odd0_Latency))
			((odd1_RegDst)(odd1_RegDst))
			((odd1_RegWr)(odd1_RegWr))
			((odd1_Latency)(odd1_Latency))
			((odd2_RegDst)(odd2_RegDst))
			((odd2_RegWr)(odd2_RegWr))
			((odd2_Latency)(odd2_Latency))
			((odd3_RegDst)(odd3_RegDst))
			((odd3_RegWr)(odd3_RegWr))
			((odd3_Latency)(odd3_Latency))
			((even_RegWr)(even_RegWr_rf))
			((even_RegDst)(even_RegDst_rf))
			((even_Latency)(even_Latency_rf))
			((even_Unit)(even_Unit_rf))
			((even_Imm)(even_Imm_rf))
			((op_SFU1)(op_SFU1_rf))
			((op_SFU2)(op_SFU2_rf))
			((op_SPU)(op_SPU_rf))
			((op_BU)(op_BU_rf))
			((RA)(RA_rf))
			((RB)(RB_rf))
			((RC)(RC_rf))
			((odd_RegWr)(odd_RegWr_rf))
			((odd_RegDst)(odd_RegDst_rf))
			((odd_Latency)(odd_Latency_rf))
			((odd_Unit)(odd_Unit_rf))
			((odd_Imm)(odd_Imm_rf))
			((op_BRU)(op_BRU_rf))
			((op_LSU)(op_LSU_rf))
			((op_PU)(op_PU_rf))
			((RD)(RD_rf))
			((RE)(RE_rf))
			((RF)(RF_rf))
			((a_fetch)(a_fetch))
			((b_fetch)(b_fetch))
		)
		(_use(_ent . issue_control_unit)
			(_port
				((a_RegWr)(a_RegWr))
				((a_RegDst)(a_RegDst))
				((a_Latency)(a_Latency))
				((a_Unit)(a_Unit))
				((a_Imm)(a_Imm))
				((a_op_SFU1)(a_op_SFU1))
				((a_op_SFU2)(a_op_SFU2))
				((a_op_SPU)(a_op_SPU))
				((a_op_BU)(a_op_BU))
				((a_op_BRU)(a_op_BRU))
				((a_op_LSU)(a_op_LSU))
				((a_op_PU)(a_op_PU))
				((a_RA)(a_RA))
				((a_RA_rd)(a_RA_rd))
				((a_RB)(a_RB))
				((a_RB_rd)(a_RB_rd))
				((a_RC)(a_RC))
				((a_RC_rd)(a_RC_rd))
				((a_stop)(a_stop))
				((a_fetch)(a_fetch))
				((b_RegWr)(b_RegWr))
				((b_RegDst)(b_RegDst))
				((b_Latency)(b_Latency))
				((b_Unit)(b_Unit))
				((b_Imm)(b_Imm))
				((b_op_SFU1)(b_op_SFU1))
				((b_op_SFU2)(b_op_SFU2))
				((b_op_SPU)(b_op_SPU))
				((b_op_BU)(b_op_BU))
				((b_op_BRU)(b_op_BRU))
				((b_op_LSU)(b_op_LSU))
				((b_op_PU)(b_op_PU))
				((b_RA)(b_RA))
				((b_RA_rd)(b_RA_rd))
				((b_RB)(b_RB))
				((b_RB_rd)(b_RB_rd))
				((b_RC)(b_RC))
				((b_RC_rd)(b_RC_rd))
				((b_stop)(b_stop))
				((b_fetch)(b_fetch))
				((even0_RegDst)(even0_RegDst))
				((even0_RegWr)(even0_RegWr))
				((even0_Latency)(even0_Latency))
				((even1_RegDst)(even1_RegDst))
				((even1_RegWr)(even1_RegWr))
				((even1_Latency)(even1_Latency))
				((even2_RegDst)(even2_RegDst))
				((even2_RegWr)(even2_RegWr))
				((even2_Latency)(even2_Latency))
				((even3_RegDst)(even3_RegDst))
				((even3_RegWr)(even3_RegWr))
				((even3_Latency)(even3_Latency))
				((even4_RegDst)(even4_RegDst))
				((even4_RegWr)(even4_RegWr))
				((even4_Latency)(even4_Latency))
				((even5_RegDst)(even5_RegDst))
				((even5_RegWr)(even5_RegWr))
				((even5_Latency)(even5_Latency))
				((odd0_RegDst)(odd0_RegDst))
				((odd0_RegWr)(odd0_RegWr))
				((odd0_Latency)(odd0_Latency))
				((odd1_RegDst)(odd1_RegDst))
				((odd1_RegWr)(odd1_RegWr))
				((odd1_Latency)(odd1_Latency))
				((odd2_RegDst)(odd2_RegDst))
				((odd2_RegWr)(odd2_RegWr))
				((odd2_Latency)(odd2_Latency))
				((odd3_RegDst)(odd3_RegDst))
				((odd3_RegWr)(odd3_RegWr))
				((odd3_Latency)(odd3_Latency))
				((odd4_RegDst)(odd4_RegDst))
				((odd4_RegWr)(odd4_RegWr))
				((odd4_Latency)(odd4_Latency))
				((even_RegWr)(even_RegWr))
				((even_RegDst)(even_RegDst))
				((even_Latency)(even_Latency))
				((even_Unit)(even_Unit))
				((even_Imm)(even_Imm))
				((op_SFU1)(op_SFU1))
				((op_SFU2)(op_SFU2))
				((op_SPU)(op_SPU))
				((op_BU)(op_BU))
				((RA)(RA))
				((RB)(RB))
				((RC)(RC))
				((odd_RegWr)(odd_RegWr))
				((odd_RegDst)(odd_RegDst))
				((odd_Latency)(odd_Latency))
				((odd_Unit)(odd_Unit))
				((odd_Imm)(odd_Imm))
				((op_BRU)(op_BRU))
				((op_LSU)(op_LSU))
				((op_PU)(op_PU))
				((RD)(RD))
				((RE)(RE))
				((RF)(RF))
			)
		)
	)
	(_inst LSU 1 1204(_comp local_store_unit)
		(_port
			((clk)(clk))
			((op_sel)(op_LSU))
			((A)(D))
			((B)(E))
			((T)(F))
			((Imm)(odd_Imm))
			((Result)(LSU_Result))
		)
		(_use(_ent . local_store_unit)
		)
	)
	(_inst LSU_MUX 1 1215(_comp result_mux)
		(_gen
			((G_UNIT)((i 6)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Unit_sel)(odd6_Unit))
			((Latency)(odd6_Latency))
			((Result0)(odd6_Result))
			((Result1)(LSU_Result6))
			((Result)(odd6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 6)))
				((G_LATENCY)((i 6)))
			)
		)
	)
	(_inst LSU_pipe1 1 1228(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result))
			((q)(LSU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe2 1 1235(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result1))
			((q)(LSU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe3 1 1242(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result2))
			((q)(LSU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe4 1 1249(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result3))
			((q)(LSU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe5 1 1256(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result4))
			((q)(LSU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst LSU_pipe6 1 1263(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(LSU_Result5))
			((q)(LSU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Odd_RF 1 1270(_comp odd_rf_reg)
		(_port
			((clk)(clk))
			((gate_n)(branch_mispredict))
			((Unit_d)(odd_Unit_rf))
			((Latency_d)(odd_Latency_rf))
			((RegDst_d)(odd_RegDst_rf))
			((RegWr_d)(odd_RegWr_rf))
			((op_LSU_d)(op_LSU_rf))
			((op_PU_d)(op_PU_rf))
			((op_BRU_d)(op_BRU_rf))
			((PC_d)(PC_rf))
			((Imm_d)(odd_Imm_rf))
			((RD_d)(RD_rf))
			((RE_d)(RE_rf))
			((RF_d)(RF_rf))
			((Unit_q)(odd0_Unit))
			((Latency_q)(odd0_Latency))
			((RegDst_q)(odd0_RegDst))
			((RegWr_q)(odd0_RegWr))
			((op_LSU_q)(op_LSU))
			((op_PU_q)(op_PU))
			((op_BRU_q)(op_BRU))
			((PC_q)(PC_fw))
			((Imm_q)(odd_Imm))
			((RD_q)(RD_fw))
			((RE_q)(RE_fw))
			((RF_q)(RF_fw))
		)
		(_use(_ent . odd_rf_reg)
		)
	)
	(_inst Odd_WB 1 1300(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd7_Result))
			((Unit_d)(odd7_Unit))
			((Latency_d)(odd7_Latency))
			((RegDst_d)(odd7_RegDst))
			((RegWr_d)(odd7_RegWr))
			((Result_q)(oddWB_Result))
			((Unit_q)(oddWB_Unit))
			((Latency_q)(oddWB_Latency))
			((RegDst_q)(oddWB_RegDst))
			((RegWr_q)(oddWB_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe1 1 1315(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(GND_128))
			((Unit_d)(odd0_Unit))
			((Latency_d)(odd0_Latency))
			((RegDst_d)(odd0_RegDst))
			((RegWr_d)(odd0_RegWr))
			((Result_q)(odd1_Result))
			((Unit_q)(odd1_Unit))
			((Latency_q)(odd1_Latency))
			((RegDst_q)(odd1_RegDst))
			((RegWr_q)(odd1_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe2 1 1330(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd1_Result))
			((Unit_d)(odd1_Unit))
			((Latency_d)(odd1_Latency))
			((RegDst_d)(odd1_RegDst))
			((RegWr_d)(odd1_RegWr))
			((Result_q)(odd2_Result))
			((Unit_q)(odd2_Unit))
			((Latency_q)(odd2_Latency))
			((RegDst_q)(odd2_RegDst))
			((RegWr_q)(odd2_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe3 1 1345(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd2_Result))
			((Unit_d)(odd2_Unit))
			((Latency_d)(odd2_Latency))
			((RegDst_d)(odd2_RegDst))
			((RegWr_d)(odd2_RegWr))
			((Result_q)(odd3_Result))
			((Unit_q)(odd3_Unit))
			((Latency_q)(odd3_Latency))
			((RegDst_q)(odd3_RegDst))
			((RegWr_q)(odd3_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe4 1 1360(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd3_Result_MUX))
			((Unit_d)(odd3_Unit))
			((Latency_d)(odd3_Latency))
			((RegDst_d)(odd3_RegDst))
			((RegWr_d)(odd3_RegWr))
			((Result_q)(odd4_Result))
			((Unit_q)(odd4_Unit))
			((Latency_q)(odd4_Latency))
			((RegDst_q)(odd4_RegDst))
			((RegWr_q)(odd4_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe5 1 1375(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd4_Result))
			((Unit_d)(odd4_Unit))
			((Latency_d)(odd4_Latency))
			((RegDst_d)(odd4_RegDst))
			((RegWr_d)(odd4_RegWr))
			((Result_q)(odd5_Result))
			((Unit_q)(odd5_Unit))
			((Latency_q)(odd5_Latency))
			((RegDst_q)(odd5_RegDst))
			((RegWr_q)(odd5_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe6 1 1390(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd5_Result))
			((Unit_d)(odd5_Unit))
			((Latency_d)(odd5_Latency))
			((RegDst_d)(odd5_RegDst))
			((RegWr_d)(odd5_RegWr))
			((Result_q)(odd6_Result))
			((Unit_q)(odd6_Unit))
			((Latency_q)(odd6_Latency))
			((RegDst_q)(odd6_RegDst))
			((RegWr_q)(odd6_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst Odd_pipe7 1 1405(_comp pipe_reg)
		(_port
			((clk)(clk))
			((Result_d)(odd6_Result_MUX))
			((Unit_d)(odd6_Unit))
			((Latency_d)(odd6_Latency))
			((RegDst_d)(odd6_RegDst))
			((RegWr_d)(odd6_RegWr))
			((Result_q)(odd7_Result))
			((Unit_q)(odd7_Unit))
			((Latency_q)(odd7_Latency))
			((RegDst_q)(odd7_RegDst))
			((RegWr_q)(odd7_RegWr))
		)
		(_use(_ent . pipe_reg)
		)
	)
	(_inst PC 1 1420(_comp program_counter)
		(_port
			((clk)(clk))
			((PC_i)(PC_d))
			((PCWr)(PCWr))
			((PC_o)(PC_if))
			((en)(PC_en))
			((inc2)(PC_inc2))
		)
		(_use(_ent . program_counter)
			(_port
				((clk)(clk))
				((en)(en))
				((inc2)(inc2))
				((PC_i)(PC_i))
				((PCWr)(PCWr))
				((PC_o)(PC_o))
			)
		)
	)
	(_inst PU 1 1430(_comp permute_unit)
		(_port
			((op_sel)(op_PU))
			((A)(D))
			((Result)(PU_Result))
		)
		(_use(_ent . permute_unit)
		)
	)
	(_inst PU_MUX 1 1437(_comp result_mux)
		(_gen
			((G_UNIT)((i 4)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Unit_sel)(odd3_Unit))
			((Latency)(odd3_Latency))
			((Result0)(odd3_Result))
			((Result1)(PU_Result3))
			((Result)(odd3_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 4)))
				((G_LATENCY)((i 4)))
			)
		)
	)
	(_inst PU_pipe1 1 1450(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result))
			((q)(PU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe2 1 1457(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result1))
			((q)(PU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst PU_pipe3 1 1464(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(PU_Result2))
			((q)(PU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst Registers 1 1471(_comp register_file)
		(_port
			((clk)(clk))
			((A_rd_addr)(RA_rf))
			((A_rd_data)(A_reg))
			((B_rd_addr)(RB_rf))
			((B_rd_data)(B_reg))
			((C_rd_addr)(RC_rf))
			((C_rd_data)(C_reg))
			((D_rd_addr)(RD_rf))
			((D_rd_data)(D_reg))
			((E_rd_addr)(RE_rf))
			((E_rd_data)(E_reg))
			((F_rd_addr)(RF_rf))
			((F_rd_data)(F_reg))
			((A_wr_en)(evenWB_RegWr))
			((A_wr_addr)(evenWB_RegDst))
			((A_wr_data)(evenWB_Result))
			((B_wr_en)(oddWB_RegWr))
			((B_wr_addr)(oddWB_RegDst))
			((B_wr_data)(oddWB_Result))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst SFU1 1 1494(_comp simple_fixed_unit1)
		(_port
			((op_sel)(op_SFU1))
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((Result)(SFU1_Result))
		)
		(_use(_ent . simple_fixed_unit1)
		)
	)
	(_inst SFU1_MUX 1 1503(_comp result_mux)
		(_gen
			((G_UNIT)((i 0)))
			((G_LATENCY)((i 2)))
		)
		(_port
			((Unit_sel)(even2_Unit))
			((Latency)(even2_Latency))
			((Result0)(even2_Result))
			((Result1)(SFU1_Result2))
			((Result)(even2_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 0)))
				((G_LATENCY)((i 2)))
			)
		)
	)
	(_inst SFU1_pipe1 1 1516(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result))
			((q)(SFU1_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU1_pipe2 1 1523(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU1_Result1))
			((q)(SFU1_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2 1 1530(_comp simple_fixed_unit2)
		(_port
			((op_sel)(op_SFU2))
			((A)(A))
			((B)(B))
			((Imm)(even_Imm))
			((Result)(SFU2_Result))
		)
		(_use(_ent . simple_fixed_unit2)
		)
	)
	(_inst SFU2_MUX 1 1539(_comp result_mux)
		(_gen
			((G_UNIT)((i 1)))
			((G_LATENCY)((i 4)))
		)
		(_port
			((Unit_sel)(even3_Unit))
			((Latency)(even3_Latency))
			((Result0)(even3_Result))
			((Result1)(SFU_Result3))
			((Result)(even3_Result_MUX1))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 1)))
				((G_LATENCY)((i 4)))
			)
		)
	)
	(_inst SFU2_pipe1 1 1552(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result))
			((q)(SFU2_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe2 1 1559(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result1))
			((q)(SFU2_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SFU2_pipe3 1 1566(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SFU2_Result2))
			((q)(SFU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU 1 1573(_comp single_precision_unit)
		(_port
			((op_sel)(op_SPU))
			((A)(A))
			((B)(B))
			((C)(C))
			((Imm)(even_Imm))
			((Result)(SPU_Result))
		)
		(_use(_ent . single_precision_unit)
		)
	)
	(_inst SPU_MUX1 1 1583(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 6)))
		)
		(_port
			((Unit_sel)(even6_Unit))
			((Latency)(even6_Latency))
			((Result0)(even6_Result))
			((Result1)(SPU_Result6))
			((Result)(even6_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 6)))
			)
		)
	)
	(_inst SPU_MUX2 1 1596(_comp result_mux)
		(_gen
			((G_UNIT)((i 2)))
			((G_LATENCY)((i 7)))
		)
		(_port
			((Unit_sel)(even7_Unit))
			((Latency)(even7_Latency))
			((Result0)(even7_Result))
			((Result1)(SPU_Result7))
			((Result)(even7_Result_MUX))
		)
		(_use(_ent . result_mux)
			(_gen
				((G_UNIT)((i 2)))
				((G_LATENCY)((i 7)))
			)
		)
	)
	(_inst SPU_pipe1 1 1609(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result))
			((q)(SPU_Result1))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe2 1 1616(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result1))
			((q)(SPU_Result2))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe3 1 1623(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result2))
			((q)(SPU_Result3))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe4 1 1630(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result3))
			((q)(SPU_Result4))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe5 1 1637(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result4))
			((q)(SPU_Result5))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe6 1 1644(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result5))
			((q)(SPU_Result6))
		)
		(_use(_ent . result_reg)
		)
	)
	(_inst SPU_pipe7 1 1651(_comp result_reg)
		(_port
			((clk)(clk))
			((d)(SPU_Result6))
			((q)(SPU_Result7))
		)
		(_use(_ent . result_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 1 44(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 1 47(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~132 1 58(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~134 1 66(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13 1 67(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 1 69(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~136 1 70(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 1 77(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~138 1 78(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1310 1 89(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1312 1 97(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 99(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1314 1 100(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 1 102(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 1 103(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 1 105(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1316 1 106(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1318 1 123(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1320 1 125(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1322 1 127(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1324 1 129(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1326 1 130(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1328 1 131(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1330 1 151(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1332 1 157(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1334 1 210(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 1 216(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1336 1 221(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~1338 1 222(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1340 1 228(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1342 1 229(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1344 1 231(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1346 1 232(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1348 1 234(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1350 1 235(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1352 1 314(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1354 1 328(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1356 1 329(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1358 1 332(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1360 1 340(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1362 1 342(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1364 1 345(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1366 1 347(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1368 1 348(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1370 1 368(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1372 1 369(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1374 1 376(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1376 1 377(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1378 1 379(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~1380 1 391(_array -1((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1382 1 401(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1384 1 402(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1386 1 427(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1388 1 429(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1390 1 437(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1392 1 443(_array -1((_to i 0 i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~1394 1 444(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~1396 1 446(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~1398 1 452(_array -1((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13100 1 453(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13102 1 455(_array -1((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13104 1 461(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13106 1 462(_array -1((_to i 0 i 127)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13108 1 465(_array -1((_to i 0 i 17)))))
		(_cnst(_int GND_CONSTANT -1 1 478(_arch((i 2)))))
		(_sig(_int A_cache_hit -1 1 482(_arch(_uni))))
		(_sig(_int A_cache_hit_n -1 1 483(_arch(_uni))))
		(_sig(_int A_cache_hit_q -1 1 484(_arch(_uni))))
		(_sig(_int a_fetch -1 1 485(_arch(_uni))))
		(_sig(_int a_RA_rd -1 1 486(_arch(_uni))))
		(_sig(_int a_RB_rd -1 1 487(_arch(_uni))))
		(_sig(_int a_RC_rd -1 1 488(_arch(_uni))))
		(_sig(_int a_RegWr -1 1 489(_arch(_uni))))
		(_sig(_int a_stop -1 1 490(_arch(_uni))))
		(_sig(_int branch_mispredict -1 1 491(_arch(_uni))))
		(_sig(_int B_cache_hit -1 1 492(_arch(_uni))))
		(_sig(_int B_cache_hit_q -1 1 493(_arch(_uni))))
		(_sig(_int b_fetch -1 1 494(_arch(_uni))))
		(_sig(_int b_RA_rd -1 1 495(_arch(_uni))))
		(_sig(_int b_RB_rd -1 1 496(_arch(_uni))))
		(_sig(_int b_RC_rd -1 1 497(_arch(_uni))))
		(_sig(_int b_RegWr -1 1 498(_arch(_uni))))
		(_sig(_int b_stop -1 1 499(_arch(_uni))))
		(_sig(_int even0_RegWr -1 1 500(_arch(_uni))))
		(_sig(_int even1_RegWr -1 1 501(_arch(_uni))))
		(_sig(_int even2_RegWr -1 1 502(_arch(_uni))))
		(_sig(_int even3_RegWr -1 1 503(_arch(_uni))))
		(_sig(_int even4_RegWr -1 1 504(_arch(_uni))))
		(_sig(_int even5_RegWr -1 1 505(_arch(_uni))))
		(_sig(_int even6_RegWr -1 1 506(_arch(_uni))))
		(_sig(_int even7_RegWr -1 1 507(_arch(_uni))))
		(_sig(_int evenWB_RegWr -1 1 508(_arch(_uni))))
		(_sig(_int even_RegWr_rf -1 1 509(_arch(_uni))))
		(_sig(_int GND -1 1 510(_int(_uni))))
		(_sig(_int odd0_RegWr -1 1 511(_arch(_uni))))
		(_sig(_int odd1_RegWr -1 1 512(_arch(_uni))))
		(_sig(_int odd2_RegWr -1 1 513(_arch(_uni))))
		(_sig(_int odd3_RegWr -1 1 514(_arch(_uni))))
		(_sig(_int odd4_RegWr -1 1 515(_arch(_uni))))
		(_sig(_int odd5_RegWr -1 1 516(_arch(_uni))))
		(_sig(_int odd6_RegWr -1 1 517(_arch(_uni))))
		(_sig(_int odd7_RegWr -1 1 518(_arch(_uni))))
		(_sig(_int oddWB_RegWr -1 1 519(_arch(_uni))))
		(_sig(_int odd_RegWr_rf -1 1 520(_arch(_uni))))
		(_sig(_int PCWr -1 1 521(_arch(_uni))))
		(_sig(_int PCWr1 -1 1 522(_arch(_uni))))
		(_sig(_int PCWr_BRU -1 1 523(_arch(_uni))))
		(_sig(_int PC_en -1 1 524(_arch(_uni))))
		(_sig(_int PC_inc2 -1 1 525(_arch(_uni))))
		(_sig(_int stall_B -1 1 526(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~127}~13110 1 527(_array -1((_to i 0 i 127)))))
		(_sig(_int A 64 1 527(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13112 1 528(_array -1((_to i 0 i 17)))))
		(_sig(_int a_Imm 65 1 528(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13114 1 529(_array -1((_to i 0 i 2)))))
		(_sig(_int a_Latency 66 1 529(_arch(_uni))))
		(_sig(_int a_op_BRU 66 1 530(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13116 1 531(_array -1((_to i 0 i 1)))))
		(_sig(_int a_op_BU 67 1 531(_arch(_uni))))
		(_sig(_int a_op_LSU 66 1 532(_arch(_uni))))
		(_sig(_int a_op_PU 67 1 533(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13118 1 534(_array -1((_to i 0 i 4)))))
		(_sig(_int a_op_SFU1 68 1 534(_arch(_uni))))
		(_sig(_int a_op_SFU2 66 1 535(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13120 1 536(_array -1((_to i 0 i 3)))))
		(_sig(_int a_op_SPU 69 1 536(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13122 1 537(_array -1((_to i 0 i 6)))))
		(_sig(_int a_RA 70 1 537(_arch(_uni))))
		(_sig(_int a_RB 70 1 538(_arch(_uni))))
		(_sig(_int a_RC 70 1 539(_arch(_uni))))
		(_sig(_int A_reg 64 1 540(_arch(_uni))))
		(_sig(_int a_RegDst 70 1 541(_arch(_uni))))
		(_sig(_int a_Unit 66 1 542(_arch(_uni))))
		(_sig(_int B 64 1 543(_arch(_uni))))
		(_sig(_int BU_Result 64 1 544(_arch(_uni))))
		(_sig(_int BU_Result1 64 1 545(_arch(_uni))))
		(_sig(_int BU_Result2 64 1 546(_arch(_uni))))
		(_sig(_int BU_Result3 64 1 547(_arch(_uni))))
		(_sig(_int b_Imm 65 1 548(_arch(_uni))))
		(_sig(_int b_Latency 66 1 549(_arch(_uni))))
		(_sig(_int b_op_BRU 66 1 550(_arch(_uni))))
		(_sig(_int b_op_BU 67 1 551(_arch(_uni))))
		(_sig(_int b_op_LSU 66 1 552(_arch(_uni))))
		(_sig(_int b_op_PU 67 1 553(_arch(_uni))))
		(_sig(_int b_op_SFU1 68 1 554(_arch(_uni))))
		(_sig(_int b_op_SFU2 66 1 555(_arch(_uni))))
		(_sig(_int b_op_SPU 69 1 556(_arch(_uni))))
		(_sig(_int b_RA 70 1 557(_arch(_uni))))
		(_sig(_int b_RB 70 1 558(_arch(_uni))))
		(_sig(_int b_RC 70 1 559(_arch(_uni))))
		(_sig(_int B_reg 64 1 560(_arch(_uni))))
		(_sig(_int b_RegDst 70 1 561(_arch(_uni))))
		(_sig(_int b_Unit 66 1 562(_arch(_uni))))
		(_sig(_int C 64 1 563(_arch(_uni))))
		(_sig(_int C_reg 64 1 564(_arch(_uni))))
		(_sig(_int D 64 1 565(_arch(_uni))))
		(_sig(_int D_reg 64 1 566(_arch(_uni))))
		(_sig(_int E 64 1 567(_arch(_uni))))
		(_sig(_int even0_Latency 66 1 568(_arch(_uni))))
		(_sig(_int even0_RegDst 70 1 569(_arch(_uni))))
		(_sig(_int even0_Unit 66 1 570(_arch(_uni))))
		(_sig(_int even1_Latency 66 1 571(_arch(_uni))))
		(_sig(_int even1_RegDst 70 1 572(_arch(_uni))))
		(_sig(_int even1_Result 64 1 573(_arch(_uni))))
		(_sig(_int even1_Unit 66 1 574(_arch(_uni))))
		(_sig(_int even2_Latency 66 1 575(_arch(_uni))))
		(_sig(_int even2_RegDst 70 1 576(_arch(_uni))))
		(_sig(_int even2_Result 64 1 577(_arch(_uni))))
		(_sig(_int even2_Result_MUX 64 1 578(_arch(_uni))))
		(_sig(_int even2_Unit 66 1 579(_arch(_uni))))
		(_sig(_int even3_Latency 66 1 580(_arch(_uni))))
		(_sig(_int even3_RegDst 70 1 581(_arch(_uni))))
		(_sig(_int even3_Result 64 1 582(_arch(_uni))))
		(_sig(_int even3_Result_MUX1 64 1 583(_arch(_uni))))
		(_sig(_int even3_Result_MUX2 64 1 584(_arch(_uni))))
		(_sig(_int even3_Unit 66 1 585(_arch(_uni))))
		(_sig(_int even4_Latency 66 1 586(_arch(_uni))))
		(_sig(_int even4_RegDst 70 1 587(_arch(_uni))))
		(_sig(_int even4_Result 64 1 588(_arch(_uni))))
		(_sig(_int even4_Unit 66 1 589(_arch(_uni))))
		(_sig(_int even5_Latency 66 1 590(_arch(_uni))))
		(_sig(_int even5_RegDst 70 1 591(_arch(_uni))))
		(_sig(_int even5_Result 64 1 592(_arch(_uni))))
		(_sig(_int even5_Unit 66 1 593(_arch(_uni))))
		(_sig(_int even6_Latency 66 1 594(_arch(_uni))))
		(_sig(_int even6_RegDst 70 1 595(_arch(_uni))))
		(_sig(_int even6_Result 64 1 596(_arch(_uni))))
		(_sig(_int even6_Result_MUX 64 1 597(_arch(_uni))))
		(_sig(_int even6_Unit 66 1 598(_arch(_uni))))
		(_sig(_int even7_Latency 66 1 599(_arch(_uni))))
		(_sig(_int even7_RegDst 70 1 600(_arch(_uni))))
		(_sig(_int even7_Result 64 1 601(_arch(_uni))))
		(_sig(_int even7_Result_MUX 64 1 602(_arch(_uni))))
		(_sig(_int even7_Unit 66 1 603(_arch(_uni))))
		(_sig(_int evenWB_Latency 66 1 604(_arch(_uni))))
		(_sig(_int evenWB_RegDst 70 1 605(_arch(_uni))))
		(_sig(_int evenWB_Result 64 1 606(_arch(_uni))))
		(_sig(_int evenWB_Unit 66 1 607(_arch(_uni))))
		(_sig(_int even_Imm 65 1 608(_arch(_uni))))
		(_sig(_int even_Imm_rf 65 1 609(_arch(_uni))))
		(_sig(_int even_Latency_rf 66 1 610(_arch(_uni))))
		(_sig(_int even_RegDst_rf 70 1 611(_arch(_uni))))
		(_sig(_int even_Unit_rf 66 1 612(_arch(_uni))))
		(_sig(_int E_reg 64 1 613(_arch(_uni))))
		(_sig(_int F 64 1 614(_arch(_uni))))
		(_sig(_int F_reg 64 1 615(_arch(_uni))))
		(_sig(_int GND_128 64 1 616(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13124 1 617(_array -1((_to i 0 i 31)))))
		(_sig(_int instruction_A_dec 71 1 617(_arch(_uni))))
		(_sig(_int instruction_A_if 71 1 618(_arch(_uni))))
		(_sig(_int instruction_B_dec 71 1 619(_arch(_uni))))
		(_sig(_int instruction_B_if 71 1 620(_arch(_uni))))
		(_sig(_int instruction_mem_addr 71 1 621(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13126 1 622(_array -1((_to i 0 i 7)))))
		(_sig(_int instruction_mem_data 72 1 622(_arch(_uni))))
		(_sig(_int LSU_Result 64 1 623(_arch(_uni))))
		(_sig(_int LSU_Result1 64 1 624(_arch(_uni))))
		(_sig(_int LSU_Result2 64 1 625(_arch(_uni))))
		(_sig(_int LSU_Result3 64 1 626(_arch(_uni))))
		(_sig(_int LSU_Result4 64 1 627(_arch(_uni))))
		(_sig(_int LSU_Result5 64 1 628(_arch(_uni))))
		(_sig(_int LSU_Result6 64 1 629(_arch(_uni))))
		(_sig(_int odd0_Latency 66 1 630(_arch(_uni))))
		(_sig(_int odd0_RegDst 70 1 631(_arch(_uni))))
		(_sig(_int odd0_Unit 66 1 632(_arch(_uni))))
		(_sig(_int odd1_Latency 66 1 633(_arch(_uni))))
		(_sig(_int odd1_RegDst 70 1 634(_arch(_uni))))
		(_sig(_int odd1_Result 64 1 635(_arch(_uni))))
		(_sig(_int odd1_Unit 66 1 636(_arch(_uni))))
		(_sig(_int odd2_Latency 66 1 637(_arch(_uni))))
		(_sig(_int odd2_RegDst 70 1 638(_arch(_uni))))
		(_sig(_int odd2_Result 64 1 639(_arch(_uni))))
		(_sig(_int odd2_Unit 66 1 640(_arch(_uni))))
		(_sig(_int odd3_Latency 66 1 641(_arch(_uni))))
		(_sig(_int odd3_RegDst 70 1 642(_arch(_uni))))
		(_sig(_int odd3_Result 64 1 643(_arch(_uni))))
		(_sig(_int odd3_Result_MUX 64 1 644(_arch(_uni))))
		(_sig(_int odd3_Unit 66 1 645(_arch(_uni))))
		(_sig(_int odd4_Latency 66 1 646(_arch(_uni))))
		(_sig(_int odd4_RegDst 70 1 647(_arch(_uni))))
		(_sig(_int odd4_Result 64 1 648(_arch(_uni))))
		(_sig(_int odd4_Unit 66 1 649(_arch(_uni))))
		(_sig(_int odd5_Latency 66 1 650(_arch(_uni))))
		(_sig(_int odd5_RegDst 70 1 651(_arch(_uni))))
		(_sig(_int odd5_Result 64 1 652(_arch(_uni))))
		(_sig(_int odd5_Unit 66 1 653(_arch(_uni))))
		(_sig(_int odd6_Latency 66 1 654(_arch(_uni))))
		(_sig(_int odd6_RegDst 70 1 655(_arch(_uni))))
		(_sig(_int odd6_Result 64 1 656(_arch(_uni))))
		(_sig(_int odd6_Result_MUX 64 1 657(_arch(_uni))))
		(_sig(_int odd6_Unit 66 1 658(_arch(_uni))))
		(_sig(_int odd7_Latency 66 1 659(_arch(_uni))))
		(_sig(_int odd7_RegDst 70 1 660(_arch(_uni))))
		(_sig(_int odd7_Result 64 1 661(_arch(_uni))))
		(_sig(_int odd7_Unit 66 1 662(_arch(_uni))))
		(_sig(_int oddWB_Latency 66 1 663(_arch(_uni))))
		(_sig(_int oddWB_RegDst 70 1 664(_arch(_uni))))
		(_sig(_int oddWB_Result 64 1 665(_arch(_uni))))
		(_sig(_int oddWB_Unit 66 1 666(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13128 1 667(_array -1((_to i 0 i 15)))))
		(_sig(_int odd_Imm 73 1 667(_arch(_uni))))
		(_sig(_int odd_Imm_rf 73 1 668(_arch(_uni))))
		(_sig(_int odd_Latency_rf 66 1 669(_arch(_uni))))
		(_sig(_int odd_RegDst_rf 70 1 670(_arch(_uni))))
		(_sig(_int odd_Unit_rf 66 1 671(_arch(_uni))))
		(_sig(_int op_BRU 66 1 672(_arch(_uni))))
		(_sig(_int op_BRU_rf 66 1 673(_arch(_uni))))
		(_sig(_int op_BU 67 1 674(_arch(_uni))))
		(_sig(_int op_BU_rf 67 1 675(_arch(_uni))))
		(_sig(_int op_LSU 66 1 676(_arch(_uni))))
		(_sig(_int op_LSU_rf 66 1 677(_arch(_uni))))
		(_sig(_int op_PU 67 1 678(_arch(_uni))))
		(_sig(_int op_PU_rf 67 1 679(_arch(_uni))))
		(_sig(_int op_SFU1 68 1 680(_arch(_uni))))
		(_sig(_int op_SFU1_rf 68 1 681(_arch(_uni))))
		(_sig(_int op_SFU2 66 1 682(_arch(_uni))))
		(_sig(_int op_SFU2_rf 66 1 683(_arch(_uni))))
		(_sig(_int op_SPU 69 1 684(_arch(_uni))))
		(_sig(_int op_SPU_rf 69 1 685(_arch(_uni))))
		(_sig(_int PC_BRU 71 1 686(_arch(_uni))))
		(_sig(_int PC_BRU1 71 1 687(_arch(_uni))))
		(_sig(_int PC_d 71 1 688(_arch(_uni))))
		(_sig(_int PC_fw 71 1 689(_arch(_uni))))
		(_sig(_int PC_if 71 1 690(_arch(_uni))))
		(_sig(_int PC_rf 71 1 691(_arch(_uni))))
		(_sig(_int PU_Result 64 1 692(_arch(_uni))))
		(_sig(_int PU_Result1 64 1 693(_arch(_uni))))
		(_sig(_int PU_Result2 64 1 694(_arch(_uni))))
		(_sig(_int PU_Result3 64 1 695(_arch(_uni))))
		(_sig(_int RA_fw 70 1 696(_arch(_uni))))
		(_sig(_int RA_rf 70 1 697(_arch(_uni))))
		(_sig(_int RB_fw 70 1 698(_arch(_uni))))
		(_sig(_int RB_rf 70 1 699(_arch(_uni))))
		(_sig(_int RC_fw 70 1 700(_arch(_uni))))
		(_sig(_int RC_rf 70 1 701(_arch(_uni))))
		(_sig(_int RD_fw 70 1 702(_arch(_uni))))
		(_sig(_int RD_rf 70 1 703(_arch(_uni))))
		(_sig(_int RE_fw 70 1 704(_arch(_uni))))
		(_sig(_int RE_rf 70 1 705(_arch(_uni))))
		(_sig(_int RF_fw 70 1 706(_arch(_uni))))
		(_sig(_int RF_rf 70 1 707(_arch(_uni))))
		(_sig(_int SFU1_Result 64 1 708(_arch(_uni))))
		(_sig(_int SFU1_Result1 64 1 709(_arch(_uni))))
		(_sig(_int SFU1_Result2 64 1 710(_arch(_uni))))
		(_sig(_int SFU2_Result 64 1 711(_arch(_uni))))
		(_sig(_int SFU2_Result1 64 1 712(_arch(_uni))))
		(_sig(_int SFU2_Result2 64 1 713(_arch(_uni))))
		(_sig(_int SFU_Result3 64 1 714(_arch(_uni))))
		(_sig(_int SPU_Result 64 1 715(_arch(_uni))))
		(_sig(_int SPU_Result1 64 1 716(_arch(_uni))))
		(_sig(_int SPU_Result2 64 1 717(_arch(_uni))))
		(_sig(_int SPU_Result3 64 1 718(_arch(_uni))))
		(_sig(_int SPU_Result4 64 1 719(_arch(_uni))))
		(_sig(_int SPU_Result5 64 1 720(_arch(_uni))))
		(_sig(_int SPU_Result6 64 1 721(_arch(_uni))))
		(_sig(_int SPU_Result7 64 1 722(_arch(_uni))))
		(_prcs
			(line__1658(_arch 0 1 1658(_assignment(_trgt(45))(_sens(2)(11)))))
			(line__1660(_arch 1 1 1660(_assignment(_trgt(43))(_sens(3)(4)))))
			(line__1662(_arch 2 1 1662(_assignment(_trgt(44))(_sens(12)(13)))))
			(line__1664(_arch 3 1 1664(_assignment(_trgt(2))(_sens(1)))))
			(line__1670(_arch 4 1 1670(_assignment(_trgt(135(0))))))
			(line__1671(_arch 5 1 1671(_assignment(_trgt(135(1))))))
			(line__1672(_arch 6 1 1672(_assignment(_trgt(135(2))))))
			(line__1673(_arch 7 1 1673(_assignment(_trgt(135(3))))))
			(line__1674(_arch 8 1 1674(_assignment(_trgt(135(4))))))
			(line__1675(_arch 9 1 1675(_assignment(_trgt(135(5))))))
			(line__1676(_arch 10 1 1676(_assignment(_trgt(135(6))))))
			(line__1677(_arch 11 1 1677(_assignment(_trgt(135(7))))))
			(line__1678(_arch 12 1 1678(_assignment(_trgt(135(8))))))
			(line__1679(_arch 13 1 1679(_assignment(_trgt(135(9))))))
			(line__1680(_arch 14 1 1680(_assignment(_trgt(135(10))))))
			(line__1681(_arch 15 1 1681(_assignment(_trgt(135(11))))))
			(line__1682(_arch 16 1 1682(_assignment(_trgt(135(12))))))
			(line__1683(_arch 17 1 1683(_assignment(_trgt(135(13))))))
			(line__1684(_arch 18 1 1684(_assignment(_trgt(135(14))))))
			(line__1685(_arch 19 1 1685(_assignment(_trgt(135(15))))))
			(line__1686(_arch 20 1 1686(_assignment(_trgt(135(16))))))
			(line__1687(_arch 21 1 1687(_assignment(_trgt(135(17))))))
			(line__1688(_arch 22 1 1688(_assignment(_trgt(135(18))))))
			(line__1689(_arch 23 1 1689(_assignment(_trgt(135(19))))))
			(line__1690(_arch 24 1 1690(_assignment(_trgt(135(20))))))
			(line__1691(_arch 25 1 1691(_assignment(_trgt(135(21))))))
			(line__1692(_arch 26 1 1692(_assignment(_trgt(135(22))))))
			(line__1693(_arch 27 1 1693(_assignment(_trgt(135(23))))))
			(line__1694(_arch 28 1 1694(_assignment(_trgt(135(24))))))
			(line__1695(_arch 29 1 1695(_assignment(_trgt(135(25))))))
			(line__1696(_arch 30 1 1696(_assignment(_trgt(135(26))))))
			(line__1697(_arch 31 1 1697(_assignment(_trgt(135(27))))))
			(line__1698(_arch 32 1 1698(_assignment(_trgt(135(28))))))
			(line__1699(_arch 33 1 1699(_assignment(_trgt(135(29))))))
			(line__1700(_arch 34 1 1700(_assignment(_trgt(135(30))))))
			(line__1701(_arch 35 1 1701(_assignment(_trgt(135(31))))))
			(line__1702(_arch 36 1 1702(_assignment(_trgt(135(32))))))
			(line__1703(_arch 37 1 1703(_assignment(_trgt(135(33))))))
			(line__1704(_arch 38 1 1704(_assignment(_trgt(135(34))))))
			(line__1705(_arch 39 1 1705(_assignment(_trgt(135(35))))))
			(line__1706(_arch 40 1 1706(_assignment(_trgt(135(36))))))
			(line__1707(_arch 41 1 1707(_assignment(_trgt(135(37))))))
			(line__1708(_arch 42 1 1708(_assignment(_trgt(135(38))))))
			(line__1709(_arch 43 1 1709(_assignment(_trgt(135(39))))))
			(line__1710(_arch 44 1 1710(_assignment(_trgt(135(40))))))
			(line__1711(_arch 45 1 1711(_assignment(_trgt(135(41))))))
			(line__1712(_arch 46 1 1712(_assignment(_trgt(135(42))))))
			(line__1713(_arch 47 1 1713(_assignment(_trgt(135(43))))))
			(line__1714(_arch 48 1 1714(_assignment(_trgt(135(44))))))
			(line__1715(_arch 49 1 1715(_assignment(_trgt(135(45))))))
			(line__1716(_arch 50 1 1716(_assignment(_trgt(135(46))))))
			(line__1717(_arch 51 1 1717(_assignment(_trgt(135(47))))))
			(line__1718(_arch 52 1 1718(_assignment(_trgt(135(48))))))
			(line__1719(_arch 53 1 1719(_assignment(_trgt(135(49))))))
			(line__1720(_arch 54 1 1720(_assignment(_trgt(135(50))))))
			(line__1721(_arch 55 1 1721(_assignment(_trgt(135(51))))))
			(line__1722(_arch 56 1 1722(_assignment(_trgt(135(52))))))
			(line__1723(_arch 57 1 1723(_assignment(_trgt(135(53))))))
			(line__1724(_arch 58 1 1724(_assignment(_trgt(135(54))))))
			(line__1725(_arch 59 1 1725(_assignment(_trgt(135(55))))))
			(line__1726(_arch 60 1 1726(_assignment(_trgt(135(56))))))
			(line__1727(_arch 61 1 1727(_assignment(_trgt(135(57))))))
			(line__1728(_arch 62 1 1728(_assignment(_trgt(135(58))))))
			(line__1729(_arch 63 1 1729(_assignment(_trgt(135(59))))))
			(line__1730(_arch 64 1 1730(_assignment(_trgt(135(60))))))
			(line__1731(_arch 65 1 1731(_assignment(_trgt(135(61))))))
			(line__1732(_arch 66 1 1732(_assignment(_trgt(135(62))))))
			(line__1733(_arch 67 1 1733(_assignment(_trgt(135(63))))))
			(line__1734(_arch 68 1 1734(_assignment(_trgt(135(64))))))
			(line__1735(_arch 69 1 1735(_assignment(_trgt(135(65))))))
			(line__1736(_arch 70 1 1736(_assignment(_trgt(135(66))))))
			(line__1737(_arch 71 1 1737(_assignment(_trgt(135(67))))))
			(line__1738(_arch 72 1 1738(_assignment(_trgt(135(68))))))
			(line__1739(_arch 73 1 1739(_assignment(_trgt(135(69))))))
			(line__1740(_arch 74 1 1740(_assignment(_trgt(135(70))))))
			(line__1741(_arch 75 1 1741(_assignment(_trgt(135(71))))))
			(line__1742(_arch 76 1 1742(_assignment(_trgt(135(72))))))
			(line__1743(_arch 77 1 1743(_assignment(_trgt(135(73))))))
			(line__1744(_arch 78 1 1744(_assignment(_trgt(135(74))))))
			(line__1745(_arch 79 1 1745(_assignment(_trgt(135(75))))))
			(line__1746(_arch 80 1 1746(_assignment(_trgt(135(76))))))
			(line__1747(_arch 81 1 1747(_assignment(_trgt(135(77))))))
			(line__1748(_arch 82 1 1748(_assignment(_trgt(135(78))))))
			(line__1749(_arch 83 1 1749(_assignment(_trgt(135(79))))))
			(line__1750(_arch 84 1 1750(_assignment(_trgt(135(80))))))
			(line__1751(_arch 85 1 1751(_assignment(_trgt(135(81))))))
			(line__1752(_arch 86 1 1752(_assignment(_trgt(135(82))))))
			(line__1753(_arch 87 1 1753(_assignment(_trgt(135(83))))))
			(line__1754(_arch 88 1 1754(_assignment(_trgt(135(84))))))
			(line__1755(_arch 89 1 1755(_assignment(_trgt(135(85))))))
			(line__1756(_arch 90 1 1756(_assignment(_trgt(135(86))))))
			(line__1757(_arch 91 1 1757(_assignment(_trgt(135(87))))))
			(line__1758(_arch 92 1 1758(_assignment(_trgt(135(88))))))
			(line__1759(_arch 93 1 1759(_assignment(_trgt(135(89))))))
			(line__1760(_arch 94 1 1760(_assignment(_trgt(135(90))))))
			(line__1761(_arch 95 1 1761(_assignment(_trgt(135(91))))))
			(line__1762(_arch 96 1 1762(_assignment(_trgt(135(92))))))
			(line__1763(_arch 97 1 1763(_assignment(_trgt(135(93))))))
			(line__1764(_arch 98 1 1764(_assignment(_trgt(135(94))))))
			(line__1765(_arch 99 1 1765(_assignment(_trgt(135(95))))))
			(line__1766(_arch 100 1 1766(_assignment(_trgt(135(96))))))
			(line__1767(_arch 101 1 1767(_assignment(_trgt(135(97))))))
			(line__1768(_arch 102 1 1768(_assignment(_trgt(135(98))))))
			(line__1769(_arch 103 1 1769(_assignment(_trgt(135(99))))))
			(line__1770(_arch 104 1 1770(_assignment(_trgt(135(100))))))
			(line__1771(_arch 105 1 1771(_assignment(_trgt(135(101))))))
			(line__1772(_arch 106 1 1772(_assignment(_trgt(135(102))))))
			(line__1773(_arch 107 1 1773(_assignment(_trgt(135(103))))))
			(line__1774(_arch 108 1 1774(_assignment(_trgt(135(104))))))
			(line__1775(_arch 109 1 1775(_assignment(_trgt(135(105))))))
			(line__1776(_arch 110 1 1776(_assignment(_trgt(135(106))))))
			(line__1777(_arch 111 1 1777(_assignment(_trgt(135(107))))))
			(line__1778(_arch 112 1 1778(_assignment(_trgt(135(108))))))
			(line__1779(_arch 113 1 1779(_assignment(_trgt(135(109))))))
			(line__1780(_arch 114 1 1780(_assignment(_trgt(135(110))))))
			(line__1781(_arch 115 1 1781(_assignment(_trgt(135(111))))))
			(line__1782(_arch 116 1 1782(_assignment(_trgt(135(112))))))
			(line__1783(_arch 117 1 1783(_assignment(_trgt(135(113))))))
			(line__1784(_arch 118 1 1784(_assignment(_trgt(135(114))))))
			(line__1785(_arch 119 1 1785(_assignment(_trgt(135(115))))))
			(line__1786(_arch 120 1 1786(_assignment(_trgt(135(116))))))
			(line__1787(_arch 121 1 1787(_assignment(_trgt(135(117))))))
			(line__1788(_arch 122 1 1788(_assignment(_trgt(135(118))))))
			(line__1789(_arch 123 1 1789(_assignment(_trgt(135(119))))))
			(line__1790(_arch 124 1 1790(_assignment(_trgt(135(120))))))
			(line__1791(_arch 125 1 1791(_assignment(_trgt(135(121))))))
			(line__1792(_arch 126 1 1792(_assignment(_trgt(135(122))))))
			(line__1793(_arch 127 1 1793(_assignment(_trgt(135(123))))))
			(line__1794(_arch 128 1 1794(_assignment(_trgt(135(124))))))
			(line__1795(_arch 129 1 1795(_assignment(_trgt(135(125))))))
			(line__1796(_arch 130 1 1796(_assignment(_trgt(135(126))))))
			(line__1797(_arch 131 1 1797(_assignment(_trgt(135(127))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extspu_lite.spu_lite_pkg.unit_t(1 unit_t)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(spu_lite_pkg))(std(standard)))
	(_model . rtl 132 -1)
)
