@W: MT529 :"c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\atividades_feitas\ativ_unid_7_cap2\fpga-codig\arquivos\top.sv":166:2:166:7|Found inferred clock top|clk which controls 174 sequential elements including st[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
