
digital filter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da58  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800dbe8  0800dbe8  0000ebe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e00c  0800e00c  000102c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e00c  0800e00c  0000f00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e014  0800e014  000102c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e014  0800e014  0000f014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e018  0800e018  0000f018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c8  20000000  0800e01c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000102c8  2**0
                  CONTENTS
 10 .bss          00002608  200002c8  200002c8  000102c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028d0  200028d0  000102c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a800  00000000  00000000  000102f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000416a  00000000  00000000  0002aaf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001848  00000000  00000000  0002ec68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012b4  00000000  00000000  000304b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027803  00000000  00000000  00031764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020001  00000000  00000000  00058f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1815  00000000  00000000  00078f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015a77d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000781c  00000000  00000000  0015a7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00161fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c8 	.word	0x200002c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dbd0 	.word	0x0800dbd0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002cc 	.word	0x200002cc
 80001cc:	0800dbd0 	.word	0x0800dbd0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	0000      	movs	r0, r0
	...

08000f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f78:	b5b0      	push	{r4, r5, r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7c:	f001 f93a 	bl	80021f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f80:	f000 f8de 	bl	8001140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f84:	f000 fb30 	bl	80015e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f88:	f000 f9c0 	bl	800130c <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f8c:	f000 f9ec 	bl	8001368 <MX_I2S3_Init>
  MX_ADC1_Init();
 8000f90:	f000 f940 	bl	8001214 <MX_ADC1_Init>
  MX_DAC_Init();
 8000f94:	f000 f990 	bl	80012b8 <MX_DAC_Init>
  MX_TIM2_Init();
 8000f98:	f000 fa16 	bl	80013c8 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000f9c:	f009 fa4c 	bl	800a438 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000fa0:	f000 fa5e 	bl	8001460 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fa4:	f000 fad2 	bl	800154c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fa8:	4857      	ldr	r0, [pc, #348]	@ (8001108 <main+0x190>)
 8000faa:	f004 ff2d 	bl	8005e08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000fae:	4857      	ldr	r0, [pc, #348]	@ (800110c <main+0x194>)
 8000fb0:	f004 ff2a 	bl	8005e08 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	// start the pwm
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4856      	ldr	r0, [pc, #344]	@ (8001110 <main+0x198>)
 8000fb8:	f004 fff0 	bl	8005f9c <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_ADC_Start(&hadc1);
 8000fbc:	4855      	ldr	r0, [pc, #340]	@ (8001114 <main+0x19c>)
 8000fbe:	f001 f9f3 	bl	80023a8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 0.25 );
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4853      	ldr	r0, [pc, #332]	@ (8001114 <main+0x19c>)
 8000fc6:	f001 fac1 	bl	800254c <HAL_ADC_PollForConversion>
    peso = (-2092.8 * voltage_filt * voltage_filt * voltage_filt + 18651 * voltage_filt * voltage_filt - 55684 * voltage_filt+ 55852);
 8000fca:	4b53      	ldr	r3, [pc, #332]	@ (8001118 <main+0x1a0>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff faba 	bl	8000548 <__aeabi_f2d>
 8000fd4:	a348      	add	r3, pc, #288	@ (adr r3, 80010f8 <main+0x180>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	f7ff fb0d 	bl	80005f8 <__aeabi_dmul>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4614      	mov	r4, r2
 8000fe4:	461d      	mov	r5, r3
 8000fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8001118 <main+0x1a0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff faac 	bl	8000548 <__aeabi_f2d>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	4629      	mov	r1, r5
 8000ff8:	f7ff fafe 	bl	80005f8 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4614      	mov	r4, r2
 8001002:	461d      	mov	r5, r3
 8001004:	4b44      	ldr	r3, [pc, #272]	@ (8001118 <main+0x1a0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fa9d 	bl	8000548 <__aeabi_f2d>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	4620      	mov	r0, r4
 8001014:	4629      	mov	r1, r5
 8001016:	f7ff faef 	bl	80005f8 <__aeabi_dmul>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	4614      	mov	r4, r2
 8001020:	461d      	mov	r5, r3
 8001022:	4b3d      	ldr	r3, [pc, #244]	@ (8001118 <main+0x1a0>)
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800111c <main+0x1a4>
 800102c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001030:	4b39      	ldr	r3, [pc, #228]	@ (8001118 <main+0x1a0>)
 8001032:	edd3 7a00 	vldr	s15, [r3]
 8001036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800103a:	ee17 0a90 	vmov	r0, s15
 800103e:	f7ff fa83 	bl	8000548 <__aeabi_f2d>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4620      	mov	r0, r4
 8001048:	4629      	mov	r1, r5
 800104a:	f7ff f91f 	bl	800028c <__adddf3>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4614      	mov	r4, r2
 8001054:	461d      	mov	r5, r3
 8001056:	4b30      	ldr	r3, [pc, #192]	@ (8001118 <main+0x1a0>)
 8001058:	edd3 7a00 	vldr	s15, [r3]
 800105c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001120 <main+0x1a8>
 8001060:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001064:	ee17 0a90 	vmov	r0, s15
 8001068:	f7ff fa6e 	bl	8000548 <__aeabi_f2d>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4620      	mov	r0, r4
 8001072:	4629      	mov	r1, r5
 8001074:	f7ff f908 	bl	8000288 <__aeabi_dsub>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4610      	mov	r0, r2
 800107e:	4619      	mov	r1, r3
 8001080:	a31f      	add	r3, pc, #124	@ (adr r3, 8001100 <main+0x188>)
 8001082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001086:	f7ff f901 	bl	800028c <__adddf3>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4610      	mov	r0, r2
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff fd89 	bl	8000ba8 <__aeabi_d2f>
 8001096:	4603      	mov	r3, r0
 8001098:	4a22      	ldr	r2, [pc, #136]	@ (8001124 <main+0x1ac>)
 800109a:	6013      	str	r3, [r2, #0]

    setPoint = 100.0f;
 800109c:	4b22      	ldr	r3, [pc, #136]	@ (8001128 <main+0x1b0>)
 800109e:	4a23      	ldr	r2, [pc, #140]	@ (800112c <main+0x1b4>)
 80010a0:	601a      	str	r2, [r3, #0]
    error = setPoint - peso;
 80010a2:	4b21      	ldr	r3, [pc, #132]	@ (8001128 <main+0x1b0>)
 80010a4:	ed93 7a00 	vldr	s14, [r3]
 80010a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001124 <main+0x1ac>)
 80010aa:	edd3 7a00 	vldr	s15, [r3]
 80010ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <main+0x1b8>)
 80010b4:	edc3 7a00 	vstr	s15, [r3]


    Timer_val = __HAL_TIM_GET_COUNTER(&htim2);
 80010b8:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <main+0x190>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010be:	461a      	mov	r2, r3
 80010c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <main+0x1bc>)
 80010c2:	601a      	str	r2, [r3, #0]

    if (usb_send_flag) {
 80010c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <main+0x1c0>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	f43f af76 	beq.w	8000fbc <main+0x44>
            if (CDC_Transmit_FS((uint8_t*)usb_msg_buffer, strlen(usb_msg_buffer)) == USBD_OK) {
 80010d0:	481a      	ldr	r0, [pc, #104]	@ (800113c <main+0x1c4>)
 80010d2:	f7ff f8cd 	bl	8000270 <strlen>
 80010d6:	4603      	mov	r3, r0
 80010d8:	b29b      	uxth	r3, r3
 80010da:	4619      	mov	r1, r3
 80010dc:	4817      	ldr	r0, [pc, #92]	@ (800113c <main+0x1c4>)
 80010de:	f009 faad 	bl	800a63c <CDC_Transmit_FS>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	f47f af69 	bne.w	8000fbc <main+0x44>
                usb_send_flag = 0;
 80010ea:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <main+0x1c0>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
    HAL_ADC_Start(&hadc1);
 80010f0:	e764      	b.n	8000fbc <main+0x44>
 80010f2:	bf00      	nop
 80010f4:	f3af 8000 	nop.w
 80010f8:	9999999a 	.word	0x9999999a
 80010fc:	c0a05999 	.word	0xc0a05999
 8001100:	00000000 	.word	0x00000000
 8001104:	40eb4580 	.word	0x40eb4580
 8001108:	200003dc 	.word	0x200003dc
 800110c:	2000046c 	.word	0x2000046c
 8001110:	20000424 	.word	0x20000424
 8001114:	200002e4 	.word	0x200002e4
 8001118:	200004bc 	.word	0x200004bc
 800111c:	4691b600 	.word	0x4691b600
 8001120:	47598400 	.word	0x47598400
 8001124:	200004c4 	.word	0x200004c4
 8001128:	20000b90 	.word	0x20000b90
 800112c:	42c80000 	.word	0x42c80000
 8001130:	20000b94 	.word	0x20000b94
 8001134:	200004c0 	.word	0x200004c0
 8001138:	200004c8 	.word	0x200004c8
 800113c:	200004cc 	.word	0x200004cc

08001140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b094      	sub	sp, #80	@ 0x50
 8001144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	2230      	movs	r2, #48	@ 0x30
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f00a fc6f 	bl	800ba32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	4b28      	ldr	r3, [pc, #160]	@ (800120c <SystemClock_Config+0xcc>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116c:	4a27      	ldr	r2, [pc, #156]	@ (800120c <SystemClock_Config+0xcc>)
 800116e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001172:	6413      	str	r3, [r2, #64]	@ 0x40
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <SystemClock_Config+0xcc>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001178:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001180:	2300      	movs	r3, #0
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <SystemClock_Config+0xd0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a21      	ldr	r2, [pc, #132]	@ (8001210 <SystemClock_Config+0xd0>)
 800118a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <SystemClock_Config+0xd0>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800119c:	2301      	movs	r3, #1
 800119e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011a4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a6:	2302      	movs	r3, #2
 80011a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011b0:	2308      	movs	r3, #8
 80011b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ba:	2302      	movs	r3, #2
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011be:	2307      	movs	r3, #7
 80011c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c2:	f107 0320 	add.w	r3, r7, #32
 80011c6:	4618      	mov	r0, r3
 80011c8:	f004 f808 	bl	80051dc <HAL_RCC_OscConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011d2:	f000 fc9b 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d6:	230f      	movs	r3, #15
 80011d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011da:	2302      	movs	r3, #2
 80011dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011e2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ee:	f107 030c 	add.w	r3, r7, #12
 80011f2:	2105      	movs	r1, #5
 80011f4:	4618      	mov	r0, r3
 80011f6:	f004 fa69 	bl	80056cc <HAL_RCC_ClockConfig>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001200:	f000 fc84 	bl	8001b0c <Error_Handler>
  }
}
 8001204:	bf00      	nop
 8001206:	3750      	adds	r7, #80	@ 0x50
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40023800 	.word	0x40023800
 8001210:	40007000 	.word	0x40007000

08001214 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800121a:	463b      	mov	r3, r7
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001226:	4b21      	ldr	r3, [pc, #132]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001228:	4a21      	ldr	r2, [pc, #132]	@ (80012b0 <MX_ADC1_Init+0x9c>)
 800122a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800122c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <MX_ADC1_Init+0x98>)
 800122e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001232:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001234:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_ADC1_Init+0x98>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001240:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001242:	2200      	movs	r2, #0
 8001244:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001246:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001248:	2200      	movs	r2, #0
 800124a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001250:	2200      	movs	r2, #0
 8001252:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001254:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001256:	4a17      	ldr	r2, [pc, #92]	@ (80012b4 <MX_ADC1_Init+0xa0>)
 8001258:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <MX_ADC1_Init+0x98>)
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001262:	2201      	movs	r2, #1
 8001264:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800126e:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001270:	2201      	movs	r2, #1
 8001272:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001274:	480d      	ldr	r0, [pc, #52]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001276:	f001 f853 	bl	8002320 <HAL_ADC_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001280:	f000 fc44 	bl	8001b0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001284:	2301      	movs	r3, #1
 8001286:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001288:	2301      	movs	r3, #1
 800128a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800128c:	2300      	movs	r3, #0
 800128e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_ADC1_Init+0x98>)
 8001296:	f001 f9f1 	bl	800267c <HAL_ADC_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80012a0:	f000 fc34 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200002e4 	.word	0x200002e4
 80012b0:	40012000 	.word	0x40012000
 80012b4:	0f000001 	.word	0x0f000001

080012b8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012be:	463b      	mov	r3, r7
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <MX_DAC_Init+0x4c>)
 80012c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001308 <MX_DAC_Init+0x50>)
 80012ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012cc:	480d      	ldr	r0, [pc, #52]	@ (8001304 <MX_DAC_Init+0x4c>)
 80012ce:	f001 fd04 	bl	8002cda <HAL_DAC_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80012d8:	f000 fc18 	bl	8001b0c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80012dc:	2300      	movs	r3, #0
 80012de:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80012e4:	463b      	mov	r3, r7
 80012e6:	2210      	movs	r2, #16
 80012e8:	4619      	mov	r1, r3
 80012ea:	4806      	ldr	r0, [pc, #24]	@ (8001304 <MX_DAC_Init+0x4c>)
 80012ec:	f001 fd17 	bl	8002d1e <HAL_DAC_ConfigChannel>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80012f6:	f000 fc09 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	2000032c 	.word	0x2000032c
 8001308:	40007400 	.word	0x40007400

0800130c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_I2C1_Init+0x50>)
 8001312:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <MX_I2C1_Init+0x54>)
 8001314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_I2C1_Init+0x50>)
 8001318:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <MX_I2C1_Init+0x58>)
 800131a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_I2C1_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_I2C1_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_I2C1_Init+0x50>)
 800132a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800132e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MX_I2C1_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_I2C1_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800133c:	4b07      	ldr	r3, [pc, #28]	@ (800135c <MX_I2C1_Init+0x50>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_I2C1_Init+0x50>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_I2C1_Init+0x50>)
 800134a:	f001 ff11 	bl	8003170 <HAL_I2C_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001354:	f000 fbda 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000340 	.word	0x20000340
 8001360:	40005400 	.word	0x40005400
 8001364:	000186a0 	.word	0x000186a0

08001368 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <MX_I2S3_Init+0x54>)
 800136e:	4a14      	ldr	r2, [pc, #80]	@ (80013c0 <MX_I2S3_Init+0x58>)
 8001370:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <MX_I2S3_Init+0x54>)
 8001374:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001378:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <MX_I2S3_Init+0x54>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <MX_I2S3_Init+0x54>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001386:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <MX_I2S3_Init+0x54>)
 8001388:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800138c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800138e:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <MX_I2S3_Init+0x54>)
 8001390:	4a0c      	ldr	r2, [pc, #48]	@ (80013c4 <MX_I2S3_Init+0x5c>)
 8001392:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_I2S3_Init+0x54>)
 8001396:	2200      	movs	r2, #0
 8001398:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800139a:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <MX_I2S3_Init+0x54>)
 800139c:	2200      	movs	r2, #0
 800139e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80013a0:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_I2S3_Init+0x54>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80013a6:	4805      	ldr	r0, [pc, #20]	@ (80013bc <MX_I2S3_Init+0x54>)
 80013a8:	f002 f826 	bl	80033f8 <HAL_I2S_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80013b2:	f000 fbab 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000394 	.word	0x20000394
 80013c0:	40003c00 	.word	0x40003c00
 80013c4:	00017700 	.word	0x00017700

080013c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <MX_TIM2_Init+0x94>)
 80013e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 210-1;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <MX_TIM2_Init+0x94>)
 80013ee:	22d1      	movs	r2, #209	@ 0xd1
 80013f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <MX_TIM2_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80013f8:	4b18      	ldr	r3, [pc, #96]	@ (800145c <MX_TIM2_Init+0x94>)
 80013fa:	2263      	movs	r2, #99	@ 0x63
 80013fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	4b17      	ldr	r3, [pc, #92]	@ (800145c <MX_TIM2_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b15      	ldr	r3, [pc, #84]	@ (800145c <MX_TIM2_Init+0x94>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800140a:	4814      	ldr	r0, [pc, #80]	@ (800145c <MX_TIM2_Init+0x94>)
 800140c:	f004 fcac 	bl	8005d68 <HAL_TIM_Base_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001416:	f000 fb79 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	4619      	mov	r1, r3
 8001426:	480d      	ldr	r0, [pc, #52]	@ (800145c <MX_TIM2_Init+0x94>)
 8001428:	f005 f832 	bl	8006490 <HAL_TIM_ConfigClockSource>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001432:	f000 fb6b 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800143e:	463b      	mov	r3, r7
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	@ (800145c <MX_TIM2_Init+0x94>)
 8001444:	f005 fc2a 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800144e:	f000 fb5d 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200003dc 	.word	0x200003dc

08001460 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08e      	sub	sp, #56	@ 0x38
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001466:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001474:	f107 0320 	add.w	r3, r7, #32
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	611a      	str	r2, [r3, #16]
 800148c:	615a      	str	r2, [r3, #20]
 800148e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001490:	4b2c      	ldr	r3, [pc, #176]	@ (8001544 <MX_TIM3_Init+0xe4>)
 8001492:	4a2d      	ldr	r2, [pc, #180]	@ (8001548 <MX_TIM3_Init+0xe8>)
 8001494:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 168-1;
 8001496:	4b2b      	ldr	r3, [pc, #172]	@ (8001544 <MX_TIM3_Init+0xe4>)
 8001498:	22a7      	movs	r2, #167	@ 0xa7
 800149a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149c:	4b29      	ldr	r3, [pc, #164]	@ (8001544 <MX_TIM3_Init+0xe4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80014a2:	4b28      	ldr	r3, [pc, #160]	@ (8001544 <MX_TIM3_Init+0xe4>)
 80014a4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80014a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014aa:	4b26      	ldr	r3, [pc, #152]	@ (8001544 <MX_TIM3_Init+0xe4>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b0:	4b24      	ldr	r3, [pc, #144]	@ (8001544 <MX_TIM3_Init+0xe4>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014b6:	4823      	ldr	r0, [pc, #140]	@ (8001544 <MX_TIM3_Init+0xe4>)
 80014b8:	f004 fc56 	bl	8005d68 <HAL_TIM_Base_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80014c2:	f000 fb23 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014d0:	4619      	mov	r1, r3
 80014d2:	481c      	ldr	r0, [pc, #112]	@ (8001544 <MX_TIM3_Init+0xe4>)
 80014d4:	f004 ffdc 	bl	8006490 <HAL_TIM_ConfigClockSource>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80014de:	f000 fb15 	bl	8001b0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014e2:	4818      	ldr	r0, [pc, #96]	@ (8001544 <MX_TIM3_Init+0xe4>)
 80014e4:	f004 fd00 	bl	8005ee8 <HAL_TIM_PWM_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80014ee:	f000 fb0d 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	4619      	mov	r1, r3
 8001500:	4810      	ldr	r0, [pc, #64]	@ (8001544 <MX_TIM3_Init+0xe4>)
 8001502:	f005 fbcb 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800150c:	f000 fafe 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001510:	2360      	movs	r3, #96	@ 0x60
 8001512:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	4619      	mov	r1, r3
 8001526:	4807      	ldr	r0, [pc, #28]	@ (8001544 <MX_TIM3_Init+0xe4>)
 8001528:	f004 fef0 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001532:	f000 faeb 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001536:	4803      	ldr	r0, [pc, #12]	@ (8001544 <MX_TIM3_Init+0xe4>)
 8001538:	f000 fcc8 	bl	8001ecc <HAL_TIM_MspPostInit>

}
 800153c:	bf00      	nop
 800153e:	3738      	adds	r7, #56	@ 0x38
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000424 	.word	0x20000424
 8001548:	40000400 	.word	0x40000400

0800154c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001552:	f107 0308 	add.w	r3, r7, #8
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <MX_TIM4_Init+0x94>)
 800156a:	4a1e      	ldr	r2, [pc, #120]	@ (80015e4 <MX_TIM4_Init+0x98>)
 800156c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8400-1;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_TIM4_Init+0x94>)
 8001570:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001574:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001576:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <MX_TIM4_Init+0x94>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 800157c:	4b18      	ldr	r3, [pc, #96]	@ (80015e0 <MX_TIM4_Init+0x94>)
 800157e:	22c7      	movs	r2, #199	@ 0xc7
 8001580:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <MX_TIM4_Init+0x94>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001588:	4b15      	ldr	r3, [pc, #84]	@ (80015e0 <MX_TIM4_Init+0x94>)
 800158a:	2200      	movs	r2, #0
 800158c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800158e:	4814      	ldr	r0, [pc, #80]	@ (80015e0 <MX_TIM4_Init+0x94>)
 8001590:	f004 fbea 	bl	8005d68 <HAL_TIM_Base_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800159a:	f000 fab7 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800159e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015a4:	f107 0308 	add.w	r3, r7, #8
 80015a8:	4619      	mov	r1, r3
 80015aa:	480d      	ldr	r0, [pc, #52]	@ (80015e0 <MX_TIM4_Init+0x94>)
 80015ac:	f004 ff70 	bl	8006490 <HAL_TIM_ConfigClockSource>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015b6:	f000 faa9 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ba:	2300      	movs	r3, #0
 80015bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015c2:	463b      	mov	r3, r7
 80015c4:	4619      	mov	r1, r3
 80015c6:	4806      	ldr	r0, [pc, #24]	@ (80015e0 <MX_TIM4_Init+0x94>)
 80015c8:	f005 fb68 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80015d2:	f000 fa9b 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000046c 	.word	0x2000046c
 80015e4:	40000800 	.word	0x40000800

080015e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08c      	sub	sp, #48	@ 0x30
 80015ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
 8001602:	4b7a      	ldr	r3, [pc, #488]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a79      	ldr	r2, [pc, #484]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001608:	f043 0310 	orr.w	r3, r3, #16
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b77      	ldr	r3, [pc, #476]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0310 	and.w	r3, r3, #16
 8001616:	61bb      	str	r3, [r7, #24]
 8001618:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	4b73      	ldr	r3, [pc, #460]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	4a72      	ldr	r2, [pc, #456]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001624:	f043 0304 	orr.w	r3, r3, #4
 8001628:	6313      	str	r3, [r2, #48]	@ 0x30
 800162a:	4b70      	ldr	r3, [pc, #448]	@ (80017ec <MX_GPIO_Init+0x204>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
 800163a:	4b6c      	ldr	r3, [pc, #432]	@ (80017ec <MX_GPIO_Init+0x204>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	4a6b      	ldr	r2, [pc, #428]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001644:	6313      	str	r3, [r2, #48]	@ 0x30
 8001646:	4b69      	ldr	r3, [pc, #420]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	4b65      	ldr	r3, [pc, #404]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	4a64      	ldr	r2, [pc, #400]	@ (80017ec <MX_GPIO_Init+0x204>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6313      	str	r3, [r2, #48]	@ 0x30
 8001662:	4b62      	ldr	r3, [pc, #392]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	4b5e      	ldr	r3, [pc, #376]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a5d      	ldr	r2, [pc, #372]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001678:	f043 0302 	orr.w	r3, r3, #2
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
 800167e:	4b5b      	ldr	r3, [pc, #364]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	4b57      	ldr	r3, [pc, #348]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a56      	ldr	r2, [pc, #344]	@ (80017ec <MX_GPIO_Init+0x204>)
 8001694:	f043 0308 	orr.w	r3, r3, #8
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b54      	ldr	r3, [pc, #336]	@ (80017ec <MX_GPIO_Init+0x204>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2108      	movs	r1, #8
 80016aa:	4851      	ldr	r0, [pc, #324]	@ (80017f0 <MX_GPIO_Init+0x208>)
 80016ac:	f001 fd2c 	bl	8003108 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80016b0:	2201      	movs	r2, #1
 80016b2:	2101      	movs	r1, #1
 80016b4:	484f      	ldr	r0, [pc, #316]	@ (80017f4 <MX_GPIO_Init+0x20c>)
 80016b6:	f001 fd27 	bl	8003108 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80016ba:	2200      	movs	r2, #0
 80016bc:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80016c0:	484d      	ldr	r0, [pc, #308]	@ (80017f8 <MX_GPIO_Init+0x210>)
 80016c2:	f001 fd21 	bl	8003108 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80016c6:	2308      	movs	r3, #8
 80016c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ca:	2301      	movs	r3, #1
 80016cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	4619      	mov	r1, r3
 80016dc:	4844      	ldr	r0, [pc, #272]	@ (80017f0 <MX_GPIO_Init+0x208>)
 80016de:	f001 fb77 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80016e2:	2301      	movs	r3, #1
 80016e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016f2:	f107 031c 	add.w	r3, r7, #28
 80016f6:	4619      	mov	r1, r3
 80016f8:	483e      	ldr	r0, [pc, #248]	@ (80017f4 <MX_GPIO_Init+0x20c>)
 80016fa:	f001 fb69 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80016fe:	2308      	movs	r3, #8
 8001700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2300      	movs	r3, #0
 800170c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800170e:	2305      	movs	r3, #5
 8001710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001712:	f107 031c 	add.w	r3, r7, #28
 8001716:	4619      	mov	r1, r3
 8001718:	4836      	ldr	r0, [pc, #216]	@ (80017f4 <MX_GPIO_Init+0x20c>)
 800171a:	f001 fb59 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800171e:	2301      	movs	r3, #1
 8001720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001722:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001726:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800172c:	f107 031c 	add.w	r3, r7, #28
 8001730:	4619      	mov	r1, r3
 8001732:	4832      	ldr	r0, [pc, #200]	@ (80017fc <MX_GPIO_Init+0x214>)
 8001734:	f001 fb4c 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_MOSI_Pin;
 8001738:	2380      	movs	r3, #128	@ 0x80
 800173a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173c:	2302      	movs	r3, #2
 800173e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001744:	2300      	movs	r3, #0
 8001746:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001748:	2305      	movs	r3, #5
 800174a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SPI1_MOSI_GPIO_Port, &GPIO_InitStruct);
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	4619      	mov	r1, r3
 8001752:	482a      	ldr	r0, [pc, #168]	@ (80017fc <MX_GPIO_Init+0x214>)
 8001754:	f001 fb3c 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001758:	2304      	movs	r3, #4
 800175a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800175c:	2300      	movs	r3, #0
 800175e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001764:	f107 031c 	add.w	r3, r7, #28
 8001768:	4619      	mov	r1, r3
 800176a:	4825      	ldr	r0, [pc, #148]	@ (8001800 <MX_GPIO_Init+0x218>)
 800176c:	f001 fb30 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001770:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	2300      	movs	r3, #0
 8001780:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001782:	2305      	movs	r3, #5
 8001784:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 031c 	add.w	r3, r7, #28
 800178a:	4619      	mov	r1, r3
 800178c:	481c      	ldr	r0, [pc, #112]	@ (8001800 <MX_GPIO_Init+0x218>)
 800178e:	f001 fb1f 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001792:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001796:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	4619      	mov	r1, r3
 80017aa:	4813      	ldr	r0, [pc, #76]	@ (80017f8 <MX_GPIO_Init+0x210>)
 80017ac:	f001 fb10 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80017b0:	2320      	movs	r3, #32
 80017b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b4:	2300      	movs	r3, #0
 80017b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	4619      	mov	r1, r3
 80017c2:	480d      	ldr	r0, [pc, #52]	@ (80017f8 <MX_GPIO_Init+0x210>)
 80017c4:	f001 fb04 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80017c8:	2302      	movs	r3, #2
 80017ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017cc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80017d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80017d6:	f107 031c 	add.w	r3, r7, #28
 80017da:	4619      	mov	r1, r3
 80017dc:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <MX_GPIO_Init+0x208>)
 80017de:	f001 faf7 	bl	8002dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017e2:	bf00      	nop
 80017e4:	3730      	adds	r7, #48	@ 0x30
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40020800 	.word	0x40020800
 80017f8:	40020c00 	.word	0x40020c00
 80017fc:	40020000 	.word	0x40020000
 8001800:	40020400 	.word	0x40020400

08001804 <filter>:

/* USER CODE BEGIN 4 */
float filter(float x) {
 8001804:	b480      	push	{r7}
 8001806:	b087      	sub	sp, #28
 8001808:	af00      	add	r7, sp, #0
 800180a:	ed87 0a01 	vstr	s0, [r7, #4]
    // Shift previous samples
    float out;

	for(int i=0;i<200;i++){
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	e009      	b.n	8001828 <filter+0x24>
		fir_coefficients[i]=1;
 8001814:	4a25      	ldr	r2, [pc, #148]	@ (80018ac <filter+0xa8>)
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001820:	601a      	str	r2, [r3, #0]
	for(int i=0;i<200;i++){
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	3301      	adds	r3, #1
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	2bc7      	cmp	r3, #199	@ 0xc7
 800182c:	ddf2      	ble.n	8001814 <filter+0x10>
	}


    for(int i=0;i<199;i++){
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	e00d      	b.n	8001850 <filter+0x4c>
    	buffer_fir[i]=buffer_fir[i+1];
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	3301      	adds	r3, #1
 8001838:	4a1d      	ldr	r2, [pc, #116]	@ (80018b0 <filter+0xac>)
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	491b      	ldr	r1, [pc, #108]	@ (80018b0 <filter+0xac>)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	440b      	add	r3, r1
 8001848:	601a      	str	r2, [r3, #0]
    for(int i=0;i<199;i++){
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	3301      	adds	r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2bc6      	cmp	r3, #198	@ 0xc6
 8001854:	ddee      	ble.n	8001834 <filter+0x30>
    }

    buffer_fir[199]=x;
 8001856:	4a16      	ldr	r2, [pc, #88]	@ (80018b0 <filter+0xac>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
    out=0;
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	617b      	str	r3, [r7, #20]

    for(int i = 0;i<200;i++){
 8001864:	2300      	movs	r3, #0
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	e012      	b.n	8001890 <filter+0x8c>
    	out += (float)buffer_fir[i]/200;
 800186a:	4a11      	ldr	r2, [pc, #68]	@ (80018b0 <filter+0xac>)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	ed93 7a00 	vldr	s14, [r3]
 8001876:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80018b4 <filter+0xb0>
 800187a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001886:	edc7 7a05 	vstr	s15, [r7, #20]
    for(int i = 0;i<200;i++){
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	3301      	adds	r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	2bc7      	cmp	r3, #199	@ 0xc7
 8001894:	dde9      	ble.n	800186a <filter+0x66>
    }

    return out;
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	ee07 3a90 	vmov	s15, r3
}
 800189c:	eeb0 0a67 	vmov.f32	s0, s15
 80018a0:	371c      	adds	r7, #28
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	2000054c 	.word	0x2000054c
 80018b0:	2000086c 	.word	0x2000086c
 80018b4:	43480000 	.word	0x43480000

080018b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80018b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018bc:	b08a      	sub	sp, #40	@ 0x28
 80018be:	af08      	add	r7, sp, #32
 80018c0:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a3f      	ldr	r2, [pc, #252]	@ (80019c4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d139      	bne.n	800193e <HAL_TIM_PeriodElapsedCallback+0x86>
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80018ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018ce:	483e      	ldr	r0, [pc, #248]	@ (80019c8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80018d0:	f001 fc33 	bl	800313a <HAL_GPIO_TogglePin>
		pressure = HAL_ADC_GetValue(&hadc1);
 80018d4:	483d      	ldr	r0, [pc, #244]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0x114>)
 80018d6:	f000 fec4 	bl	8002662 <HAL_ADC_GetValue>
 80018da:	4603      	mov	r3, r0
 80018dc:	b29a      	uxth	r2, r3
 80018de:	4b3c      	ldr	r3, [pc, #240]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80018e0:	801a      	strh	r2, [r3, #0]
		voltage=((float)pressure)* 3.3f /4095.0f;
 80018e2:	4b3b      	ldr	r3, [pc, #236]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018ee:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80019d4 <HAL_TIM_PeriodElapsedCallback+0x11c>
 80018f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018f6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80019d8 <HAL_TIM_PeriodElapsedCallback+0x120>
 80018fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018fe:	4b37      	ldr	r3, [pc, #220]	@ (80019dc <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001900:	edc3 7a00 	vstr	s15, [r3]

		//Filter
		fir_out=filter(pressure);
 8001904:	4b32      	ldr	r3, [pc, #200]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	ee07 3a90 	vmov	s15, r3
 800190c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001910:	eeb0 0a67 	vmov.f32	s0, s15
 8001914:	f7ff ff76 	bl	8001804 <filter>
 8001918:	eef0 7a40 	vmov.f32	s15, s0
 800191c:	4b30      	ldr	r3, [pc, #192]	@ (80019e0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800191e:	edc3 7a00 	vstr	s15, [r3]
		voltage_filt=((float)fir_out)*3.3f/4095.0f;
 8001922:	4b2f      	ldr	r3, [pc, #188]	@ (80019e0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001924:	edd3 7a00 	vldr	s15, [r3]
 8001928:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80019d4 <HAL_TIM_PeriodElapsedCallback+0x11c>
 800192c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001930:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80019d8 <HAL_TIM_PeriodElapsedCallback+0x120>
 8001934:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001938:	4b2a      	ldr	r3, [pc, #168]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800193a:	edc3 7a00 	vstr	s15, [r3]


	}

	if (htim == &htim4){
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a29      	ldr	r2, [pc, #164]	@ (80019e8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d139      	bne.n	80019ba <HAL_TIM_PeriodElapsedCallback+0x102>

		// every
		HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8001946:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800194a:	481f      	ldr	r0, [pc, #124]	@ (80019c8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800194c:	f001 fbf5 	bl	800313a <HAL_GPIO_TogglePin>
		gripperHandler(gripperState, error);
 8001950:	4b26      	ldr	r3, [pc, #152]	@ (80019ec <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4a26      	ldr	r2, [pc, #152]	@ (80019f0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001956:	edd2 7a00 	vldr	s15, [r2]
 800195a:	eeb0 0a67 	vmov.f32	s0, s15
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f8a2 	bl	8001aa8 <gripperHandler>

		if (!usb_send_flag) {
 8001964:	4b23      	ldr	r3, [pc, #140]	@ (80019f4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2b00      	cmp	r3, #0
 800196c:	d125      	bne.n	80019ba <HAL_TIM_PeriodElapsedCallback+0x102>
			snprintf(usb_msg_buffer, sizeof(usb_msg_buffer),
 800196e:	4b22      	ldr	r3, [pc, #136]	@ (80019f8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fde8 	bl	8000548 <__aeabi_f2d>
 8001978:	4604      	mov	r4, r0
 800197a:	460d      	mov	r5, r1
 800197c:	4b1f      	ldr	r3, [pc, #124]	@ (80019fc <HAL_TIM_PeriodElapsedCallback+0x144>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fde1 	bl	8000548 <__aeabi_f2d>
 8001986:	4680      	mov	r8, r0
 8001988:	4689      	mov	r9, r1
 800198a:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fdda 	bl	8000548 <__aeabi_f2d>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
					 "fuerza sensada: %08.4f, set point: %08.4f, error: %08.4f, accion: %04lu\r\n"/*, voltage raw: %08.4f, voltage filtered: %08.4f"*/,
					 peso, setPoint, error, TIM3->CCR1/*, voltage,voltage_filt*/);
 8001998:	4919      	ldr	r1, [pc, #100]	@ (8001a00 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800199a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
			snprintf(usb_msg_buffer, sizeof(usb_msg_buffer),
 800199c:	9106      	str	r1, [sp, #24]
 800199e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80019a2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80019a6:	e9cd 4500 	strd	r4, r5, [sp]
 80019aa:	4a16      	ldr	r2, [pc, #88]	@ (8001a04 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80019ac:	2180      	movs	r1, #128	@ 0x80
 80019ae:	4816      	ldr	r0, [pc, #88]	@ (8001a08 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80019b0:	f009 ffc6 	bl	800b940 <sniprintf>

			usb_send_flag = 1;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
		}


	}

}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019c4:	200003dc 	.word	0x200003dc
 80019c8:	40020c00 	.word	0x40020c00
 80019cc:	200002e4 	.word	0x200002e4
 80019d0:	200004b4 	.word	0x200004b4
 80019d4:	40533333 	.word	0x40533333
 80019d8:	457ff000 	.word	0x457ff000
 80019dc:	200004b8 	.word	0x200004b8
 80019e0:	20000b8c 	.word	0x20000b8c
 80019e4:	200004bc 	.word	0x200004bc
 80019e8:	2000046c 	.word	0x2000046c
 80019ec:	20000000 	.word	0x20000000
 80019f0:	20000b94 	.word	0x20000b94
 80019f4:	200004c8 	.word	0x200004c8
 80019f8:	200004c4 	.word	0x200004c4
 80019fc:	20000b90 	.word	0x20000b90
 8001a00:	40000400 	.word	0x40000400
 8001a04:	0800dbe8 	.word	0x0800dbe8
 8001a08:	200004cc 	.word	0x200004cc

08001a0c <limit_ccr>:


int limit_ccr(int lower_bound, int upper_bound, int ccr){
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
	if(ccr > upper_bound){
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	dd01      	ble.n	8001a24 <limit_ccr+0x18>
		return upper_bound;
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	e006      	b.n	8001a32 <limit_ccr+0x26>
	}
	else if (ccr < lower_bound){
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	da01      	bge.n	8001a30 <limit_ccr+0x24>
		return lower_bound;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	e000      	b.n	8001a32 <limit_ccr+0x26>
	}
	else{
		return ccr;
 8001a30:	687b      	ldr	r3, [r7, #4]
	}
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <gripperControl>:

void gripperControl(float error){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	ed87 0a01 	vstr	s0, [r7, #4]
	float curr_CCR = (float)(htim3.Instance->CCR1);
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <gripperControl+0x60>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a50:	ee07 3a90 	vmov	s15, r3
 8001a54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a58:	edc7 7a03 	vstr	s15, [r7, #12]
	float kp = 0.1f;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <gripperControl+0x64>)
 8001a5e:	60bb      	str	r3, [r7, #8]

	curr_CCR += kp*error;
 8001a60:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a6c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	edc7 7a03 	vstr	s15, [r7, #12]

	htim3.Instance->CCR1=limit_ccr(CCR_MIN, CCR_MAX,(int)curr_CCR);
 8001a78:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a80:	ee17 2a90 	vmov	r2, s15
 8001a84:	f240 41e2 	movw	r1, #1250	@ 0x4e2
 8001a88:	20fa      	movs	r0, #250	@ 0xfa
 8001a8a:	f7ff ffbf 	bl	8001a0c <limit_ccr>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <gripperControl+0x60>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000424 	.word	0x20000424
 8001aa4:	3dcccccd 	.word	0x3dcccccd

08001aa8 <gripperHandler>:

void gripperHandler(Gripper gripperState, float error){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	ed87 0a00 	vstr	s0, [r7]
 8001ab4:	71fb      	strb	r3, [r7, #7]
	switch (gripperState) {
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	d820      	bhi.n	8001afe <gripperHandler+0x56>
 8001abc:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac4 <gripperHandler+0x1c>)
 8001abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac2:	bf00      	nop
 8001ac4:	08001ad5 	.word	0x08001ad5
 8001ac8:	08001af5 	.word	0x08001af5
 8001acc:	08001adf 	.word	0x08001adf
 8001ad0:	08001ae9 	.word	0x08001ae9
	    	case START:
	    		htim3.Instance->CCR1 = CCR_MIN;  // 1.12 ms pulse : start position
 8001ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b08 <gripperHandler+0x60>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	22fa      	movs	r2, #250	@ 0xfa
 8001ada:	635a      	str	r2, [r3, #52]	@ 0x34
	    		break;
 8001adc:	e00f      	b.n	8001afe <gripperHandler+0x56>

	    	case CONTROL:
	    		gripperControl(error);  // 1.72 ms pulse : mid-range control
 8001ade:	ed97 0a00 	vldr	s0, [r7]
 8001ae2:	f7ff ffad 	bl	8001a40 <gripperControl>
	    		break;
 8001ae6:	e00a      	b.n	8001afe <gripperHandler+0x56>

	    	case END:
	    		htim3.Instance->CCR1 = 750-1;  // 1.92 ms pulse : end position
 8001ae8:	4b07      	ldr	r3, [pc, #28]	@ (8001b08 <gripperHandler+0x60>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8001af0:	635a      	str	r2, [r3, #52]	@ 0x34
	    		break;
 8001af2:	e004      	b.n	8001afe <gripperHandler+0x56>

	    	case IDLE:							// sets the servo motor to idle, no control
	    		htim3.Instance->CCR1 = 0;
 8001af4:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <gripperHandler+0x60>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2200      	movs	r2, #0
 8001afa:	635a      	str	r2, [r3, #52]	@ 0x34
	    		break;
 8001afc:	bf00      	nop
	}
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000424 	.word	0x20000424

08001b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <Error_Handler+0x8>

08001b18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <HAL_MspInit+0x4c>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b26:	4a0f      	ldr	r2, [pc, #60]	@ (8001b64 <HAL_MspInit+0x4c>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <HAL_MspInit+0x4c>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <HAL_MspInit+0x4c>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b42:	4a08      	ldr	r2, [pc, #32]	@ (8001b64 <HAL_MspInit+0x4c>)
 8001b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_MspInit+0x4c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b56:	2007      	movs	r0, #7
 8001b58:	f001 f87e 	bl	8002c58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40023800 	.word	0x40023800

08001b68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a17      	ldr	r2, [pc, #92]	@ (8001be4 <HAL_ADC_MspInit+0x7c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d127      	bne.n	8001bda <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	4b16      	ldr	r3, [pc, #88]	@ (8001be8 <HAL_ADC_MspInit+0x80>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b92:	4a15      	ldr	r2, [pc, #84]	@ (8001be8 <HAL_ADC_MspInit+0x80>)
 8001b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b9a:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <HAL_ADC_MspInit+0x80>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_ADC_MspInit+0x80>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a0e      	ldr	r2, [pc, #56]	@ (8001be8 <HAL_ADC_MspInit+0x80>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <HAL_ADC_MspInit+0x80>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = Pressure_sensor_Pin;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Pressure_sensor_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4805      	ldr	r0, [pc, #20]	@ (8001bec <HAL_ADC_MspInit+0x84>)
 8001bd6:	f001 f8fb 	bl	8002dd0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001bda:	bf00      	nop
 8001bdc:	3728      	adds	r7, #40	@ 0x28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40012000 	.word	0x40012000
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40020000 	.word	0x40020000

08001bf0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08a      	sub	sp, #40	@ 0x28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a17      	ldr	r2, [pc, #92]	@ (8001c6c <HAL_DAC_MspInit+0x7c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d127      	bne.n	8001c62 <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	4b16      	ldr	r3, [pc, #88]	@ (8001c70 <HAL_DAC_MspInit+0x80>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	4a15      	ldr	r2, [pc, #84]	@ (8001c70 <HAL_DAC_MspInit+0x80>)
 8001c1c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c22:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <HAL_DAC_MspInit+0x80>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c2a:	613b      	str	r3, [r7, #16]
 8001c2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	4b0f      	ldr	r3, [pc, #60]	@ (8001c70 <HAL_DAC_MspInit+0x80>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	4a0e      	ldr	r2, [pc, #56]	@ (8001c70 <HAL_DAC_MspInit+0x80>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <HAL_DAC_MspInit+0x80>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = Filter_out_Pin;
 8001c4a:	2320      	movs	r3, #32
 8001c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Filter_out_GPIO_Port, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4805      	ldr	r0, [pc, #20]	@ (8001c74 <HAL_DAC_MspInit+0x84>)
 8001c5e:	f001 f8b7 	bl	8002dd0 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	@ 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40007400 	.word	0x40007400
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020000 	.word	0x40020000

08001c78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	@ 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a19      	ldr	r2, [pc, #100]	@ (8001cfc <HAL_I2C_MspInit+0x84>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d12c      	bne.n	8001cf4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	4b18      	ldr	r3, [pc, #96]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a17      	ldr	r2, [pc, #92]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001cb6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbc:	2312      	movs	r3, #18
 8001cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cc8:	2304      	movs	r3, #4
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <HAL_I2C_MspInit+0x8c>)
 8001cd4:	f001 f87c 	bl	8002dd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce0:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ce2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce8:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	@ 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40005400 	.word	0x40005400
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40020400 	.word	0x40020400

08001d08 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08e      	sub	sp, #56	@ 0x38
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a31      	ldr	r2, [pc, #196]	@ (8001df8 <HAL_I2S_MspInit+0xf0>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d15a      	bne.n	8001dee <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001d3c:	23c0      	movs	r3, #192	@ 0xc0
 8001d3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001d40:	2302      	movs	r3, #2
 8001d42:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f003 fecb 	bl	8005ae4 <HAL_RCCEx_PeriphCLKConfig>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001d54:	f7ff feda 	bl	8001b0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d58:	2300      	movs	r3, #0
 8001d5a:	613b      	str	r3, [r7, #16]
 8001d5c:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	4a26      	ldr	r2, [pc, #152]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d68:	4b24      	ldr	r3, [pc, #144]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	4b20      	ldr	r3, [pc, #128]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d84:	4b1d      	ldr	r3, [pc, #116]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d98:	4a18      	ldr	r2, [pc, #96]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001d9a:	f043 0304 	orr.w	r3, r3, #4
 8001d9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da0:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <HAL_I2S_MspInit+0xf4>)
 8001da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001dac:	2310      	movs	r3, #16
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2300      	movs	r3, #0
 8001dba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dbc:	2306      	movs	r3, #6
 8001dbe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	480e      	ldr	r0, [pc, #56]	@ (8001e00 <HAL_I2S_MspInit+0xf8>)
 8001dc8:	f001 f802 	bl	8002dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001dcc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dde:	2306      	movs	r3, #6
 8001de0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de6:	4619      	mov	r1, r3
 8001de8:	4806      	ldr	r0, [pc, #24]	@ (8001e04 <HAL_I2S_MspInit+0xfc>)
 8001dea:	f000 fff1 	bl	8002dd0 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001dee:	bf00      	nop
 8001df0:	3738      	adds	r7, #56	@ 0x38
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40003c00 	.word	0x40003c00
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020000 	.word	0x40020000
 8001e04:	40020800 	.word	0x40020800

08001e08 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e18:	d116      	bne.n	8001e48 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	4a27      	ldr	r2, [pc, #156]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2a:	4b25      	ldr	r3, [pc, #148]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2100      	movs	r1, #0
 8001e3a:	201c      	movs	r0, #28
 8001e3c:	f000 ff17 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e40:	201c      	movs	r0, #28
 8001e42:	f000 ff30 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e46:	e036      	b.n	8001eb6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec4 <HAL_TIM_Base_MspInit+0xbc>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d116      	bne.n	8001e80 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	4a19      	ldr	r2, [pc, #100]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e62:	4b17      	ldr	r3, [pc, #92]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	201d      	movs	r0, #29
 8001e74:	f000 fefb 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e78:	201d      	movs	r0, #29
 8001e7a:	f000 ff14 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
}
 8001e7e:	e01a      	b.n	8001eb6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a10      	ldr	r2, [pc, #64]	@ (8001ec8 <HAL_TIM_Base_MspInit+0xc0>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d115      	bne.n	8001eb6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_TIM_Base_MspInit+0xb8>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	201e      	movs	r0, #30
 8001eac:	f000 fedf 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001eb0:	201e      	movs	r0, #30
 8001eb2:	f000 fef8 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
}
 8001eb6:	bf00      	nop
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40000400 	.word	0x40000400
 8001ec8:	40000800 	.word	0x40000800

08001ecc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 030c 	add.w	r3, r7, #12
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
 8001ee2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a12      	ldr	r2, [pc, #72]	@ (8001f34 <HAL_TIM_MspPostInit+0x68>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d11d      	bne.n	8001f2a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <HAL_TIM_MspPostInit+0x6c>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	4a10      	ldr	r2, [pc, #64]	@ (8001f38 <HAL_TIM_MspPostInit+0x6c>)
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efe:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <HAL_TIM_MspPostInit+0x6c>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 8001f0a:	2340      	movs	r3, #64	@ 0x40
 8001f0c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 8001f1e:	f107 030c 	add.w	r3, r7, #12
 8001f22:	4619      	mov	r1, r3
 8001f24:	4805      	ldr	r0, [pc, #20]	@ (8001f3c <HAL_TIM_MspPostInit+0x70>)
 8001f26:	f000 ff53 	bl	8002dd0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f2a:	bf00      	nop
 8001f2c:	3720      	adds	r7, #32
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40000400 	.word	0x40000400
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020000 	.word	0x40020000

08001f40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <NMI_Handler+0x4>

08001f48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f4c:	bf00      	nop
 8001f4e:	e7fd      	b.n	8001f4c <HardFault_Handler+0x4>

08001f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <MemManage_Handler+0x4>

08001f58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f5c:	bf00      	nop
 8001f5e:	e7fd      	b.n	8001f5c <BusFault_Handler+0x4>

08001f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <UsageFault_Handler+0x4>

08001f68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f96:	f000 f97f 	bl	8002298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fa4:	4802      	ldr	r0, [pc, #8]	@ (8001fb0 <TIM2_IRQHandler+0x10>)
 8001fa6:	f004 f8c1 	bl	800612c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	200003dc 	.word	0x200003dc

08001fb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fb8:	4802      	ldr	r0, [pc, #8]	@ (8001fc4 <TIM3_IRQHandler+0x10>)
 8001fba:	f004 f8b7 	bl	800612c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000424 	.word	0x20000424

08001fc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <TIM4_IRQHandler+0x10>)
 8001fce:	f004 f8ad 	bl	800612c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	2000046c 	.word	0x2000046c

08001fdc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001fe0:	4802      	ldr	r0, [pc, #8]	@ (8001fec <OTG_FS_IRQHandler+0x10>)
 8001fe2:	f001 ffed 	bl	8003fc0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20002080 	.word	0x20002080

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_kill>:

int _kill(int pid, int sig)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800200a:	f009 fd65 	bl	800bad8 <__errno>
 800200e:	4603      	mov	r3, r0
 8002010:	2216      	movs	r2, #22
 8002012:	601a      	str	r2, [r3, #0]
  return -1;
 8002014:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_exit>:

void _exit (int status)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002028:	f04f 31ff 	mov.w	r1, #4294967295
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ffe7 	bl	8002000 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002032:	bf00      	nop
 8002034:	e7fd      	b.n	8002032 <_exit+0x12>

08002036 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b086      	sub	sp, #24
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	e00a      	b.n	800205e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002048:	f3af 8000 	nop.w
 800204c:	4601      	mov	r1, r0
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	60ba      	str	r2, [r7, #8]
 8002054:	b2ca      	uxtb	r2, r1
 8002056:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3301      	adds	r3, #1
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	dbf0      	blt.n	8002048 <_read+0x12>
  }

  return len;
 8002066:	687b      	ldr	r3, [r7, #4]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	e009      	b.n	8002096 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	60ba      	str	r2, [r7, #8]
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3301      	adds	r3, #1
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	429a      	cmp	r2, r3
 800209c:	dbf1      	blt.n	8002082 <_write+0x12>
  }
  return len;
 800209e:	687b      	ldr	r3, [r7, #4]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_close>:

int _close(int file)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020d0:	605a      	str	r2, [r3, #4]
  return 0;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <_isatty>:

int _isatty(int file)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b085      	sub	sp, #20
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	@ (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f009 fcca 	bl	800bad8 <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20020000 	.word	0x20020000
 8002170:	00000400 	.word	0x00000400
 8002174:	20000b98 	.word	0x20000b98
 8002178:	200028d0 	.word	0x200028d0

0800217c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002180:	4b06      	ldr	r3, [pc, #24]	@ (800219c <SystemInit+0x20>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002186:	4a05      	ldr	r2, [pc, #20]	@ (800219c <SystemInit+0x20>)
 8002188:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800218c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021a4:	f7ff ffea 	bl	800217c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021a8:	480c      	ldr	r0, [pc, #48]	@ (80021dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021aa:	490d      	ldr	r1, [pc, #52]	@ (80021e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021ac:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021b0:	e002      	b.n	80021b8 <LoopCopyDataInit>

080021b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021b6:	3304      	adds	r3, #4

080021b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021bc:	d3f9      	bcc.n	80021b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021c0:	4c0a      	ldr	r4, [pc, #40]	@ (80021ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80021c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021c4:	e001      	b.n	80021ca <LoopFillZerobss>

080021c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c8:	3204      	adds	r2, #4

080021ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021cc:	d3fb      	bcc.n	80021c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ce:	f009 fc89 	bl	800bae4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021d2:	f7fe fed1 	bl	8000f78 <main>
  bx  lr    
 80021d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021e0:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 80021e4:	0800e01c 	.word	0x0800e01c
  ldr r2, =_sbss
 80021e8:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 80021ec:	200028d0 	.word	0x200028d0

080021f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021f0:	e7fe      	b.n	80021f0 <ADC_IRQHandler>
	...

080021f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <HAL_Init+0x40>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002234 <HAL_Init+0x40>)
 80021fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002202:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002204:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <HAL_Init+0x40>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a0a      	ldr	r2, [pc, #40]	@ (8002234 <HAL_Init+0x40>)
 800220a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800220e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <HAL_Init+0x40>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <HAL_Init+0x40>)
 8002216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800221a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800221c:	2003      	movs	r0, #3
 800221e:	f000 fd1b 	bl	8002c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002222:	2000      	movs	r0, #0
 8002224:	f000 f808 	bl	8002238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002228:	f7ff fc76 	bl	8001b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40023c00 	.word	0x40023c00

08002238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002240:	4b12      	ldr	r3, [pc, #72]	@ (800228c <HAL_InitTick+0x54>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_InitTick+0x58>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800224e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002252:	fbb2 f3f3 	udiv	r3, r2, r3
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fd33 	bl	8002cc2 <HAL_SYSTICK_Config>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e00e      	b.n	8002284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b0f      	cmp	r3, #15
 800226a:	d80a      	bhi.n	8002282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800226c:	2200      	movs	r2, #0
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	f04f 30ff 	mov.w	r0, #4294967295
 8002274:	f000 fcfb 	bl	8002c6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002278:	4a06      	ldr	r2, [pc, #24]	@ (8002294 <HAL_InitTick+0x5c>)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800227e:	2300      	movs	r3, #0
 8002280:	e000      	b.n	8002284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
}
 8002284:	4618      	mov	r0, r3
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000004 	.word	0x20000004
 8002290:	2000000c 	.word	0x2000000c
 8002294:	20000008 	.word	0x20000008

08002298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800229c:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_IncTick+0x20>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	461a      	mov	r2, r3
 80022a2:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <HAL_IncTick+0x24>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4413      	add	r3, r2
 80022a8:	4a04      	ldr	r2, [pc, #16]	@ (80022bc <HAL_IncTick+0x24>)
 80022aa:	6013      	str	r3, [r2, #0]
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	2000000c 	.word	0x2000000c
 80022bc:	20000b9c 	.word	0x20000b9c

080022c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return uwTick;
 80022c4:	4b03      	ldr	r3, [pc, #12]	@ (80022d4 <HAL_GetTick+0x14>)
 80022c6:	681b      	ldr	r3, [r3, #0]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	20000b9c 	.word	0x20000b9c

080022d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022e0:	f7ff ffee 	bl	80022c0 <HAL_GetTick>
 80022e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f0:	d005      	beq.n	80022fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022f2:	4b0a      	ldr	r3, [pc, #40]	@ (800231c <HAL_Delay+0x44>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4413      	add	r3, r2
 80022fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022fe:	bf00      	nop
 8002300:	f7ff ffde 	bl	80022c0 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	429a      	cmp	r2, r3
 800230e:	d8f7      	bhi.n	8002300 <HAL_Delay+0x28>
  {
  }
}
 8002310:	bf00      	nop
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	2000000c 	.word	0x2000000c

08002320 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e033      	b.n	800239e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	2b00      	cmp	r3, #0
 800233c:	d109      	bne.n	8002352 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7ff fc12 	bl	8001b68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002356:	f003 0310 	and.w	r3, r3, #16
 800235a:	2b00      	cmp	r3, #0
 800235c:	d118      	bne.n	8002390 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002362:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002366:	f023 0302 	bic.w	r3, r3, #2
 800236a:	f043 0202 	orr.w	r2, r3, #2
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 faa4 	bl	80028c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	f023 0303 	bic.w	r3, r3, #3
 8002386:	f043 0201 	orr.w	r2, r3, #1
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	641a      	str	r2, [r3, #64]	@ 0x40
 800238e:	e001      	b.n	8002394 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800239c:	7bfb      	ldrb	r3, [r7, #15]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d101      	bne.n	80023c2 <HAL_ADC_Start+0x1a>
 80023be:	2302      	movs	r3, #2
 80023c0:	e0b2      	b.n	8002528 <HAL_ADC_Start+0x180>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d018      	beq.n	800240a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 0201 	orr.w	r2, r2, #1
 80023e6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023e8:	4b52      	ldr	r3, [pc, #328]	@ (8002534 <HAL_ADC_Start+0x18c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a52      	ldr	r2, [pc, #328]	@ (8002538 <HAL_ADC_Start+0x190>)
 80023ee:	fba2 2303 	umull	r2, r3, r2, r3
 80023f2:	0c9a      	lsrs	r2, r3, #18
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80023fc:	e002      	b.n	8002404 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	3b01      	subs	r3, #1
 8002402:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f9      	bne.n	80023fe <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b01      	cmp	r3, #1
 8002416:	d17a      	bne.n	800250e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002442:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002456:	d106      	bne.n	8002466 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245c:	f023 0206 	bic.w	r2, r3, #6
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	645a      	str	r2, [r3, #68]	@ 0x44
 8002464:	e002      	b.n	800246c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002474:	4b31      	ldr	r3, [pc, #196]	@ (800253c <HAL_ADC_Start+0x194>)
 8002476:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002480:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 031f 	and.w	r3, r3, #31
 800248a:	2b00      	cmp	r3, #0
 800248c:	d12a      	bne.n	80024e4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a2b      	ldr	r2, [pc, #172]	@ (8002540 <HAL_ADC_Start+0x198>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d015      	beq.n	80024c4 <HAL_ADC_Start+0x11c>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a29      	ldr	r2, [pc, #164]	@ (8002544 <HAL_ADC_Start+0x19c>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d105      	bne.n	80024ae <HAL_ADC_Start+0x106>
 80024a2:	4b26      	ldr	r3, [pc, #152]	@ (800253c <HAL_ADC_Start+0x194>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 031f 	and.w	r3, r3, #31
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00a      	beq.n	80024c4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a25      	ldr	r2, [pc, #148]	@ (8002548 <HAL_ADC_Start+0x1a0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d136      	bne.n	8002526 <HAL_ADC_Start+0x17e>
 80024b8:	4b20      	ldr	r3, [pc, #128]	@ (800253c <HAL_ADC_Start+0x194>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d130      	bne.n	8002526 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d129      	bne.n	8002526 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024e0:	609a      	str	r2, [r3, #8]
 80024e2:	e020      	b.n	8002526 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a15      	ldr	r2, [pc, #84]	@ (8002540 <HAL_ADC_Start+0x198>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d11b      	bne.n	8002526 <HAL_ADC_Start+0x17e>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d114      	bne.n	8002526 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	e00b      	b.n	8002526 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	f043 0210 	orr.w	r2, r3, #16
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251e:	f043 0201 	orr.w	r2, r3, #1
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	20000004 	.word	0x20000004
 8002538:	431bde83 	.word	0x431bde83
 800253c:	40012300 	.word	0x40012300
 8002540:	40012000 	.word	0x40012000
 8002544:	40012100 	.word	0x40012100
 8002548:	40012200 	.word	0x40012200

0800254c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002568:	d113      	bne.n	8002592 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002578:	d10b      	bne.n	8002592 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257e:	f043 0220 	orr.w	r2, r3, #32
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e063      	b.n	800265a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002592:	f7ff fe95 	bl	80022c0 <HAL_GetTick>
 8002596:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002598:	e021      	b.n	80025de <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a0:	d01d      	beq.n	80025de <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d007      	beq.n	80025b8 <HAL_ADC_PollForConversion+0x6c>
 80025a8:	f7ff fe8a 	bl	80022c0 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d212      	bcs.n	80025de <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d00b      	beq.n	80025de <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	f043 0204 	orr.w	r2, r3, #4
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e03d      	b.n	800265a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d1d6      	bne.n	800259a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f06f 0212 	mvn.w	r2, #18
 80025f4:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d123      	bne.n	8002658 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002614:	2b00      	cmp	r3, #0
 8002616:	d11f      	bne.n	8002658 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002622:	2b00      	cmp	r3, #0
 8002624:	d006      	beq.n	8002634 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002630:	2b00      	cmp	r3, #0
 8002632:	d111      	bne.n	8002658 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002638:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002644:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d105      	bne.n	8002658 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002650:	f043 0201 	orr.w	r2, r3, #1
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002670:	4618      	mov	r0, r3
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002686:	2300      	movs	r3, #0
 8002688:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_ADC_ConfigChannel+0x1c>
 8002694:	2302      	movs	r3, #2
 8002696:	e105      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x228>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b09      	cmp	r3, #9
 80026a6:	d925      	bls.n	80026f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	68d9      	ldr	r1, [r3, #12]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	4613      	mov	r3, r2
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	4413      	add	r3, r2
 80026bc:	3b1e      	subs	r3, #30
 80026be:	2207      	movs	r2, #7
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43da      	mvns	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	400a      	ands	r2, r1
 80026cc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68d9      	ldr	r1, [r3, #12]
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	4618      	mov	r0, r3
 80026e0:	4603      	mov	r3, r0
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	4403      	add	r3, r0
 80026e6:	3b1e      	subs	r3, #30
 80026e8:	409a      	lsls	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	60da      	str	r2, [r3, #12]
 80026f2:	e022      	b.n	800273a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6919      	ldr	r1, [r3, #16]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	b29b      	uxth	r3, r3
 8002700:	461a      	mov	r2, r3
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	2207      	movs	r2, #7
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43da      	mvns	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	400a      	ands	r2, r1
 8002716:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6919      	ldr	r1, [r3, #16]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	b29b      	uxth	r3, r3
 8002728:	4618      	mov	r0, r3
 800272a:	4603      	mov	r3, r0
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	4403      	add	r3, r0
 8002730:	409a      	lsls	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b06      	cmp	r3, #6
 8002740:	d824      	bhi.n	800278c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	4413      	add	r3, r2
 8002752:	3b05      	subs	r3, #5
 8002754:	221f      	movs	r2, #31
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43da      	mvns	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	400a      	ands	r2, r1
 8002762:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	b29b      	uxth	r3, r3
 8002770:	4618      	mov	r0, r3
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	4613      	mov	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	3b05      	subs	r3, #5
 800277e:	fa00 f203 	lsl.w	r2, r0, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	635a      	str	r2, [r3, #52]	@ 0x34
 800278a:	e04c      	b.n	8002826 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b0c      	cmp	r3, #12
 8002792:	d824      	bhi.n	80027de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	3b23      	subs	r3, #35	@ 0x23
 80027a6:	221f      	movs	r2, #31
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43da      	mvns	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	400a      	ands	r2, r1
 80027b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	4618      	mov	r0, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	3b23      	subs	r3, #35	@ 0x23
 80027d0:	fa00 f203 	lsl.w	r2, r0, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	631a      	str	r2, [r3, #48]	@ 0x30
 80027dc:	e023      	b.n	8002826 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	3b41      	subs	r3, #65	@ 0x41
 80027f0:	221f      	movs	r2, #31
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43da      	mvns	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	400a      	ands	r2, r1
 80027fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	b29b      	uxth	r3, r3
 800280c:	4618      	mov	r0, r3
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	4613      	mov	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4413      	add	r3, r2
 8002818:	3b41      	subs	r3, #65	@ 0x41
 800281a:	fa00 f203 	lsl.w	r2, r0, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002826:	4b22      	ldr	r3, [pc, #136]	@ (80028b0 <HAL_ADC_ConfigChannel+0x234>)
 8002828:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a21      	ldr	r2, [pc, #132]	@ (80028b4 <HAL_ADC_ConfigChannel+0x238>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d109      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x1cc>
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b12      	cmp	r3, #18
 800283a:	d105      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a19      	ldr	r2, [pc, #100]	@ (80028b4 <HAL_ADC_ConfigChannel+0x238>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d123      	bne.n	800289a <HAL_ADC_ConfigChannel+0x21e>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2b10      	cmp	r3, #16
 8002858:	d003      	beq.n	8002862 <HAL_ADC_ConfigChannel+0x1e6>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2b11      	cmp	r3, #17
 8002860:	d11b      	bne.n	800289a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b10      	cmp	r3, #16
 8002874:	d111      	bne.n	800289a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002876:	4b10      	ldr	r3, [pc, #64]	@ (80028b8 <HAL_ADC_ConfigChannel+0x23c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a10      	ldr	r2, [pc, #64]	@ (80028bc <HAL_ADC_ConfigChannel+0x240>)
 800287c:	fba2 2303 	umull	r2, r3, r2, r3
 8002880:	0c9a      	lsrs	r2, r3, #18
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800288c:	e002      	b.n	8002894 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	3b01      	subs	r3, #1
 8002892:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f9      	bne.n	800288e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	40012300 	.word	0x40012300
 80028b4:	40012000 	.word	0x40012000
 80028b8:	20000004 	.word	0x20000004
 80028bc:	431bde83 	.word	0x431bde83

080028c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028c8:	4b79      	ldr	r3, [pc, #484]	@ (8002ab0 <ADC_Init+0x1f0>)
 80028ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6859      	ldr	r1, [r3, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	021a      	lsls	r2, r3, #8
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	685a      	ldr	r2, [r3, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002918:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6859      	ldr	r1, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	430a      	orrs	r2, r1
 800292a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689a      	ldr	r2, [r3, #8]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800293a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6899      	ldr	r1, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002952:	4a58      	ldr	r2, [pc, #352]	@ (8002ab4 <ADC_Init+0x1f4>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d022      	beq.n	800299e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002966:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6899      	ldr	r1, [r3, #8]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002988:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6899      	ldr	r1, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	e00f      	b.n	80029be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 0202 	bic.w	r2, r2, #2
 80029cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6899      	ldr	r1, [r3, #8]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	7e1b      	ldrb	r3, [r3, #24]
 80029d8:	005a      	lsls	r2, r3, #1
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01b      	beq.n	8002a24 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a0a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6859      	ldr	r1, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a16:	3b01      	subs	r3, #1
 8002a18:	035a      	lsls	r2, r3, #13
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	e007      	b.n	8002a34 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a32:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	051a      	lsls	r2, r3, #20
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6899      	ldr	r1, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a76:	025a      	lsls	r2, r3, #9
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6899      	ldr	r1, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	029a      	lsls	r2, r3, #10
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	609a      	str	r2, [r3, #8]
}
 8002aa4:	bf00      	nop
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	40012300 	.word	0x40012300
 8002ab4:	0f000001 	.word	0x0f000001

08002ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <__NVIC_SetPriorityGrouping+0x44>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aea:	4a04      	ldr	r2, [pc, #16]	@ (8002afc <__NVIC_SetPriorityGrouping+0x44>)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	60d3      	str	r3, [r2, #12]
}
 8002af0:	bf00      	nop
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <__NVIC_GetPriorityGrouping+0x18>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	0a1b      	lsrs	r3, r3, #8
 8002b0a:	f003 0307 	and.w	r3, r3, #7
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	e000ed00 	.word	0xe000ed00

08002b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	db0b      	blt.n	8002b46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	f003 021f 	and.w	r2, r3, #31
 8002b34:	4907      	ldr	r1, [pc, #28]	@ (8002b54 <__NVIC_EnableIRQ+0x38>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	095b      	lsrs	r3, r3, #5
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	e000e100 	.word	0xe000e100

08002b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	6039      	str	r1, [r7, #0]
 8002b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	db0a      	blt.n	8002b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	b2da      	uxtb	r2, r3
 8002b70:	490c      	ldr	r1, [pc, #48]	@ (8002ba4 <__NVIC_SetPriority+0x4c>)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	0112      	lsls	r2, r2, #4
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b80:	e00a      	b.n	8002b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	b2da      	uxtb	r2, r3
 8002b86:	4908      	ldr	r1, [pc, #32]	@ (8002ba8 <__NVIC_SetPriority+0x50>)
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	3b04      	subs	r3, #4
 8002b90:	0112      	lsls	r2, r2, #4
 8002b92:	b2d2      	uxtb	r2, r2
 8002b94:	440b      	add	r3, r1
 8002b96:	761a      	strb	r2, [r3, #24]
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	e000e100 	.word	0xe000e100
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b089      	sub	sp, #36	@ 0x24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	f1c3 0307 	rsb	r3, r3, #7
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	bf28      	it	cs
 8002bca:	2304      	movcs	r3, #4
 8002bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	2b06      	cmp	r3, #6
 8002bd4:	d902      	bls.n	8002bdc <NVIC_EncodePriority+0x30>
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	3b03      	subs	r3, #3
 8002bda:	e000      	b.n	8002bde <NVIC_EncodePriority+0x32>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be0:	f04f 32ff 	mov.w	r2, #4294967295
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43da      	mvns	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	401a      	ands	r2, r3
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfe:	43d9      	mvns	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c04:	4313      	orrs	r3, r2
         );
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3724      	adds	r7, #36	@ 0x24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c24:	d301      	bcc.n	8002c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c26:	2301      	movs	r3, #1
 8002c28:	e00f      	b.n	8002c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c54 <SysTick_Config+0x40>)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c32:	210f      	movs	r1, #15
 8002c34:	f04f 30ff 	mov.w	r0, #4294967295
 8002c38:	f7ff ff8e 	bl	8002b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c3c:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <SysTick_Config+0x40>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c42:	4b04      	ldr	r3, [pc, #16]	@ (8002c54 <SysTick_Config+0x40>)
 8002c44:	2207      	movs	r2, #7
 8002c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	e000e010 	.word	0xe000e010

08002c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f7ff ff29 	bl	8002ab8 <__NVIC_SetPriorityGrouping>
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b086      	sub	sp, #24
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4603      	mov	r3, r0
 8002c76:	60b9      	str	r1, [r7, #8]
 8002c78:	607a      	str	r2, [r7, #4]
 8002c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c80:	f7ff ff3e 	bl	8002b00 <__NVIC_GetPriorityGrouping>
 8002c84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	68b9      	ldr	r1, [r7, #8]
 8002c8a:	6978      	ldr	r0, [r7, #20]
 8002c8c:	f7ff ff8e 	bl	8002bac <NVIC_EncodePriority>
 8002c90:	4602      	mov	r2, r0
 8002c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff ff5d 	bl	8002b58 <__NVIC_SetPriority>
}
 8002c9e:	bf00      	nop
 8002ca0:	3718      	adds	r7, #24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b082      	sub	sp, #8
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	4603      	mov	r3, r0
 8002cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff ff31 	bl	8002b1c <__NVIC_EnableIRQ>
}
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b082      	sub	sp, #8
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7ff ffa2 	bl	8002c14 <SysTick_Config>
 8002cd0:	4603      	mov	r3, r0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e014      	b.n	8002d16 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	791b      	ldrb	r3, [r3, #4]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d105      	bne.n	8002d02 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7fe ff77 	bl	8001bf0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2202      	movs	r2, #2
 8002d06:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b089      	sub	sp, #36	@ 0x24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <HAL_DAC_ConfigChannel+0x1c>
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e042      	b.n	8002dc4 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	795b      	ldrb	r3, [r3, #5]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_DAC_ConfigChannel+0x2c>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e03c      	b.n	8002dc4 <HAL_DAC_ConfigChannel+0xa6>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2202      	movs	r2, #2
 8002d54:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f003 0310 	and.w	r3, r3, #16
 8002d64:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0310 	and.w	r3, r3, #16
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6819      	ldr	r1, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f003 0310 	and.w	r3, r3, #16
 8002da6:	22c0      	movs	r2, #192	@ 0xc0
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43da      	mvns	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	400a      	ands	r2, r1
 8002db4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2201      	movs	r2, #1
 8002dba:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002dc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3724      	adds	r7, #36	@ 0x24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b089      	sub	sp, #36	@ 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
 8002dea:	e16b      	b.n	80030c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dec:	2201      	movs	r2, #1
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	f040 815a 	bne.w	80030be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d005      	beq.n	8002e22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d130      	bne.n	8002e84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43db      	mvns	r3, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4013      	ands	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e58:	2201      	movs	r2, #1
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	091b      	lsrs	r3, r3, #4
 8002e6e:	f003 0201 	and.w	r2, r3, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d017      	beq.n	8002ec0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	2203      	movs	r2, #3
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 0303 	and.w	r3, r3, #3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d123      	bne.n	8002f14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	08da      	lsrs	r2, r3, #3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3208      	adds	r2, #8
 8002ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	08da      	lsrs	r2, r3, #3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3208      	adds	r2, #8
 8002f0e:	69b9      	ldr	r1, [r7, #24]
 8002f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0203 	and.w	r2, r3, #3
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80b4 	beq.w	80030be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	4b60      	ldr	r3, [pc, #384]	@ (80030dc <HAL_GPIO_Init+0x30c>)
 8002f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5e:	4a5f      	ldr	r2, [pc, #380]	@ (80030dc <HAL_GPIO_Init+0x30c>)
 8002f60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f66:	4b5d      	ldr	r3, [pc, #372]	@ (80030dc <HAL_GPIO_Init+0x30c>)
 8002f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f72:	4a5b      	ldr	r2, [pc, #364]	@ (80030e0 <HAL_GPIO_Init+0x310>)
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	089b      	lsrs	r3, r3, #2
 8002f78:	3302      	adds	r3, #2
 8002f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	220f      	movs	r2, #15
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a52      	ldr	r2, [pc, #328]	@ (80030e4 <HAL_GPIO_Init+0x314>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d02b      	beq.n	8002ff6 <HAL_GPIO_Init+0x226>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a51      	ldr	r2, [pc, #324]	@ (80030e8 <HAL_GPIO_Init+0x318>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d025      	beq.n	8002ff2 <HAL_GPIO_Init+0x222>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a50      	ldr	r2, [pc, #320]	@ (80030ec <HAL_GPIO_Init+0x31c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d01f      	beq.n	8002fee <HAL_GPIO_Init+0x21e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a4f      	ldr	r2, [pc, #316]	@ (80030f0 <HAL_GPIO_Init+0x320>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d019      	beq.n	8002fea <HAL_GPIO_Init+0x21a>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a4e      	ldr	r2, [pc, #312]	@ (80030f4 <HAL_GPIO_Init+0x324>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_GPIO_Init+0x216>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4d      	ldr	r2, [pc, #308]	@ (80030f8 <HAL_GPIO_Init+0x328>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d00d      	beq.n	8002fe2 <HAL_GPIO_Init+0x212>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4c      	ldr	r2, [pc, #304]	@ (80030fc <HAL_GPIO_Init+0x32c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d007      	beq.n	8002fde <HAL_GPIO_Init+0x20e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8003100 <HAL_GPIO_Init+0x330>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d101      	bne.n	8002fda <HAL_GPIO_Init+0x20a>
 8002fd6:	2307      	movs	r3, #7
 8002fd8:	e00e      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fda:	2308      	movs	r3, #8
 8002fdc:	e00c      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fde:	2306      	movs	r3, #6
 8002fe0:	e00a      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fe2:	2305      	movs	r3, #5
 8002fe4:	e008      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fe6:	2304      	movs	r3, #4
 8002fe8:	e006      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fea:	2303      	movs	r3, #3
 8002fec:	e004      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e002      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	69fa      	ldr	r2, [r7, #28]
 8002ffa:	f002 0203 	and.w	r2, r2, #3
 8002ffe:	0092      	lsls	r2, r2, #2
 8003000:	4093      	lsls	r3, r2
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003008:	4935      	ldr	r1, [pc, #212]	@ (80030e0 <HAL_GPIO_Init+0x310>)
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	089b      	lsrs	r3, r3, #2
 800300e:	3302      	adds	r3, #2
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003016:	4b3b      	ldr	r3, [pc, #236]	@ (8003104 <HAL_GPIO_Init+0x334>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	43db      	mvns	r3, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4013      	ands	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800303a:	4a32      	ldr	r2, [pc, #200]	@ (8003104 <HAL_GPIO_Init+0x334>)
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003040:	4b30      	ldr	r3, [pc, #192]	@ (8003104 <HAL_GPIO_Init+0x334>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	4313      	orrs	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003064:	4a27      	ldr	r2, [pc, #156]	@ (8003104 <HAL_GPIO_Init+0x334>)
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800306a:	4b26      	ldr	r3, [pc, #152]	@ (8003104 <HAL_GPIO_Init+0x334>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800308e:	4a1d      	ldr	r2, [pc, #116]	@ (8003104 <HAL_GPIO_Init+0x334>)
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003094:	4b1b      	ldr	r3, [pc, #108]	@ (8003104 <HAL_GPIO_Init+0x334>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	43db      	mvns	r3, r3
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	4013      	ands	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d003      	beq.n	80030b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030b8:	4a12      	ldr	r2, [pc, #72]	@ (8003104 <HAL_GPIO_Init+0x334>)
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	3301      	adds	r3, #1
 80030c2:	61fb      	str	r3, [r7, #28]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	2b0f      	cmp	r3, #15
 80030c8:	f67f ae90 	bls.w	8002dec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030cc:	bf00      	nop
 80030ce:	bf00      	nop
 80030d0:	3724      	adds	r7, #36	@ 0x24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	40023800 	.word	0x40023800
 80030e0:	40013800 	.word	0x40013800
 80030e4:	40020000 	.word	0x40020000
 80030e8:	40020400 	.word	0x40020400
 80030ec:	40020800 	.word	0x40020800
 80030f0:	40020c00 	.word	0x40020c00
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40021400 	.word	0x40021400
 80030fc:	40021800 	.word	0x40021800
 8003100:	40021c00 	.word	0x40021c00
 8003104:	40013c00 	.word	0x40013c00

08003108 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	807b      	strh	r3, [r7, #2]
 8003114:	4613      	mov	r3, r2
 8003116:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003118:	787b      	ldrb	r3, [r7, #1]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800311e:	887a      	ldrh	r2, [r7, #2]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003124:	e003      	b.n	800312e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003126:	887b      	ldrh	r3, [r7, #2]
 8003128:	041a      	lsls	r2, r3, #16
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	619a      	str	r2, [r3, #24]
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800313a:	b480      	push	{r7}
 800313c:	b085      	sub	sp, #20
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	460b      	mov	r3, r1
 8003144:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800314c:	887a      	ldrh	r2, [r7, #2]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	4013      	ands	r3, r2
 8003152:	041a      	lsls	r2, r3, #16
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	43d9      	mvns	r1, r3
 8003158:	887b      	ldrh	r3, [r7, #2]
 800315a:	400b      	ands	r3, r1
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	619a      	str	r2, [r3, #24]
}
 8003162:	bf00      	nop
 8003164:	3714      	adds	r7, #20
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
	...

08003170 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e12b      	b.n	80033da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d106      	bne.n	800319c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7fe fd6e 	bl	8001c78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2224      	movs	r2, #36	@ 0x24
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0201 	bic.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031d4:	f002 fc72 	bl	8005abc <HAL_RCC_GetPCLK1Freq>
 80031d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	4a81      	ldr	r2, [pc, #516]	@ (80033e4 <HAL_I2C_Init+0x274>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d807      	bhi.n	80031f4 <HAL_I2C_Init+0x84>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4a80      	ldr	r2, [pc, #512]	@ (80033e8 <HAL_I2C_Init+0x278>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	bf94      	ite	ls
 80031ec:	2301      	movls	r3, #1
 80031ee:	2300      	movhi	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	e006      	b.n	8003202 <HAL_I2C_Init+0x92>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4a7d      	ldr	r2, [pc, #500]	@ (80033ec <HAL_I2C_Init+0x27c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	bf94      	ite	ls
 80031fc:	2301      	movls	r3, #1
 80031fe:	2300      	movhi	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e0e7      	b.n	80033da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4a78      	ldr	r2, [pc, #480]	@ (80033f0 <HAL_I2C_Init+0x280>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	0c9b      	lsrs	r3, r3, #18
 8003214:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68ba      	ldr	r2, [r7, #8]
 8003226:	430a      	orrs	r2, r1
 8003228:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	4a6a      	ldr	r2, [pc, #424]	@ (80033e4 <HAL_I2C_Init+0x274>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d802      	bhi.n	8003244 <HAL_I2C_Init+0xd4>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	3301      	adds	r3, #1
 8003242:	e009      	b.n	8003258 <HAL_I2C_Init+0xe8>
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800324a:	fb02 f303 	mul.w	r3, r2, r3
 800324e:	4a69      	ldr	r2, [pc, #420]	@ (80033f4 <HAL_I2C_Init+0x284>)
 8003250:	fba2 2303 	umull	r2, r3, r2, r3
 8003254:	099b      	lsrs	r3, r3, #6
 8003256:	3301      	adds	r3, #1
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6812      	ldr	r2, [r2, #0]
 800325c:	430b      	orrs	r3, r1
 800325e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800326a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	495c      	ldr	r1, [pc, #368]	@ (80033e4 <HAL_I2C_Init+0x274>)
 8003274:	428b      	cmp	r3, r1
 8003276:	d819      	bhi.n	80032ac <HAL_I2C_Init+0x13c>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	1e59      	subs	r1, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	fbb1 f3f3 	udiv	r3, r1, r3
 8003286:	1c59      	adds	r1, r3, #1
 8003288:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800328c:	400b      	ands	r3, r1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_I2C_Init+0x138>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1e59      	subs	r1, r3, #1
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a0:	3301      	adds	r3, #1
 80032a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a6:	e051      	b.n	800334c <HAL_I2C_Init+0x1dc>
 80032a8:	2304      	movs	r3, #4
 80032aa:	e04f      	b.n	800334c <HAL_I2C_Init+0x1dc>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d111      	bne.n	80032d8 <HAL_I2C_Init+0x168>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1e58      	subs	r0, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6859      	ldr	r1, [r3, #4]
 80032bc:	460b      	mov	r3, r1
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	440b      	add	r3, r1
 80032c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	e012      	b.n	80032fe <HAL_I2C_Init+0x18e>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1e58      	subs	r0, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	0099      	lsls	r1, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ee:	3301      	adds	r3, #1
 80032f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_I2C_Init+0x196>
 8003302:	2301      	movs	r3, #1
 8003304:	e022      	b.n	800334c <HAL_I2C_Init+0x1dc>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10e      	bne.n	800332c <HAL_I2C_Init+0x1bc>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	1e58      	subs	r0, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6859      	ldr	r1, [r3, #4]
 8003316:	460b      	mov	r3, r1
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	440b      	add	r3, r1
 800331c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003320:	3301      	adds	r3, #1
 8003322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800332a:	e00f      	b.n	800334c <HAL_I2C_Init+0x1dc>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	1e58      	subs	r0, r3, #1
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6859      	ldr	r1, [r3, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	0099      	lsls	r1, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003342:	3301      	adds	r3, #1
 8003344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003348:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	6809      	ldr	r1, [r1, #0]
 8003350:	4313      	orrs	r3, r2
 8003352:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69da      	ldr	r2, [r3, #28]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800337a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	6911      	ldr	r1, [r2, #16]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	68d2      	ldr	r2, [r2, #12]
 8003386:	4311      	orrs	r1, r2
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6812      	ldr	r2, [r2, #0]
 800338c:	430b      	orrs	r3, r1
 800338e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695a      	ldr	r2, [r3, #20]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	000186a0 	.word	0x000186a0
 80033e8:	001e847f 	.word	0x001e847f
 80033ec:	003d08ff 	.word	0x003d08ff
 80033f0:	431bde83 	.word	0x431bde83
 80033f4:	10624dd3 	.word	0x10624dd3

080033f8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e128      	b.n	800365c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d109      	bne.n	800342a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a90      	ldr	r2, [pc, #576]	@ (8003664 <HAL_I2S_Init+0x26c>)
 8003422:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7fe fc6f 	bl	8001d08 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2202      	movs	r2, #2
 800342e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003440:	f023 030f 	bic.w	r3, r3, #15
 8003444:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2202      	movs	r2, #2
 800344c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	2b02      	cmp	r3, #2
 8003454:	d060      	beq.n	8003518 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d102      	bne.n	8003464 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800345e:	2310      	movs	r3, #16
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	e001      	b.n	8003468 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003464:	2320      	movs	r3, #32
 8003466:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2b20      	cmp	r3, #32
 800346e:	d802      	bhi.n	8003476 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003476:	2001      	movs	r0, #1
 8003478:	f002 fc16 	bl	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq>
 800347c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003486:	d125      	bne.n	80034d4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d010      	beq.n	80034b2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	fbb2 f2f3 	udiv	r2, r2, r3
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	461a      	mov	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ac:	3305      	adds	r3, #5
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	e01f      	b.n	80034f2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034bc:	4613      	mov	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4413      	add	r3, r2
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	461a      	mov	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ce:	3305      	adds	r3, #5
 80034d0:	613b      	str	r3, [r7, #16]
 80034d2:	e00e      	b.n	80034f2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034dc:	4613      	mov	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	4413      	add	r3, r2
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	461a      	mov	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ee:	3305      	adds	r3, #5
 80034f0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	4a5c      	ldr	r2, [pc, #368]	@ (8003668 <HAL_I2S_Init+0x270>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	08db      	lsrs	r3, r3, #3
 80034fc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	085b      	lsrs	r3, r3, #1
 800350e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	61bb      	str	r3, [r7, #24]
 8003516:	e003      	b.n	8003520 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003518:	2302      	movs	r3, #2
 800351a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800351c:	2300      	movs	r3, #0
 800351e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d902      	bls.n	800352c <HAL_I2S_Init+0x134>
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	2bff      	cmp	r3, #255	@ 0xff
 800352a:	d907      	bls.n	800353c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003530:	f043 0210 	orr.w	r2, r3, #16
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e08f      	b.n	800365c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	ea42 0103 	orr.w	r1, r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	69fa      	ldr	r2, [r7, #28]
 800354c:	430a      	orrs	r2, r1
 800354e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800355a:	f023 030f 	bic.w	r3, r3, #15
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6851      	ldr	r1, [r2, #4]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	6892      	ldr	r2, [r2, #8]
 8003566:	4311      	orrs	r1, r2
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68d2      	ldr	r2, [r2, #12]
 800356c:	4311      	orrs	r1, r2
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6992      	ldr	r2, [r2, #24]
 8003572:	430a      	orrs	r2, r1
 8003574:	431a      	orrs	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800357e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d161      	bne.n	800364c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a38      	ldr	r2, [pc, #224]	@ (800366c <HAL_I2S_Init+0x274>)
 800358c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a37      	ldr	r2, [pc, #220]	@ (8003670 <HAL_I2S_Init+0x278>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d101      	bne.n	800359c <HAL_I2S_Init+0x1a4>
 8003598:	4b36      	ldr	r3, [pc, #216]	@ (8003674 <HAL_I2S_Init+0x27c>)
 800359a:	e001      	b.n	80035a0 <HAL_I2S_Init+0x1a8>
 800359c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	4932      	ldr	r1, [pc, #200]	@ (8003670 <HAL_I2S_Init+0x278>)
 80035a8:	428a      	cmp	r2, r1
 80035aa:	d101      	bne.n	80035b0 <HAL_I2S_Init+0x1b8>
 80035ac:	4a31      	ldr	r2, [pc, #196]	@ (8003674 <HAL_I2S_Init+0x27c>)
 80035ae:	e001      	b.n	80035b4 <HAL_I2S_Init+0x1bc>
 80035b0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80035b4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80035b8:	f023 030f 	bic.w	r3, r3, #15
 80035bc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003670 <HAL_I2S_Init+0x278>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d101      	bne.n	80035cc <HAL_I2S_Init+0x1d4>
 80035c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003674 <HAL_I2S_Init+0x27c>)
 80035ca:	e001      	b.n	80035d0 <HAL_I2S_Init+0x1d8>
 80035cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035d0:	2202      	movs	r2, #2
 80035d2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a25      	ldr	r2, [pc, #148]	@ (8003670 <HAL_I2S_Init+0x278>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d101      	bne.n	80035e2 <HAL_I2S_Init+0x1ea>
 80035de:	4b25      	ldr	r3, [pc, #148]	@ (8003674 <HAL_I2S_Init+0x27c>)
 80035e0:	e001      	b.n	80035e6 <HAL_I2S_Init+0x1ee>
 80035e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f2:	d003      	beq.n	80035fc <HAL_I2S_Init+0x204>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d103      	bne.n	8003604 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80035fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	e001      	b.n	8003608 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003604:	2300      	movs	r3, #0
 8003606:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003612:	4313      	orrs	r3, r2
 8003614:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800361c:	4313      	orrs	r3, r2
 800361e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003626:	4313      	orrs	r3, r2
 8003628:	b29a      	uxth	r2, r3
 800362a:	897b      	ldrh	r3, [r7, #10]
 800362c:	4313      	orrs	r3, r2
 800362e:	b29b      	uxth	r3, r3
 8003630:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003634:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a0d      	ldr	r2, [pc, #52]	@ (8003670 <HAL_I2S_Init+0x278>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d101      	bne.n	8003644 <HAL_I2S_Init+0x24c>
 8003640:	4b0c      	ldr	r3, [pc, #48]	@ (8003674 <HAL_I2S_Init+0x27c>)
 8003642:	e001      	b.n	8003648 <HAL_I2S_Init+0x250>
 8003644:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003648:	897a      	ldrh	r2, [r7, #10]
 800364a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3720      	adds	r7, #32
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	0800376f 	.word	0x0800376f
 8003668:	cccccccd 	.word	0xcccccccd
 800366c:	08003885 	.word	0x08003885
 8003670:	40003800 	.word	0x40003800
 8003674:	40003400 	.word	0x40003400

08003678 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c0:	881a      	ldrh	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036cc:	1c9a      	adds	r2, r3, #2
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10e      	bne.n	8003708 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80036f8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7ff ffb8 	bl	8003678 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003708:	bf00      	nop
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003722:	b292      	uxth	r2, r2
 8003724:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372a:	1c9a      	adds	r2, r3, #2
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003742:	b29b      	uxth	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10e      	bne.n	8003766 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685a      	ldr	r2, [r3, #4]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003756:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff ff93 	bl	800368c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b086      	sub	sp, #24
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b04      	cmp	r3, #4
 8003788:	d13a      	bne.n	8003800 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	2b01      	cmp	r3, #1
 8003792:	d109      	bne.n	80037a8 <I2S_IRQHandler+0x3a>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800379e:	2b40      	cmp	r3, #64	@ 0x40
 80037a0:	d102      	bne.n	80037a8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff ffb4 	bl	8003710 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ae:	2b40      	cmp	r3, #64	@ 0x40
 80037b0:	d126      	bne.n	8003800 <I2S_IRQHandler+0x92>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 0320 	and.w	r3, r3, #32
 80037bc:	2b20      	cmp	r3, #32
 80037be:	d11f      	bne.n	8003800 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80037ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80037d0:	2300      	movs	r3, #0
 80037d2:	613b      	str	r3, [r7, #16]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	613b      	str	r3, [r7, #16]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f2:	f043 0202 	orr.w	r2, r3, #2
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f7ff ff50 	bl	80036a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b03      	cmp	r3, #3
 800380a:	d136      	bne.n	800387a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b02      	cmp	r3, #2
 8003814:	d109      	bne.n	800382a <I2S_IRQHandler+0xbc>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003820:	2b80      	cmp	r3, #128	@ 0x80
 8003822:	d102      	bne.n	800382a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7ff ff45 	bl	80036b4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b08      	cmp	r3, #8
 8003832:	d122      	bne.n	800387a <I2S_IRQHandler+0x10c>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 0320 	and.w	r3, r3, #32
 800383e:	2b20      	cmp	r3, #32
 8003840:	d11b      	bne.n	800387a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003850:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386c:	f043 0204 	orr.w	r2, r3, #4
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff ff13 	bl	80036a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800387a:	bf00      	nop
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a92      	ldr	r2, [pc, #584]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d101      	bne.n	80038a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800389e:	4b92      	ldr	r3, [pc, #584]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038a0:	e001      	b.n	80038a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80038a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a8b      	ldr	r2, [pc, #556]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d101      	bne.n	80038c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80038bc:	4b8a      	ldr	r3, [pc, #552]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038be:	e001      	b.n	80038c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80038c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038d0:	d004      	beq.n	80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f040 8099 	bne.w	8003a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d107      	bne.n	80038f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d002      	beq.n	80038f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f925 	bl	8003b40 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d107      	bne.n	8003910 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	d002      	beq.n	8003910 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f000 f9c8 	bl	8003ca0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003916:	2b40      	cmp	r3, #64	@ 0x40
 8003918:	d13a      	bne.n	8003990 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f003 0320 	and.w	r3, r3, #32
 8003920:	2b00      	cmp	r3, #0
 8003922:	d035      	beq.n	8003990 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a6e      	ldr	r2, [pc, #440]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d101      	bne.n	8003932 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800392e:	4b6e      	ldr	r3, [pc, #440]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003930:	e001      	b.n	8003936 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003932:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4969      	ldr	r1, [pc, #420]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800393e:	428b      	cmp	r3, r1
 8003940:	d101      	bne.n	8003946 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003942:	4b69      	ldr	r3, [pc, #420]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003944:	e001      	b.n	800394a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003946:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800394a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800394e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800395e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003960:	2300      	movs	r3, #0
 8003962:	60fb      	str	r3, [r7, #12]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003982:	f043 0202 	orr.w	r2, r3, #2
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7ff fe88 	bl	80036a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	f003 0308 	and.w	r3, r3, #8
 8003996:	2b08      	cmp	r3, #8
 8003998:	f040 80c3 	bne.w	8003b22 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f003 0320 	and.w	r3, r3, #32
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 80bd 	beq.w	8003b22 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80039b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a49      	ldr	r2, [pc, #292]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d101      	bne.n	80039c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80039c2:	4b49      	ldr	r3, [pc, #292]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039c4:	e001      	b.n	80039ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80039c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4944      	ldr	r1, [pc, #272]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039d2:	428b      	cmp	r3, r1
 80039d4:	d101      	bne.n	80039da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80039d6:	4b44      	ldr	r3, [pc, #272]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039d8:	e001      	b.n	80039de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80039da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80039e4:	2300      	movs	r3, #0
 80039e6:	60bb      	str	r3, [r7, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	60bb      	str	r3, [r7, #8]
 80039f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	f043 0204 	orr.w	r2, r3, #4
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f7ff fe4a 	bl	80036a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a0c:	e089      	b.n	8003b22 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d107      	bne.n	8003a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f8be 	bl	8003ba4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d107      	bne.n	8003a42 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f8fd 	bl	8003c3c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a48:	2b40      	cmp	r3, #64	@ 0x40
 8003a4a:	d12f      	bne.n	8003aac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f003 0320 	and.w	r3, r3, #32
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d02a      	beq.n	8003aac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a64:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d101      	bne.n	8003a74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003a70:	4b1d      	ldr	r3, [pc, #116]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a72:	e001      	b.n	8003a78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003a74:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4919      	ldr	r1, [pc, #100]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a80:	428b      	cmp	r3, r1
 8003a82:	d101      	bne.n	8003a88 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003a84:	4b18      	ldr	r3, [pc, #96]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a86:	e001      	b.n	8003a8c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003a88:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a8c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a90:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9e:	f043 0202 	orr.w	r2, r3, #2
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7ff fdfa 	bl	80036a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d136      	bne.n	8003b24 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f003 0320 	and.w	r3, r3, #32
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d031      	beq.n	8003b24 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a07      	ldr	r2, [pc, #28]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d101      	bne.n	8003ace <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003aca:	4b07      	ldr	r3, [pc, #28]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003acc:	e001      	b.n	8003ad2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003ace:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4902      	ldr	r1, [pc, #8]	@ (8003ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ada:	428b      	cmp	r3, r1
 8003adc:	d106      	bne.n	8003aec <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003ade:	4b02      	ldr	r3, [pc, #8]	@ (8003ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ae0:	e006      	b.n	8003af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003ae2:	bf00      	nop
 8003ae4:	40003800 	.word	0x40003800
 8003ae8:	40003400 	.word	0x40003400
 8003aec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003af0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003af4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b04:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	f043 0204 	orr.w	r2, r3, #4
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff fdc0 	bl	80036a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b20:	e000      	b.n	8003b24 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003b22:	bf00      	nop
}
 8003b24:	bf00      	nop
 8003b26:	3720      	adds	r7, #32
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	1c99      	adds	r1, r3, #2
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6251      	str	r1, [r2, #36]	@ 0x24
 8003b52:	881a      	ldrh	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d113      	bne.n	8003b9a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b80:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d106      	bne.n	8003b9a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7ff ffc9 	bl	8003b2c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb0:	1c99      	adds	r1, r3, #2
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	6251      	str	r1, [r2, #36]	@ 0x24
 8003bb6:	8819      	ldrh	r1, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c34 <I2SEx_TxISR_I2SExt+0x90>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d101      	bne.n	8003bc6 <I2SEx_TxISR_I2SExt+0x22>
 8003bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c38 <I2SEx_TxISR_I2SExt+0x94>)
 8003bc4:	e001      	b.n	8003bca <I2SEx_TxISR_I2SExt+0x26>
 8003bc6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bca:	460a      	mov	r2, r1
 8003bcc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d121      	bne.n	8003c2a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a12      	ldr	r2, [pc, #72]	@ (8003c34 <I2SEx_TxISR_I2SExt+0x90>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d101      	bne.n	8003bf4 <I2SEx_TxISR_I2SExt+0x50>
 8003bf0:	4b11      	ldr	r3, [pc, #68]	@ (8003c38 <I2SEx_TxISR_I2SExt+0x94>)
 8003bf2:	e001      	b.n	8003bf8 <I2SEx_TxISR_I2SExt+0x54>
 8003bf4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	490d      	ldr	r1, [pc, #52]	@ (8003c34 <I2SEx_TxISR_I2SExt+0x90>)
 8003c00:	428b      	cmp	r3, r1
 8003c02:	d101      	bne.n	8003c08 <I2SEx_TxISR_I2SExt+0x64>
 8003c04:	4b0c      	ldr	r3, [pc, #48]	@ (8003c38 <I2SEx_TxISR_I2SExt+0x94>)
 8003c06:	e001      	b.n	8003c0c <I2SEx_TxISR_I2SExt+0x68>
 8003c08:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c0c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c10:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d106      	bne.n	8003c2a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f7ff ff81 	bl	8003b2c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c2a:	bf00      	nop
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40003800 	.word	0x40003800
 8003c38:	40003400 	.word	0x40003400

08003c3c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68d8      	ldr	r0, [r3, #12]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4e:	1c99      	adds	r1, r3, #2
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003c54:	b282      	uxth	r2, r0
 8003c56:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d113      	bne.n	8003c98 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c7e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d106      	bne.n	8003c98 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7ff ff4a 	bl	8003b2c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c98:	bf00      	nop
 8003c9a:	3708      	adds	r7, #8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a20      	ldr	r2, [pc, #128]	@ (8003d30 <I2SEx_RxISR_I2SExt+0x90>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d101      	bne.n	8003cb6 <I2SEx_RxISR_I2SExt+0x16>
 8003cb2:	4b20      	ldr	r3, [pc, #128]	@ (8003d34 <I2SEx_RxISR_I2SExt+0x94>)
 8003cb4:	e001      	b.n	8003cba <I2SEx_RxISR_I2SExt+0x1a>
 8003cb6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cba:	68d8      	ldr	r0, [r3, #12]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc0:	1c99      	adds	r1, r3, #2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003cc6:	b282      	uxth	r2, r0
 8003cc8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d121      	bne.n	8003d26 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a12      	ldr	r2, [pc, #72]	@ (8003d30 <I2SEx_RxISR_I2SExt+0x90>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d101      	bne.n	8003cf0 <I2SEx_RxISR_I2SExt+0x50>
 8003cec:	4b11      	ldr	r3, [pc, #68]	@ (8003d34 <I2SEx_RxISR_I2SExt+0x94>)
 8003cee:	e001      	b.n	8003cf4 <I2SEx_RxISR_I2SExt+0x54>
 8003cf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	490d      	ldr	r1, [pc, #52]	@ (8003d30 <I2SEx_RxISR_I2SExt+0x90>)
 8003cfc:	428b      	cmp	r3, r1
 8003cfe:	d101      	bne.n	8003d04 <I2SEx_RxISR_I2SExt+0x64>
 8003d00:	4b0c      	ldr	r3, [pc, #48]	@ (8003d34 <I2SEx_RxISR_I2SExt+0x94>)
 8003d02:	e001      	b.n	8003d08 <I2SEx_RxISR_I2SExt+0x68>
 8003d04:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d0c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d106      	bne.n	8003d26 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff ff03 	bl	8003b2c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d26:	bf00      	nop
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40003800 	.word	0x40003800
 8003d34:	40003400 	.word	0x40003400

08003d38 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af02      	add	r7, sp, #8
 8003d3e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e101      	b.n	8003f4e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d106      	bne.n	8003d6a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f006 fdb1 	bl	800a8cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d78:	d102      	bne.n	8003d80 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f003 f930 	bl	8006fea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7c1a      	ldrb	r2, [r3, #16]
 8003d92:	f88d 2000 	strb.w	r2, [sp]
 8003d96:	3304      	adds	r3, #4
 8003d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d9a:	f003 f80f 	bl	8006dbc <USB_CoreInit>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e0ce      	b.n	8003f4e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2100      	movs	r1, #0
 8003db6:	4618      	mov	r0, r3
 8003db8:	f003 f928 	bl	800700c <USB_SetCurrentMode>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d005      	beq.n	8003dce <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e0bf      	b.n	8003f4e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dce:	2300      	movs	r3, #0
 8003dd0:	73fb      	strb	r3, [r7, #15]
 8003dd2:	e04a      	b.n	8003e6a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003dd4:	7bfa      	ldrb	r2, [r7, #15]
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	3315      	adds	r3, #21
 8003de4:	2201      	movs	r2, #1
 8003de6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003de8:	7bfa      	ldrb	r2, [r7, #15]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	4413      	add	r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	3314      	adds	r3, #20
 8003df8:	7bfa      	ldrb	r2, [r7, #15]
 8003dfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003dfc:	7bfa      	ldrb	r2, [r7, #15]
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	b298      	uxth	r0, r3
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	332e      	adds	r3, #46	@ 0x2e
 8003e10:	4602      	mov	r2, r0
 8003e12:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003e14:	7bfa      	ldrb	r2, [r7, #15]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	3318      	adds	r3, #24
 8003e24:	2200      	movs	r2, #0
 8003e26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003e28:	7bfa      	ldrb	r2, [r7, #15]
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	4413      	add	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	440b      	add	r3, r1
 8003e36:	331c      	adds	r3, #28
 8003e38:	2200      	movs	r2, #0
 8003e3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003e3c:	7bfa      	ldrb	r2, [r7, #15]
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	4613      	mov	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	4413      	add	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	440b      	add	r3, r1
 8003e4a:	3320      	adds	r3, #32
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003e50:	7bfa      	ldrb	r2, [r7, #15]
 8003e52:	6879      	ldr	r1, [r7, #4]
 8003e54:	4613      	mov	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	4413      	add	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	3324      	adds	r3, #36	@ 0x24
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	3301      	adds	r3, #1
 8003e68:	73fb      	strb	r3, [r7, #15]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	791b      	ldrb	r3, [r3, #4]
 8003e6e:	7bfa      	ldrb	r2, [r7, #15]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d3af      	bcc.n	8003dd4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e74:	2300      	movs	r3, #0
 8003e76:	73fb      	strb	r3, [r7, #15]
 8003e78:	e044      	b.n	8003f04 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e7a:	7bfa      	ldrb	r2, [r7, #15]
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	4413      	add	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	440b      	add	r3, r1
 8003e88:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003e90:	7bfa      	ldrb	r2, [r7, #15]
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	4413      	add	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003ea2:	7bfa      	ldrb	r2, [r7, #15]
 8003ea4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ea6:	7bfa      	ldrb	r2, [r7, #15]
 8003ea8:	6879      	ldr	r1, [r7, #4]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	00db      	lsls	r3, r3, #3
 8003eae:	4413      	add	r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003eb8:	2200      	movs	r2, #0
 8003eba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ebc:	7bfa      	ldrb	r2, [r7, #15]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	4413      	add	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ed2:	7bfa      	ldrb	r2, [r7, #15]
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	00db      	lsls	r3, r3, #3
 8003eda:	4413      	add	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	440b      	add	r3, r1
 8003ee0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003ee8:	7bfa      	ldrb	r2, [r7, #15]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
 8003f00:	3301      	adds	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	791b      	ldrb	r3, [r3, #4]
 8003f08:	7bfa      	ldrb	r2, [r7, #15]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d3b5      	bcc.n	8003e7a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	7c1a      	ldrb	r2, [r3, #16]
 8003f16:	f88d 2000 	strb.w	r2, [sp]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f1e:	f003 f8c1 	bl	80070a4 <USB_DevInit>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d005      	beq.n	8003f34 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e00c      	b.n	8003f4e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f004 f90b 	bl	8008162 <USB_DevDisconnect>

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d101      	bne.n	8003f72 <HAL_PCD_Start+0x1c>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e022      	b.n	8003fb8 <HAL_PCD_Start+0x62>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d009      	beq.n	8003f9a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d105      	bne.n	8003f9a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f92:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f003 f812 	bl	8006fc8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f004 f8b9 	bl	8008120 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003fc0:	b590      	push	{r4, r7, lr}
 8003fc2:	b08d      	sub	sp, #52	@ 0x34
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f004 f977 	bl	80082ca <USB_GetMode>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f040 848c 	bne.w	80048fc <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f004 f8db 	bl	80081a4 <USB_ReadInterrupts>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 8482 	beq.w	80048fa <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f004 f8c8 	bl	80081a4 <USB_ReadInterrupts>
 8004014:	4603      	mov	r3, r0
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b02      	cmp	r3, #2
 800401c:	d107      	bne.n	800402e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	695a      	ldr	r2, [r3, #20]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f002 0202 	and.w	r2, r2, #2
 800402c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f004 f8b6 	bl	80081a4 <USB_ReadInterrupts>
 8004038:	4603      	mov	r3, r0
 800403a:	f003 0310 	and.w	r3, r3, #16
 800403e:	2b10      	cmp	r3, #16
 8004040:	d161      	bne.n	8004106 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699a      	ldr	r2, [r3, #24]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0210 	bic.w	r2, r2, #16
 8004050:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	f003 020f 	and.w	r2, r3, #15
 800405e:	4613      	mov	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4413      	add	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	4413      	add	r3, r2
 800406e:	3304      	adds	r3, #4
 8004070:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004078:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800407c:	d124      	bne.n	80040c8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004084:	4013      	ands	r3, r2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d035      	beq.n	80040f6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	091b      	lsrs	r3, r3, #4
 8004092:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004094:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004098:	b29b      	uxth	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	6a38      	ldr	r0, [r7, #32]
 800409e:	f003 feed 	bl	8007e7c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	091b      	lsrs	r3, r3, #4
 80040aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040ae:	441a      	add	r2, r3
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	695a      	ldr	r2, [r3, #20]
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040c0:	441a      	add	r2, r3
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	615a      	str	r2, [r3, #20]
 80040c6:	e016      	b.n	80040f6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80040ce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80040d2:	d110      	bne.n	80040f6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040da:	2208      	movs	r2, #8
 80040dc:	4619      	mov	r1, r3
 80040de:	6a38      	ldr	r0, [r7, #32]
 80040e0:	f003 fecc 	bl	8007e7c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	695a      	ldr	r2, [r3, #20]
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	091b      	lsrs	r3, r3, #4
 80040ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040f0:	441a      	add	r2, r3
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	699a      	ldr	r2, [r3, #24]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 0210 	orr.w	r2, r2, #16
 8004104:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f004 f84a 	bl	80081a4 <USB_ReadInterrupts>
 8004110:	4603      	mov	r3, r0
 8004112:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004116:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800411a:	f040 80a7 	bne.w	800426c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800411e:	2300      	movs	r3, #0
 8004120:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f004 f84f 	bl	80081ca <USB_ReadDevAllOutEpInterrupt>
 800412c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800412e:	e099      	b.n	8004264 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 808e 	beq.w	8004258 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004142:	b2d2      	uxtb	r2, r2
 8004144:	4611      	mov	r1, r2
 8004146:	4618      	mov	r0, r3
 8004148:	f004 f873 	bl	8008232 <USB_ReadDevOutEPInterrupt>
 800414c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00c      	beq.n	8004172 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415a:	015a      	lsls	r2, r3, #5
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	4413      	add	r3, r2
 8004160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004164:	461a      	mov	r2, r3
 8004166:	2301      	movs	r3, #1
 8004168:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800416a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 fea3 	bl	8004eb8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00c      	beq.n	8004196 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	015a      	lsls	r2, r3, #5
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	4413      	add	r3, r2
 8004184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004188:	461a      	mov	r2, r3
 800418a:	2308      	movs	r3, #8
 800418c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800418e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 ff79 	bl	8005088 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f003 0310 	and.w	r3, r3, #16
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	015a      	lsls	r2, r3, #5
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	4413      	add	r3, r2
 80041a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ac:	461a      	mov	r2, r3
 80041ae:	2310      	movs	r3, #16
 80041b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d030      	beq.n	800421e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80041bc:	6a3b      	ldr	r3, [r7, #32]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c4:	2b80      	cmp	r3, #128	@ 0x80
 80041c6:	d109      	bne.n	80041dc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041da:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80041dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041de:	4613      	mov	r3, r2
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	4413      	add	r3, r2
 80041ee:	3304      	adds	r3, #4
 80041f0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	78db      	ldrb	r3, [r3, #3]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d108      	bne.n	800420c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2200      	movs	r2, #0
 80041fe:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004202:	b2db      	uxtb	r3, r3
 8004204:	4619      	mov	r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f006 fc74 	bl	800aaf4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800420c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420e:	015a      	lsls	r2, r3, #5
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	4413      	add	r3, r2
 8004214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004218:	461a      	mov	r2, r3
 800421a:	2302      	movs	r3, #2
 800421c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f003 0320 	and.w	r3, r3, #32
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	015a      	lsls	r2, r3, #5
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	4413      	add	r3, r2
 8004230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004234:	461a      	mov	r2, r3
 8004236:	2320      	movs	r3, #32
 8004238:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d009      	beq.n	8004258 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	4413      	add	r3, r2
 800424c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004250:	461a      	mov	r2, r3
 8004252:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004256:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425a:	3301      	adds	r3, #1
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800425e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004260:	085b      	lsrs	r3, r3, #1
 8004262:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004266:	2b00      	cmp	r3, #0
 8004268:	f47f af62 	bne.w	8004130 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	f003 ff97 	bl	80081a4 <USB_ReadInterrupts>
 8004276:	4603      	mov	r3, r0
 8004278:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800427c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004280:	f040 80db 	bne.w	800443a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f003 ffb8 	bl	80081fe <USB_ReadDevAllInEpInterrupt>
 800428e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004294:	e0cd      	b.n	8004432 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 80c2 	beq.w	8004426 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	4611      	mov	r1, r2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f003 ffde 	bl	800826e <USB_ReadDevInEPInterrupt>
 80042b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d057      	beq.n	800436e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	f003 030f 	and.w	r3, r3, #15
 80042c4:	2201      	movs	r2, #1
 80042c6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ca:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	43db      	mvns	r3, r3
 80042d8:	69f9      	ldr	r1, [r7, #28]
 80042da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042de:	4013      	ands	r3, r2
 80042e0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80042e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e4:	015a      	lsls	r2, r3, #5
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	4413      	add	r3, r2
 80042ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ee:	461a      	mov	r2, r3
 80042f0:	2301      	movs	r3, #1
 80042f2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	799b      	ldrb	r3, [r3, #6]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d132      	bne.n	8004362 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004300:	4613      	mov	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	3320      	adds	r3, #32
 800430c:	6819      	ldr	r1, [r3, #0]
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004312:	4613      	mov	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4413      	add	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4403      	add	r3, r0
 800431c:	331c      	adds	r3, #28
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4419      	add	r1, r3
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004326:	4613      	mov	r3, r2
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	4413      	add	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4403      	add	r3, r0
 8004330:	3320      	adds	r3, #32
 8004332:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	2b00      	cmp	r3, #0
 8004338:	d113      	bne.n	8004362 <HAL_PCD_IRQHandler+0x3a2>
 800433a:	6879      	ldr	r1, [r7, #4]
 800433c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800433e:	4613      	mov	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	4413      	add	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	3324      	adds	r3, #36	@ 0x24
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d108      	bne.n	8004362 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6818      	ldr	r0, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800435a:	461a      	mov	r2, r3
 800435c:	2101      	movs	r1, #1
 800435e:	f003 ffe5 	bl	800832c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004364:	b2db      	uxtb	r3, r3
 8004366:	4619      	mov	r1, r3
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f006 fb3e 	bl	800a9ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	2b00      	cmp	r3, #0
 8004376:	d008      	beq.n	800438a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437a:	015a      	lsls	r2, r3, #5
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	4413      	add	r3, r2
 8004380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004384:	461a      	mov	r2, r3
 8004386:	2308      	movs	r3, #8
 8004388:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	d008      	beq.n	80043a6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004396:	015a      	lsls	r2, r3, #5
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	4413      	add	r3, r2
 800439c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043a0:	461a      	mov	r2, r3
 80043a2:	2310      	movs	r3, #16
 80043a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80043b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043bc:	461a      	mov	r2, r3
 80043be:	2340      	movs	r3, #64	@ 0x40
 80043c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d023      	beq.n	8004414 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80043cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043ce:	6a38      	ldr	r0, [r7, #32]
 80043d0:	f002 ffcc 	bl	800736c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80043d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d6:	4613      	mov	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	3310      	adds	r3, #16
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	4413      	add	r3, r2
 80043e4:	3304      	adds	r3, #4
 80043e6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	78db      	ldrb	r3, [r3, #3]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d108      	bne.n	8004402 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2200      	movs	r2, #0
 80043f4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	4619      	mov	r1, r3
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f006 fb8b 	bl	800ab18 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004404:	015a      	lsls	r2, r3, #5
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	4413      	add	r3, r2
 800440a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800440e:	461a      	mov	r2, r3
 8004410:	2302      	movs	r3, #2
 8004412:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800441e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fcbd 	bl	8004da0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	3301      	adds	r3, #1
 800442a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800442c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800442e:	085b      	lsrs	r3, r3, #1
 8004430:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004434:	2b00      	cmp	r3, #0
 8004436:	f47f af2e 	bne.w	8004296 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4618      	mov	r0, r3
 8004440:	f003 feb0 	bl	80081a4 <USB_ReadInterrupts>
 8004444:	4603      	mov	r3, r0
 8004446:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800444a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800444e:	d122      	bne.n	8004496 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	69fa      	ldr	r2, [r7, #28]
 800445a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800445e:	f023 0301 	bic.w	r3, r3, #1
 8004462:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800446a:	2b01      	cmp	r3, #1
 800446c:	d108      	bne.n	8004480 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004476:	2100      	movs	r1, #0
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 fea3 	bl	80051c4 <HAL_PCDEx_LPM_Callback>
 800447e:	e002      	b.n	8004486 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f006 fb29 	bl	800aad8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	695a      	ldr	r2, [r3, #20]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004494:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4618      	mov	r0, r3
 800449c:	f003 fe82 	bl	80081a4 <USB_ReadInterrupts>
 80044a0:	4603      	mov	r3, r0
 80044a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044aa:	d112      	bne.n	80044d2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d102      	bne.n	80044c2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f006 fae5 	bl	800aa8c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	695a      	ldr	r2, [r3, #20]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80044d0:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f003 fe64 	bl	80081a4 <USB_ReadInterrupts>
 80044dc:	4603      	mov	r3, r0
 80044de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044e6:	f040 80b7 	bne.w	8004658 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	69fa      	ldr	r2, [r7, #28]
 80044f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044f8:	f023 0301 	bic.w	r3, r3, #1
 80044fc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2110      	movs	r1, #16
 8004504:	4618      	mov	r0, r3
 8004506:	f002 ff31 	bl	800736c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800450a:	2300      	movs	r3, #0
 800450c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800450e:	e046      	b.n	800459e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800451c:	461a      	mov	r2, r3
 800451e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004522:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004526:	015a      	lsls	r2, r3, #5
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	4413      	add	r3, r2
 800452c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004534:	0151      	lsls	r1, r2, #5
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	440a      	add	r2, r1
 800453a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800453e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004542:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004546:	015a      	lsls	r2, r3, #5
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	4413      	add	r3, r2
 800454c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004550:	461a      	mov	r2, r3
 8004552:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004556:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004568:	0151      	lsls	r1, r2, #5
 800456a:	69fa      	ldr	r2, [r7, #28]
 800456c:	440a      	add	r2, r1
 800456e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004572:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004576:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800457a:	015a      	lsls	r2, r3, #5
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	4413      	add	r3, r2
 8004580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004588:	0151      	lsls	r1, r2, #5
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	440a      	add	r2, r1
 800458e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004592:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004596:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800459a:	3301      	adds	r3, #1
 800459c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	791b      	ldrb	r3, [r3, #4]
 80045a2:	461a      	mov	r2, r3
 80045a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d3b2      	bcc.n	8004510 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	69fa      	ldr	r2, [r7, #28]
 80045b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045b8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80045bc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	7bdb      	ldrb	r3, [r3, #15]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d016      	beq.n	80045f4 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045d0:	69fa      	ldr	r2, [r7, #28]
 80045d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045d6:	f043 030b 	orr.w	r3, r3, #11
 80045da:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e6:	69fa      	ldr	r2, [r7, #28]
 80045e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045ec:	f043 030b 	orr.w	r3, r3, #11
 80045f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80045f2:	e015      	b.n	8004620 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	69fa      	ldr	r2, [r7, #28]
 80045fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004602:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004606:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800460a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	69fa      	ldr	r2, [r7, #28]
 8004616:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800461a:	f043 030b 	orr.w	r3, r3, #11
 800461e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	69fa      	ldr	r2, [r7, #28]
 800462a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800462e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004632:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6818      	ldr	r0, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004642:	461a      	mov	r2, r3
 8004644:	f003 fe72 	bl	800832c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	695a      	ldr	r2, [r3, #20]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004656:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	f003 fda1 	bl	80081a4 <USB_ReadInterrupts>
 8004662:	4603      	mov	r3, r0
 8004664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800466c:	d123      	bne.n	80046b6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f003 fe37 	bl	80082e6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4618      	mov	r0, r3
 800467e:	f002 feee 	bl	800745e <USB_GetDevSpeed>
 8004682:	4603      	mov	r3, r0
 8004684:	461a      	mov	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681c      	ldr	r4, [r3, #0]
 800468e:	f001 fa09 	bl	8005aa4 <HAL_RCC_GetHCLKFreq>
 8004692:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004698:	461a      	mov	r2, r3
 800469a:	4620      	mov	r0, r4
 800469c:	f002 fbf2 	bl	8006e84 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f006 f9ca 	bl	800aa3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	695a      	ldr	r2, [r3, #20]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80046b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f003 fd72 	bl	80081a4 <USB_ReadInterrupts>
 80046c0:	4603      	mov	r3, r0
 80046c2:	f003 0308 	and.w	r3, r3, #8
 80046c6:	2b08      	cmp	r3, #8
 80046c8:	d10a      	bne.n	80046e0 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f006 f9a7 	bl	800aa1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	695a      	ldr	r2, [r3, #20]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f002 0208 	and.w	r2, r2, #8
 80046de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f003 fd5d 	bl	80081a4 <USB_ReadInterrupts>
 80046ea:	4603      	mov	r3, r0
 80046ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046f0:	2b80      	cmp	r3, #128	@ 0x80
 80046f2:	d123      	bne.n	800473c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046fc:	6a3b      	ldr	r3, [r7, #32]
 80046fe:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004700:	2301      	movs	r3, #1
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
 8004704:	e014      	b.n	8004730 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004706:	6879      	ldr	r1, [r7, #4]
 8004708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800470a:	4613      	mov	r3, r2
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	4413      	add	r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	440b      	add	r3, r1
 8004714:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d105      	bne.n	800472a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800471e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004720:	b2db      	uxtb	r3, r3
 8004722:	4619      	mov	r1, r3
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 fb0a 	bl	8004d3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800472a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472c:	3301      	adds	r3, #1
 800472e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	791b      	ldrb	r3, [r3, #4]
 8004734:	461a      	mov	r2, r3
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	4293      	cmp	r3, r2
 800473a:	d3e4      	bcc.n	8004706 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f003 fd2f 	bl	80081a4 <USB_ReadInterrupts>
 8004746:	4603      	mov	r3, r0
 8004748:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800474c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004750:	d13c      	bne.n	80047cc <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004752:	2301      	movs	r3, #1
 8004754:	627b      	str	r3, [r7, #36]	@ 0x24
 8004756:	e02b      	b.n	80047b0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	015a      	lsls	r2, r3, #5
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	4413      	add	r3, r2
 8004760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800476c:	4613      	mov	r3, r2
 800476e:	00db      	lsls	r3, r3, #3
 8004770:	4413      	add	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	3318      	adds	r3, #24
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d115      	bne.n	80047aa <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800477e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004780:	2b00      	cmp	r3, #0
 8004782:	da12      	bge.n	80047aa <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004788:	4613      	mov	r3, r2
 800478a:	00db      	lsls	r3, r3, #3
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	3317      	adds	r3, #23
 8004794:	2201      	movs	r2, #1
 8004796:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479a:	b2db      	uxtb	r3, r3
 800479c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	4619      	mov	r1, r3
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 faca 	bl	8004d3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	3301      	adds	r3, #1
 80047ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	791b      	ldrb	r3, [r3, #4]
 80047b4:	461a      	mov	r2, r3
 80047b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d3cd      	bcc.n	8004758 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695a      	ldr	r2, [r3, #20]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80047ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f003 fce7 	bl	80081a4 <USB_ReadInterrupts>
 80047d6:	4603      	mov	r3, r0
 80047d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047e0:	d156      	bne.n	8004890 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80047e2:	2301      	movs	r3, #1
 80047e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80047e6:	e045      	b.n	8004874 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80047e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80047f8:	6879      	ldr	r1, [r7, #4]
 80047fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fc:	4613      	mov	r3, r2
 80047fe:	00db      	lsls	r3, r3, #3
 8004800:	4413      	add	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	440b      	add	r3, r1
 8004806:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d12e      	bne.n	800486e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004810:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004812:	2b00      	cmp	r3, #0
 8004814:	da2b      	bge.n	800486e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	0c1a      	lsrs	r2, r3, #16
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004820:	4053      	eors	r3, r2
 8004822:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004826:	2b00      	cmp	r3, #0
 8004828:	d121      	bne.n	800486e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800482a:	6879      	ldr	r1, [r7, #4]
 800482c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800482e:	4613      	mov	r3, r2
 8004830:	00db      	lsls	r3, r3, #3
 8004832:	4413      	add	r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800483c:	2201      	movs	r2, #1
 800483e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004848:	6a3b      	ldr	r3, [r7, #32]
 800484a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10a      	bne.n	800486e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	69fa      	ldr	r2, [r7, #28]
 8004862:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004866:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800486a:	6053      	str	r3, [r2, #4]
            break;
 800486c:	e008      	b.n	8004880 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800486e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004870:	3301      	adds	r3, #1
 8004872:	627b      	str	r3, [r7, #36]	@ 0x24
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	791b      	ldrb	r3, [r3, #4]
 8004878:	461a      	mov	r2, r3
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	4293      	cmp	r3, r2
 800487e:	d3b3      	bcc.n	80047e8 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695a      	ldr	r2, [r3, #20]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800488e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4618      	mov	r0, r3
 8004896:	f003 fc85 	bl	80081a4 <USB_ReadInterrupts>
 800489a:	4603      	mov	r3, r0
 800489c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80048a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a4:	d10a      	bne.n	80048bc <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f006 f948 	bl	800ab3c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695a      	ldr	r2, [r3, #20]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80048ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f003 fc6f 	bl	80081a4 <USB_ReadInterrupts>
 80048c6:	4603      	mov	r3, r0
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d115      	bne.n	80048fc <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	f003 0304 	and.w	r3, r3, #4
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f006 f938 	bl	800ab58 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6859      	ldr	r1, [r3, #4]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	605a      	str	r2, [r3, #4]
 80048f8:	e000      	b.n	80048fc <HAL_PCD_IRQHandler+0x93c>
      return;
 80048fa:	bf00      	nop
    }
  }
}
 80048fc:	3734      	adds	r7, #52	@ 0x34
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd90      	pop	{r4, r7, pc}

08004902 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b082      	sub	sp, #8
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
 800490a:	460b      	mov	r3, r1
 800490c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004914:	2b01      	cmp	r3, #1
 8004916:	d101      	bne.n	800491c <HAL_PCD_SetAddress+0x1a>
 8004918:	2302      	movs	r3, #2
 800491a:	e012      	b.n	8004942 <HAL_PCD_SetAddress+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	78fa      	ldrb	r2, [r7, #3]
 8004928:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	78fa      	ldrb	r2, [r7, #3]
 8004930:	4611      	mov	r1, r2
 8004932:	4618      	mov	r0, r3
 8004934:	f003 fbce 	bl	80080d4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
 8004952:	4608      	mov	r0, r1
 8004954:	4611      	mov	r1, r2
 8004956:	461a      	mov	r2, r3
 8004958:	4603      	mov	r3, r0
 800495a:	70fb      	strb	r3, [r7, #3]
 800495c:	460b      	mov	r3, r1
 800495e:	803b      	strh	r3, [r7, #0]
 8004960:	4613      	mov	r3, r2
 8004962:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004964:	2300      	movs	r3, #0
 8004966:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800496c:	2b00      	cmp	r3, #0
 800496e:	da0f      	bge.n	8004990 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004970:	78fb      	ldrb	r3, [r7, #3]
 8004972:	f003 020f 	and.w	r2, r3, #15
 8004976:	4613      	mov	r3, r2
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	4413      	add	r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	3310      	adds	r3, #16
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	4413      	add	r3, r2
 8004984:	3304      	adds	r3, #4
 8004986:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2201      	movs	r2, #1
 800498c:	705a      	strb	r2, [r3, #1]
 800498e:	e00f      	b.n	80049b0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004990:	78fb      	ldrb	r3, [r7, #3]
 8004992:	f003 020f 	and.w	r2, r3, #15
 8004996:	4613      	mov	r3, r2
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	4413      	add	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	4413      	add	r3, r2
 80049a6:	3304      	adds	r3, #4
 80049a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80049bc:	883b      	ldrh	r3, [r7, #0]
 80049be:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	78ba      	ldrb	r2, [r7, #2]
 80049ca:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	785b      	ldrb	r3, [r3, #1]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d004      	beq.n	80049de <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	461a      	mov	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80049de:	78bb      	ldrb	r3, [r7, #2]
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d102      	bne.n	80049ea <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d101      	bne.n	80049f8 <HAL_PCD_EP_Open+0xae>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e00e      	b.n	8004a16 <HAL_PCD_EP_Open+0xcc>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68f9      	ldr	r1, [r7, #12]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f002 fd4e 	bl	80074a8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004a14:	7afb      	ldrb	r3, [r7, #11]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3710      	adds	r7, #16
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b084      	sub	sp, #16
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	460b      	mov	r3, r1
 8004a28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004a2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	da0f      	bge.n	8004a52 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a32:	78fb      	ldrb	r3, [r7, #3]
 8004a34:	f003 020f 	and.w	r2, r3, #15
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	3310      	adds	r3, #16
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	4413      	add	r3, r2
 8004a46:	3304      	adds	r3, #4
 8004a48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	705a      	strb	r2, [r3, #1]
 8004a50:	e00f      	b.n	8004a72 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a52:	78fb      	ldrb	r3, [r7, #3]
 8004a54:	f003 020f 	and.w	r2, r3, #15
 8004a58:	4613      	mov	r3, r2
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	4413      	add	r3, r2
 8004a68:	3304      	adds	r3, #4
 8004a6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a72:	78fb      	ldrb	r3, [r7, #3]
 8004a74:	f003 030f 	and.w	r3, r3, #15
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d101      	bne.n	8004a8c <HAL_PCD_EP_Close+0x6e>
 8004a88:	2302      	movs	r3, #2
 8004a8a:	e00e      	b.n	8004aaa <HAL_PCD_EP_Close+0x8c>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68f9      	ldr	r1, [r7, #12]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f002 fd8c 	bl	80075b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b086      	sub	sp, #24
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	60f8      	str	r0, [r7, #12]
 8004aba:	607a      	str	r2, [r7, #4]
 8004abc:	603b      	str	r3, [r7, #0]
 8004abe:	460b      	mov	r3, r1
 8004ac0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ac2:	7afb      	ldrb	r3, [r7, #11]
 8004ac4:	f003 020f 	and.w	r2, r3, #15
 8004ac8:	4613      	mov	r3, r2
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	3304      	adds	r3, #4
 8004ada:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2200      	movs	r2, #0
 8004aec:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	2200      	movs	r2, #0
 8004af2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004af4:	7afb      	ldrb	r3, [r7, #11]
 8004af6:	f003 030f 	and.w	r3, r3, #15
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	799b      	ldrb	r3, [r3, #6]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d102      	bne.n	8004b0e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6818      	ldr	r0, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	799b      	ldrb	r3, [r3, #6]
 8004b16:	461a      	mov	r2, r3
 8004b18:	6979      	ldr	r1, [r7, #20]
 8004b1a:	f002 fe29 	bl	8007770 <USB_EPStartXfer>

  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3718      	adds	r7, #24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	460b      	mov	r3, r1
 8004b32:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	f003 020f 	and.w	r2, r3, #15
 8004b3a:	6879      	ldr	r1, [r7, #4]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4413      	add	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004b4a:	681b      	ldr	r3, [r3, #0]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	607a      	str	r2, [r7, #4]
 8004b62:	603b      	str	r3, [r7, #0]
 8004b64:	460b      	mov	r3, r1
 8004b66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b68:	7afb      	ldrb	r3, [r7, #11]
 8004b6a:	f003 020f 	and.w	r2, r3, #15
 8004b6e:	4613      	mov	r3, r2
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	4413      	add	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	3310      	adds	r3, #16
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3304      	adds	r3, #4
 8004b7e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	2201      	movs	r2, #1
 8004b96:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b98:	7afb      	ldrb	r3, [r7, #11]
 8004b9a:	f003 030f 	and.w	r3, r3, #15
 8004b9e:	b2da      	uxtb	r2, r3
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	799b      	ldrb	r3, [r3, #6]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d102      	bne.n	8004bb2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	799b      	ldrb	r3, [r3, #6]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	6979      	ldr	r1, [r7, #20]
 8004bbe:	f002 fdd7 	bl	8007770 <USB_EPStartXfer>

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3718      	adds	r7, #24
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004bd8:	78fb      	ldrb	r3, [r7, #3]
 8004bda:	f003 030f 	and.w	r3, r3, #15
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	7912      	ldrb	r2, [r2, #4]
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d901      	bls.n	8004bea <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e04f      	b.n	8004c8a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	da0f      	bge.n	8004c12 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	f003 020f 	and.w	r2, r3, #15
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	4413      	add	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	3310      	adds	r3, #16
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	4413      	add	r3, r2
 8004c06:	3304      	adds	r3, #4
 8004c08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	705a      	strb	r2, [r3, #1]
 8004c10:	e00d      	b.n	8004c2e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c12:	78fa      	ldrb	r2, [r7, #3]
 8004c14:	4613      	mov	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	4413      	add	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	4413      	add	r3, r2
 8004c24:	3304      	adds	r3, #4
 8004c26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c34:	78fb      	ldrb	r3, [r7, #3]
 8004c36:	f003 030f 	and.w	r3, r3, #15
 8004c3a:	b2da      	uxtb	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_PCD_EP_SetStall+0x82>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e01d      	b.n	8004c8a <HAL_PCD_EP_SetStall+0xbe>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68f9      	ldr	r1, [r7, #12]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f003 f965 	bl	8007f2c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c62:	78fb      	ldrb	r3, [r7, #3]
 8004c64:	f003 030f 	and.w	r3, r3, #15
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d109      	bne.n	8004c80 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6818      	ldr	r0, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	7999      	ldrb	r1, [r3, #6]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f003 fb56 	bl	800832c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b084      	sub	sp, #16
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c9e:	78fb      	ldrb	r3, [r7, #3]
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	7912      	ldrb	r2, [r2, #4]
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e042      	b.n	8004d36 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	da0f      	bge.n	8004cd8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	f003 020f 	and.w	r2, r3, #15
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	3310      	adds	r3, #16
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	4413      	add	r3, r2
 8004ccc:	3304      	adds	r3, #4
 8004cce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	705a      	strb	r2, [r3, #1]
 8004cd6:	e00f      	b.n	8004cf8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cd8:	78fb      	ldrb	r3, [r7, #3]
 8004cda:	f003 020f 	and.w	r2, r3, #15
 8004cde:	4613      	mov	r3, r2
 8004ce0:	00db      	lsls	r3, r3, #3
 8004ce2:	4413      	add	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	4413      	add	r3, r2
 8004cee:	3304      	adds	r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cfe:	78fb      	ldrb	r3, [r7, #3]
 8004d00:	f003 030f 	and.w	r3, r3, #15
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d101      	bne.n	8004d18 <HAL_PCD_EP_ClrStall+0x86>
 8004d14:	2302      	movs	r3, #2
 8004d16:	e00e      	b.n	8004d36 <HAL_PCD_EP_ClrStall+0xa4>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68f9      	ldr	r1, [r7, #12]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f003 f96e 	bl	8008008 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b084      	sub	sp, #16
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	460b      	mov	r3, r1
 8004d48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004d4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	da0c      	bge.n	8004d6c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d52:	78fb      	ldrb	r3, [r7, #3]
 8004d54:	f003 020f 	and.w	r2, r3, #15
 8004d58:	4613      	mov	r3, r2
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	4413      	add	r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	3310      	adds	r3, #16
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	4413      	add	r3, r2
 8004d66:	3304      	adds	r3, #4
 8004d68:	60fb      	str	r3, [r7, #12]
 8004d6a:	e00c      	b.n	8004d86 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d6c:	78fb      	ldrb	r3, [r7, #3]
 8004d6e:	f003 020f 	and.w	r2, r3, #15
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	4413      	add	r3, r2
 8004d82:	3304      	adds	r3, #4
 8004d84:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68f9      	ldr	r1, [r7, #12]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f002 ff8d 	bl	8007cac <USB_EPStopXfer>
 8004d92:	4603      	mov	r3, r0
 8004d94:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004d96:	7afb      	ldrb	r3, [r7, #11]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08a      	sub	sp, #40	@ 0x28
 8004da4:	af02      	add	r7, sp, #8
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	4613      	mov	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4413      	add	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	3310      	adds	r3, #16
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	695a      	ldr	r2, [r3, #20]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d901      	bls.n	8004dd8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e06b      	b.n	8004eb0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	691a      	ldr	r2, [r3, #16]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	69fa      	ldr	r2, [r7, #28]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d902      	bls.n	8004df4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	3303      	adds	r3, #3
 8004df8:	089b      	lsrs	r3, r3, #2
 8004dfa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004dfc:	e02a      	b.n	8004e54 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	691a      	ldr	r2, [r3, #16]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d902      	bls.n	8004e1a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	3303      	adds	r3, #3
 8004e1e:	089b      	lsrs	r3, r3, #2
 8004e20:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	68d9      	ldr	r1, [r3, #12]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	b2da      	uxtb	r2, r3
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	4603      	mov	r3, r0
 8004e36:	6978      	ldr	r0, [r7, #20]
 8004e38:	f002 ffe2 	bl	8007e00 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	68da      	ldr	r2, [r3, #12]
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	441a      	add	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	695a      	ldr	r2, [r3, #20]
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	441a      	add	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d809      	bhi.n	8004e7e <PCD_WriteEmptyTxFifo+0xde>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	695a      	ldr	r2, [r3, #20]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d203      	bcs.n	8004e7e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1bf      	bne.n	8004dfe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	691a      	ldr	r2, [r3, #16]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d811      	bhi.n	8004eae <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	f003 030f 	and.w	r3, r3, #15
 8004e90:	2201      	movs	r2, #1
 8004e92:	fa02 f303 	lsl.w	r3, r2, r3
 8004e96:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	6939      	ldr	r1, [r7, #16]
 8004ea6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004eaa:	4013      	ands	r3, r2
 8004eac:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3720      	adds	r7, #32
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b088      	sub	sp, #32
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	333c      	adds	r3, #60	@ 0x3c
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	015a      	lsls	r2, r3, #5
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	4413      	add	r3, r2
 8004ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	799b      	ldrb	r3, [r3, #6]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d17b      	bne.n	8004fe6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d015      	beq.n	8004f24 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	4a61      	ldr	r2, [pc, #388]	@ (8005080 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	f240 80b9 	bls.w	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 80b3 	beq.w	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	015a      	lsls	r2, r3, #5
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	4413      	add	r3, r2
 8004f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f20:	6093      	str	r3, [r2, #8]
 8004f22:	e0a7      	b.n	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f003 0320 	and.w	r3, r3, #32
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d009      	beq.n	8004f42 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	015a      	lsls	r2, r3, #5
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	4413      	add	r3, r2
 8004f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	2320      	movs	r3, #32
 8004f3e:	6093      	str	r3, [r2, #8]
 8004f40:	e098      	b.n	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f040 8093 	bne.w	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	4a4b      	ldr	r2, [pc, #300]	@ (8005080 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d90f      	bls.n	8004f76 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00a      	beq.n	8004f76 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f72:	6093      	str	r3, [r2, #8]
 8004f74:	e07e      	b.n	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004f76:	683a      	ldr	r2, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	4413      	add	r3, r2
 8004f88:	3304      	adds	r3, #4
 8004f8a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a1a      	ldr	r2, [r3, #32]
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	0159      	lsls	r1, r3, #5
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	440b      	add	r3, r1
 8004f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fa2:	1ad2      	subs	r2, r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d114      	bne.n	8004fd8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d109      	bne.n	8004fca <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6818      	ldr	r0, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	f003 f9b2 	bl	800832c <USB_EP0_OutStart>
 8004fc8:	e006      	b.n	8004fd8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	68da      	ldr	r2, [r3, #12]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	441a      	add	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	4619      	mov	r1, r3
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f005 fce8 	bl	800a9b4 <HAL_PCD_DataOutStageCallback>
 8004fe4:	e046      	b.n	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	4a26      	ldr	r2, [pc, #152]	@ (8005084 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d124      	bne.n	8005038 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005004:	461a      	mov	r2, r3
 8005006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800500a:	6093      	str	r3, [r2, #8]
 800500c:	e032      	b.n	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b00      	cmp	r3, #0
 8005016:	d008      	beq.n	800502a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	015a      	lsls	r2, r3, #5
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	4413      	add	r3, r2
 8005020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005024:	461a      	mov	r2, r3
 8005026:	2320      	movs	r3, #32
 8005028:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	b2db      	uxtb	r3, r3
 800502e:	4619      	mov	r1, r3
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f005 fcbf 	bl	800a9b4 <HAL_PCD_DataOutStageCallback>
 8005036:	e01d      	b.n	8005074 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d114      	bne.n	8005068 <PCD_EP_OutXfrComplete_int+0x1b0>
 800503e:	6879      	ldr	r1, [r7, #4]
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	4613      	mov	r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	4413      	add	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	440b      	add	r3, r1
 800504c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d108      	bne.n	8005068 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6818      	ldr	r0, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005060:	461a      	mov	r2, r3
 8005062:	2100      	movs	r1, #0
 8005064:	f003 f962 	bl	800832c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	b2db      	uxtb	r3, r3
 800506c:	4619      	mov	r1, r3
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f005 fca0 	bl	800a9b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3720      	adds	r7, #32
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	4f54300a 	.word	0x4f54300a
 8005084:	4f54310a 	.word	0x4f54310a

08005088 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	333c      	adds	r3, #60	@ 0x3c
 80050a0:	3304      	adds	r3, #4
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	015a      	lsls	r2, r3, #5
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	4413      	add	r3, r2
 80050ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	4a15      	ldr	r2, [pc, #84]	@ (8005110 <PCD_EP_OutSetupPacket_int+0x88>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d90e      	bls.n	80050dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d009      	beq.n	80050dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	015a      	lsls	r2, r3, #5
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	4413      	add	r3, r2
 80050d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050d4:	461a      	mov	r2, r3
 80050d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f005 fc57 	bl	800a990 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	4a0a      	ldr	r2, [pc, #40]	@ (8005110 <PCD_EP_OutSetupPacket_int+0x88>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d90c      	bls.n	8005104 <PCD_EP_OutSetupPacket_int+0x7c>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	799b      	ldrb	r3, [r3, #6]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d108      	bne.n	8005104 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80050fc:	461a      	mov	r2, r3
 80050fe:	2101      	movs	r1, #1
 8005100:	f003 f914 	bl	800832c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3718      	adds	r7, #24
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	4f54300a 	.word	0x4f54300a

08005114 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	460b      	mov	r3, r1
 800511e:	70fb      	strb	r3, [r7, #3]
 8005120:	4613      	mov	r3, r2
 8005122:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800512c:	78fb      	ldrb	r3, [r7, #3]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d107      	bne.n	8005142 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005132:	883b      	ldrh	r3, [r7, #0]
 8005134:	0419      	lsls	r1, r3, #16
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68ba      	ldr	r2, [r7, #8]
 800513c:	430a      	orrs	r2, r1
 800513e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005140:	e028      	b.n	8005194 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005148:	0c1b      	lsrs	r3, r3, #16
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	4413      	add	r3, r2
 800514e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]
 8005154:	e00d      	b.n	8005172 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	7bfb      	ldrb	r3, [r7, #15]
 800515c:	3340      	adds	r3, #64	@ 0x40
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	4413      	add	r3, r2
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	0c1b      	lsrs	r3, r3, #16
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	4413      	add	r3, r2
 800516a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	3301      	adds	r3, #1
 8005170:	73fb      	strb	r3, [r7, #15]
 8005172:	7bfa      	ldrb	r2, [r7, #15]
 8005174:	78fb      	ldrb	r3, [r7, #3]
 8005176:	3b01      	subs	r3, #1
 8005178:	429a      	cmp	r2, r3
 800517a:	d3ec      	bcc.n	8005156 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800517c:	883b      	ldrh	r3, [r7, #0]
 800517e:	0418      	lsls	r0, r3, #16
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6819      	ldr	r1, [r3, #0]
 8005184:	78fb      	ldrb	r3, [r7, #3]
 8005186:	3b01      	subs	r3, #1
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	4302      	orrs	r2, r0
 800518c:	3340      	adds	r3, #64	@ 0x40
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	440b      	add	r3, r1
 8005192:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
 80051aa:	460b      	mov	r3, r1
 80051ac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	887a      	ldrh	r2, [r7, #2]
 80051b4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	460b      	mov	r3, r1
 80051ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e267      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d075      	beq.n	80052e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80051fa:	4b88      	ldr	r3, [pc, #544]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 030c 	and.w	r3, r3, #12
 8005202:	2b04      	cmp	r3, #4
 8005204:	d00c      	beq.n	8005220 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005206:	4b85      	ldr	r3, [pc, #532]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800520e:	2b08      	cmp	r3, #8
 8005210:	d112      	bne.n	8005238 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005212:	4b82      	ldr	r3, [pc, #520]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800521a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800521e:	d10b      	bne.n	8005238 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005220:	4b7e      	ldr	r3, [pc, #504]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d05b      	beq.n	80052e4 <HAL_RCC_OscConfig+0x108>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d157      	bne.n	80052e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e242      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005240:	d106      	bne.n	8005250 <HAL_RCC_OscConfig+0x74>
 8005242:	4b76      	ldr	r3, [pc, #472]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a75      	ldr	r2, [pc, #468]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	e01d      	b.n	800528c <HAL_RCC_OscConfig+0xb0>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005258:	d10c      	bne.n	8005274 <HAL_RCC_OscConfig+0x98>
 800525a:	4b70      	ldr	r3, [pc, #448]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a6f      	ldr	r2, [pc, #444]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005260:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	4b6d      	ldr	r3, [pc, #436]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a6c      	ldr	r2, [pc, #432]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800526c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005270:	6013      	str	r3, [r2, #0]
 8005272:	e00b      	b.n	800528c <HAL_RCC_OscConfig+0xb0>
 8005274:	4b69      	ldr	r3, [pc, #420]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a68      	ldr	r2, [pc, #416]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800527a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800527e:	6013      	str	r3, [r2, #0]
 8005280:	4b66      	ldr	r3, [pc, #408]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a65      	ldr	r2, [pc, #404]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005286:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800528a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d013      	beq.n	80052bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005294:	f7fd f814 	bl	80022c0 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800529a:	e008      	b.n	80052ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800529c:	f7fd f810 	bl	80022c0 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b64      	cmp	r3, #100	@ 0x64
 80052a8:	d901      	bls.n	80052ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e207      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	4b5b      	ldr	r3, [pc, #364]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d0f0      	beq.n	800529c <HAL_RCC_OscConfig+0xc0>
 80052ba:	e014      	b.n	80052e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052bc:	f7fd f800 	bl	80022c0 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052c4:	f7fc fffc 	bl	80022c0 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b64      	cmp	r3, #100	@ 0x64
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e1f3      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052d6:	4b51      	ldr	r3, [pc, #324]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1f0      	bne.n	80052c4 <HAL_RCC_OscConfig+0xe8>
 80052e2:	e000      	b.n	80052e6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d063      	beq.n	80053ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80052f2:	4b4a      	ldr	r3, [pc, #296]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 030c 	and.w	r3, r3, #12
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00b      	beq.n	8005316 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052fe:	4b47      	ldr	r3, [pc, #284]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005306:	2b08      	cmp	r3, #8
 8005308:	d11c      	bne.n	8005344 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800530a:	4b44      	ldr	r3, [pc, #272]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d116      	bne.n	8005344 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005316:	4b41      	ldr	r3, [pc, #260]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d005      	beq.n	800532e <HAL_RCC_OscConfig+0x152>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	2b01      	cmp	r3, #1
 8005328:	d001      	beq.n	800532e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e1c7      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800532e:	4b3b      	ldr	r3, [pc, #236]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	00db      	lsls	r3, r3, #3
 800533c:	4937      	ldr	r1, [pc, #220]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800533e:	4313      	orrs	r3, r2
 8005340:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005342:	e03a      	b.n	80053ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d020      	beq.n	800538e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800534c:	4b34      	ldr	r3, [pc, #208]	@ (8005420 <HAL_RCC_OscConfig+0x244>)
 800534e:	2201      	movs	r2, #1
 8005350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005352:	f7fc ffb5 	bl	80022c0 <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005358:	e008      	b.n	800536c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800535a:	f7fc ffb1 	bl	80022c0 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	2b02      	cmp	r3, #2
 8005366:	d901      	bls.n	800536c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e1a8      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800536c:	4b2b      	ldr	r3, [pc, #172]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	d0f0      	beq.n	800535a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005378:	4b28      	ldr	r3, [pc, #160]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	4925      	ldr	r1, [pc, #148]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 8005388:	4313      	orrs	r3, r2
 800538a:	600b      	str	r3, [r1, #0]
 800538c:	e015      	b.n	80053ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800538e:	4b24      	ldr	r3, [pc, #144]	@ (8005420 <HAL_RCC_OscConfig+0x244>)
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005394:	f7fc ff94 	bl	80022c0 <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800539c:	f7fc ff90 	bl	80022c0 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e187      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ae:	4b1b      	ldr	r3, [pc, #108]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1f0      	bne.n	800539c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0308 	and.w	r3, r3, #8
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d036      	beq.n	8005434 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d016      	beq.n	80053fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053ce:	4b15      	ldr	r3, [pc, #84]	@ (8005424 <HAL_RCC_OscConfig+0x248>)
 80053d0:	2201      	movs	r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d4:	f7fc ff74 	bl	80022c0 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053dc:	f7fc ff70 	bl	80022c0 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e167      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ee:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <HAL_RCC_OscConfig+0x240>)
 80053f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d0f0      	beq.n	80053dc <HAL_RCC_OscConfig+0x200>
 80053fa:	e01b      	b.n	8005434 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053fc:	4b09      	ldr	r3, [pc, #36]	@ (8005424 <HAL_RCC_OscConfig+0x248>)
 80053fe:	2200      	movs	r2, #0
 8005400:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005402:	f7fc ff5d 	bl	80022c0 <HAL_GetTick>
 8005406:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005408:	e00e      	b.n	8005428 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800540a:	f7fc ff59 	bl	80022c0 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d907      	bls.n	8005428 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e150      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
 800541c:	40023800 	.word	0x40023800
 8005420:	42470000 	.word	0x42470000
 8005424:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005428:	4b88      	ldr	r3, [pc, #544]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 800542a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1ea      	bne.n	800540a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0304 	and.w	r3, r3, #4
 800543c:	2b00      	cmp	r3, #0
 800543e:	f000 8097 	beq.w	8005570 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005442:	2300      	movs	r3, #0
 8005444:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005446:	4b81      	ldr	r3, [pc, #516]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10f      	bne.n	8005472 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005452:	2300      	movs	r3, #0
 8005454:	60bb      	str	r3, [r7, #8]
 8005456:	4b7d      	ldr	r3, [pc, #500]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	4a7c      	ldr	r2, [pc, #496]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 800545c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005460:	6413      	str	r3, [r2, #64]	@ 0x40
 8005462:	4b7a      	ldr	r3, [pc, #488]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800546a:	60bb      	str	r3, [r7, #8]
 800546c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800546e:	2301      	movs	r3, #1
 8005470:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005472:	4b77      	ldr	r3, [pc, #476]	@ (8005650 <HAL_RCC_OscConfig+0x474>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547a:	2b00      	cmp	r3, #0
 800547c:	d118      	bne.n	80054b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800547e:	4b74      	ldr	r3, [pc, #464]	@ (8005650 <HAL_RCC_OscConfig+0x474>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a73      	ldr	r2, [pc, #460]	@ (8005650 <HAL_RCC_OscConfig+0x474>)
 8005484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800548a:	f7fc ff19 	bl	80022c0 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005492:	f7fc ff15 	bl	80022c0 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e10c      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054a4:	4b6a      	ldr	r3, [pc, #424]	@ (8005650 <HAL_RCC_OscConfig+0x474>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0f0      	beq.n	8005492 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d106      	bne.n	80054c6 <HAL_RCC_OscConfig+0x2ea>
 80054b8:	4b64      	ldr	r3, [pc, #400]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054bc:	4a63      	ldr	r2, [pc, #396]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054be:	f043 0301 	orr.w	r3, r3, #1
 80054c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80054c4:	e01c      	b.n	8005500 <HAL_RCC_OscConfig+0x324>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	2b05      	cmp	r3, #5
 80054cc:	d10c      	bne.n	80054e8 <HAL_RCC_OscConfig+0x30c>
 80054ce:	4b5f      	ldr	r3, [pc, #380]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d2:	4a5e      	ldr	r2, [pc, #376]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054d4:	f043 0304 	orr.w	r3, r3, #4
 80054d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80054da:	4b5c      	ldr	r3, [pc, #368]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054de:	4a5b      	ldr	r2, [pc, #364]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054e0:	f043 0301 	orr.w	r3, r3, #1
 80054e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80054e6:	e00b      	b.n	8005500 <HAL_RCC_OscConfig+0x324>
 80054e8:	4b58      	ldr	r3, [pc, #352]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ec:	4a57      	ldr	r2, [pc, #348]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054ee:	f023 0301 	bic.w	r3, r3, #1
 80054f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80054f4:	4b55      	ldr	r3, [pc, #340]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054f8:	4a54      	ldr	r2, [pc, #336]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80054fa:	f023 0304 	bic.w	r3, r3, #4
 80054fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d015      	beq.n	8005534 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005508:	f7fc feda 	bl	80022c0 <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800550e:	e00a      	b.n	8005526 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005510:	f7fc fed6 	bl	80022c0 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800551e:	4293      	cmp	r3, r2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e0cb      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005526:	4b49      	ldr	r3, [pc, #292]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0ee      	beq.n	8005510 <HAL_RCC_OscConfig+0x334>
 8005532:	e014      	b.n	800555e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005534:	f7fc fec4 	bl	80022c0 <HAL_GetTick>
 8005538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800553a:	e00a      	b.n	8005552 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800553c:	f7fc fec0 	bl	80022c0 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800554a:	4293      	cmp	r3, r2
 800554c:	d901      	bls.n	8005552 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e0b5      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005552:	4b3e      	ldr	r3, [pc, #248]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1ee      	bne.n	800553c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800555e:	7dfb      	ldrb	r3, [r7, #23]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d105      	bne.n	8005570 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005564:	4b39      	ldr	r3, [pc, #228]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005568:	4a38      	ldr	r2, [pc, #224]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 800556a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800556e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 80a1 	beq.w	80056bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800557a:	4b34      	ldr	r3, [pc, #208]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 030c 	and.w	r3, r3, #12
 8005582:	2b08      	cmp	r3, #8
 8005584:	d05c      	beq.n	8005640 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	2b02      	cmp	r3, #2
 800558c:	d141      	bne.n	8005612 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800558e:	4b31      	ldr	r3, [pc, #196]	@ (8005654 <HAL_RCC_OscConfig+0x478>)
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005594:	f7fc fe94 	bl	80022c0 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800559c:	f7fc fe90 	bl	80022c0 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e087      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ae:	4b27      	ldr	r3, [pc, #156]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f0      	bne.n	800559c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	69da      	ldr	r2, [r3, #28]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	431a      	orrs	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c8:	019b      	lsls	r3, r3, #6
 80055ca:	431a      	orrs	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d0:	085b      	lsrs	r3, r3, #1
 80055d2:	3b01      	subs	r3, #1
 80055d4:	041b      	lsls	r3, r3, #16
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055dc:	061b      	lsls	r3, r3, #24
 80055de:	491b      	ldr	r1, [pc, #108]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005654 <HAL_RCC_OscConfig+0x478>)
 80055e6:	2201      	movs	r2, #1
 80055e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ea:	f7fc fe69 	bl	80022c0 <HAL_GetTick>
 80055ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055f0:	e008      	b.n	8005604 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055f2:	f7fc fe65 	bl	80022c0 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d901      	bls.n	8005604 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e05c      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005604:	4b11      	ldr	r3, [pc, #68]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0f0      	beq.n	80055f2 <HAL_RCC_OscConfig+0x416>
 8005610:	e054      	b.n	80056bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005612:	4b10      	ldr	r3, [pc, #64]	@ (8005654 <HAL_RCC_OscConfig+0x478>)
 8005614:	2200      	movs	r2, #0
 8005616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005618:	f7fc fe52 	bl	80022c0 <HAL_GetTick>
 800561c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800561e:	e008      	b.n	8005632 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005620:	f7fc fe4e 	bl	80022c0 <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e045      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005632:	4b06      	ldr	r3, [pc, #24]	@ (800564c <HAL_RCC_OscConfig+0x470>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f0      	bne.n	8005620 <HAL_RCC_OscConfig+0x444>
 800563e:	e03d      	b.n	80056bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d107      	bne.n	8005658 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e038      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
 800564c:	40023800 	.word	0x40023800
 8005650:	40007000 	.word	0x40007000
 8005654:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005658:	4b1b      	ldr	r3, [pc, #108]	@ (80056c8 <HAL_RCC_OscConfig+0x4ec>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d028      	beq.n	80056b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005670:	429a      	cmp	r2, r3
 8005672:	d121      	bne.n	80056b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800567e:	429a      	cmp	r2, r3
 8005680:	d11a      	bne.n	80056b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005688:	4013      	ands	r3, r2
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800568e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005690:	4293      	cmp	r3, r2
 8005692:	d111      	bne.n	80056b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	3b01      	subs	r3, #1
 80056a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d107      	bne.n	80056b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d001      	beq.n	80056bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e000      	b.n	80056be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3718      	adds	r7, #24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	40023800 	.word	0x40023800

080056cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e0cc      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056e0:	4b68      	ldr	r3, [pc, #416]	@ (8005884 <HAL_RCC_ClockConfig+0x1b8>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	683a      	ldr	r2, [r7, #0]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d90c      	bls.n	8005708 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ee:	4b65      	ldr	r3, [pc, #404]	@ (8005884 <HAL_RCC_ClockConfig+0x1b8>)
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056f6:	4b63      	ldr	r3, [pc, #396]	@ (8005884 <HAL_RCC_ClockConfig+0x1b8>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0307 	and.w	r3, r3, #7
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d001      	beq.n	8005708 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e0b8      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d020      	beq.n	8005756 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0304 	and.w	r3, r3, #4
 800571c:	2b00      	cmp	r3, #0
 800571e:	d005      	beq.n	800572c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005720:	4b59      	ldr	r3, [pc, #356]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	4a58      	ldr	r2, [pc, #352]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800572a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0308 	and.w	r3, r3, #8
 8005734:	2b00      	cmp	r3, #0
 8005736:	d005      	beq.n	8005744 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005738:	4b53      	ldr	r3, [pc, #332]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	4a52      	ldr	r2, [pc, #328]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800573e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005742:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005744:	4b50      	ldr	r3, [pc, #320]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	494d      	ldr	r1, [pc, #308]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 8005752:	4313      	orrs	r3, r2
 8005754:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b00      	cmp	r3, #0
 8005760:	d044      	beq.n	80057ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d107      	bne.n	800577a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800576a:	4b47      	ldr	r3, [pc, #284]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d119      	bne.n	80057aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e07f      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	2b02      	cmp	r3, #2
 8005780:	d003      	beq.n	800578a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005786:	2b03      	cmp	r3, #3
 8005788:	d107      	bne.n	800579a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800578a:	4b3f      	ldr	r3, [pc, #252]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d109      	bne.n	80057aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e06f      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800579a:	4b3b      	ldr	r3, [pc, #236]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e067      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057aa:	4b37      	ldr	r3, [pc, #220]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f023 0203 	bic.w	r2, r3, #3
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	4934      	ldr	r1, [pc, #208]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057bc:	f7fc fd80 	bl	80022c0 <HAL_GetTick>
 80057c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057c2:	e00a      	b.n	80057da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057c4:	f7fc fd7c 	bl	80022c0 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e04f      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057da:	4b2b      	ldr	r3, [pc, #172]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f003 020c 	and.w	r2, r3, #12
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d1eb      	bne.n	80057c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057ec:	4b25      	ldr	r3, [pc, #148]	@ (8005884 <HAL_RCC_ClockConfig+0x1b8>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0307 	and.w	r3, r3, #7
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d20c      	bcs.n	8005814 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057fa:	4b22      	ldr	r3, [pc, #136]	@ (8005884 <HAL_RCC_ClockConfig+0x1b8>)
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005802:	4b20      	ldr	r3, [pc, #128]	@ (8005884 <HAL_RCC_ClockConfig+0x1b8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	429a      	cmp	r2, r3
 800580e:	d001      	beq.n	8005814 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e032      	b.n	800587a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0304 	and.w	r3, r3, #4
 800581c:	2b00      	cmp	r3, #0
 800581e:	d008      	beq.n	8005832 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005820:	4b19      	ldr	r3, [pc, #100]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	4916      	ldr	r1, [pc, #88]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	4313      	orrs	r3, r2
 8005830:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0308 	and.w	r3, r3, #8
 800583a:	2b00      	cmp	r3, #0
 800583c:	d009      	beq.n	8005852 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800583e:	4b12      	ldr	r3, [pc, #72]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	490e      	ldr	r1, [pc, #56]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800584e:	4313      	orrs	r3, r2
 8005850:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005852:	f000 f821 	bl	8005898 <HAL_RCC_GetSysClockFreq>
 8005856:	4602      	mov	r2, r0
 8005858:	4b0b      	ldr	r3, [pc, #44]	@ (8005888 <HAL_RCC_ClockConfig+0x1bc>)
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	091b      	lsrs	r3, r3, #4
 800585e:	f003 030f 	and.w	r3, r3, #15
 8005862:	490a      	ldr	r1, [pc, #40]	@ (800588c <HAL_RCC_ClockConfig+0x1c0>)
 8005864:	5ccb      	ldrb	r3, [r1, r3]
 8005866:	fa22 f303 	lsr.w	r3, r2, r3
 800586a:	4a09      	ldr	r2, [pc, #36]	@ (8005890 <HAL_RCC_ClockConfig+0x1c4>)
 800586c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800586e:	4b09      	ldr	r3, [pc, #36]	@ (8005894 <HAL_RCC_ClockConfig+0x1c8>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4618      	mov	r0, r3
 8005874:	f7fc fce0 	bl	8002238 <HAL_InitTick>

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	40023c00 	.word	0x40023c00
 8005888:	40023800 	.word	0x40023800
 800588c:	0800dc7c 	.word	0x0800dc7c
 8005890:	20000004 	.word	0x20000004
 8005894:	20000008 	.word	0x20000008

08005898 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800589c:	b094      	sub	sp, #80	@ 0x50
 800589e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80058a0:	2300      	movs	r3, #0
 80058a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80058a4:	2300      	movs	r3, #0
 80058a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80058a8:	2300      	movs	r3, #0
 80058aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80058ac:	2300      	movs	r3, #0
 80058ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058b0:	4b79      	ldr	r3, [pc, #484]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x200>)
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f003 030c 	and.w	r3, r3, #12
 80058b8:	2b08      	cmp	r3, #8
 80058ba:	d00d      	beq.n	80058d8 <HAL_RCC_GetSysClockFreq+0x40>
 80058bc:	2b08      	cmp	r3, #8
 80058be:	f200 80e1 	bhi.w	8005a84 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d002      	beq.n	80058cc <HAL_RCC_GetSysClockFreq+0x34>
 80058c6:	2b04      	cmp	r3, #4
 80058c8:	d003      	beq.n	80058d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80058ca:	e0db      	b.n	8005a84 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058cc:	4b73      	ldr	r3, [pc, #460]	@ (8005a9c <HAL_RCC_GetSysClockFreq+0x204>)
 80058ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058d0:	e0db      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058d2:	4b73      	ldr	r3, [pc, #460]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x208>)
 80058d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058d6:	e0d8      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x200>)
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058e2:	4b6d      	ldr	r3, [pc, #436]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x200>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d063      	beq.n	80059b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ee:	4b6a      	ldr	r3, [pc, #424]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x200>)
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	099b      	lsrs	r3, r3, #6
 80058f4:	2200      	movs	r2, #0
 80058f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80058f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80058fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005900:	633b      	str	r3, [r7, #48]	@ 0x30
 8005902:	2300      	movs	r3, #0
 8005904:	637b      	str	r3, [r7, #52]	@ 0x34
 8005906:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800590a:	4622      	mov	r2, r4
 800590c:	462b      	mov	r3, r5
 800590e:	f04f 0000 	mov.w	r0, #0
 8005912:	f04f 0100 	mov.w	r1, #0
 8005916:	0159      	lsls	r1, r3, #5
 8005918:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800591c:	0150      	lsls	r0, r2, #5
 800591e:	4602      	mov	r2, r0
 8005920:	460b      	mov	r3, r1
 8005922:	4621      	mov	r1, r4
 8005924:	1a51      	subs	r1, r2, r1
 8005926:	6139      	str	r1, [r7, #16]
 8005928:	4629      	mov	r1, r5
 800592a:	eb63 0301 	sbc.w	r3, r3, r1
 800592e:	617b      	str	r3, [r7, #20]
 8005930:	f04f 0200 	mov.w	r2, #0
 8005934:	f04f 0300 	mov.w	r3, #0
 8005938:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800593c:	4659      	mov	r1, fp
 800593e:	018b      	lsls	r3, r1, #6
 8005940:	4651      	mov	r1, sl
 8005942:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005946:	4651      	mov	r1, sl
 8005948:	018a      	lsls	r2, r1, #6
 800594a:	4651      	mov	r1, sl
 800594c:	ebb2 0801 	subs.w	r8, r2, r1
 8005950:	4659      	mov	r1, fp
 8005952:	eb63 0901 	sbc.w	r9, r3, r1
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	f04f 0300 	mov.w	r3, #0
 800595e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005962:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005966:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800596a:	4690      	mov	r8, r2
 800596c:	4699      	mov	r9, r3
 800596e:	4623      	mov	r3, r4
 8005970:	eb18 0303 	adds.w	r3, r8, r3
 8005974:	60bb      	str	r3, [r7, #8]
 8005976:	462b      	mov	r3, r5
 8005978:	eb49 0303 	adc.w	r3, r9, r3
 800597c:	60fb      	str	r3, [r7, #12]
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800598a:	4629      	mov	r1, r5
 800598c:	024b      	lsls	r3, r1, #9
 800598e:	4621      	mov	r1, r4
 8005990:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005994:	4621      	mov	r1, r4
 8005996:	024a      	lsls	r2, r1, #9
 8005998:	4610      	mov	r0, r2
 800599a:	4619      	mov	r1, r3
 800599c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800599e:	2200      	movs	r2, #0
 80059a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059a8:	f7fb f94e 	bl	8000c48 <__aeabi_uldivmod>
 80059ac:	4602      	mov	r2, r0
 80059ae:	460b      	mov	r3, r1
 80059b0:	4613      	mov	r3, r2
 80059b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059b4:	e058      	b.n	8005a68 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059b6:	4b38      	ldr	r3, [pc, #224]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x200>)
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	099b      	lsrs	r3, r3, #6
 80059bc:	2200      	movs	r2, #0
 80059be:	4618      	mov	r0, r3
 80059c0:	4611      	mov	r1, r2
 80059c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059c6:	623b      	str	r3, [r7, #32]
 80059c8:	2300      	movs	r3, #0
 80059ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80059cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059d0:	4642      	mov	r2, r8
 80059d2:	464b      	mov	r3, r9
 80059d4:	f04f 0000 	mov.w	r0, #0
 80059d8:	f04f 0100 	mov.w	r1, #0
 80059dc:	0159      	lsls	r1, r3, #5
 80059de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059e2:	0150      	lsls	r0, r2, #5
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	4641      	mov	r1, r8
 80059ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80059ee:	4649      	mov	r1, r9
 80059f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80059f4:	f04f 0200 	mov.w	r2, #0
 80059f8:	f04f 0300 	mov.w	r3, #0
 80059fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a00:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a04:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a08:	ebb2 040a 	subs.w	r4, r2, sl
 8005a0c:	eb63 050b 	sbc.w	r5, r3, fp
 8005a10:	f04f 0200 	mov.w	r2, #0
 8005a14:	f04f 0300 	mov.w	r3, #0
 8005a18:	00eb      	lsls	r3, r5, #3
 8005a1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a1e:	00e2      	lsls	r2, r4, #3
 8005a20:	4614      	mov	r4, r2
 8005a22:	461d      	mov	r5, r3
 8005a24:	4643      	mov	r3, r8
 8005a26:	18e3      	adds	r3, r4, r3
 8005a28:	603b      	str	r3, [r7, #0]
 8005a2a:	464b      	mov	r3, r9
 8005a2c:	eb45 0303 	adc.w	r3, r5, r3
 8005a30:	607b      	str	r3, [r7, #4]
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a3e:	4629      	mov	r1, r5
 8005a40:	028b      	lsls	r3, r1, #10
 8005a42:	4621      	mov	r1, r4
 8005a44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a48:	4621      	mov	r1, r4
 8005a4a:	028a      	lsls	r2, r1, #10
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	4619      	mov	r1, r3
 8005a50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a52:	2200      	movs	r2, #0
 8005a54:	61bb      	str	r3, [r7, #24]
 8005a56:	61fa      	str	r2, [r7, #28]
 8005a58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a5c:	f7fb f8f4 	bl	8000c48 <__aeabi_uldivmod>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4613      	mov	r3, r2
 8005a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005a68:	4b0b      	ldr	r3, [pc, #44]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	0c1b      	lsrs	r3, r3, #16
 8005a6e:	f003 0303 	and.w	r3, r3, #3
 8005a72:	3301      	adds	r3, #1
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005a78:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a80:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a82:	e002      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a84:	4b05      	ldr	r3, [pc, #20]	@ (8005a9c <HAL_RCC_GetSysClockFreq+0x204>)
 8005a86:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3750      	adds	r7, #80	@ 0x50
 8005a90:	46bd      	mov	sp, r7
 8005a92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a96:	bf00      	nop
 8005a98:	40023800 	.word	0x40023800
 8005a9c:	00f42400 	.word	0x00f42400
 8005aa0:	007a1200 	.word	0x007a1200

08005aa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005aa8:	4b03      	ldr	r3, [pc, #12]	@ (8005ab8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	20000004 	.word	0x20000004

08005abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ac0:	f7ff fff0 	bl	8005aa4 <HAL_RCC_GetHCLKFreq>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	4b05      	ldr	r3, [pc, #20]	@ (8005adc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	0a9b      	lsrs	r3, r3, #10
 8005acc:	f003 0307 	and.w	r3, r3, #7
 8005ad0:	4903      	ldr	r1, [pc, #12]	@ (8005ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ad2:	5ccb      	ldrb	r3, [r1, r3]
 8005ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	40023800 	.word	0x40023800
 8005ae0:	0800dc8c 	.word	0x0800dc8c

08005ae4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005aec:	2300      	movs	r3, #0
 8005aee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005af0:	2300      	movs	r3, #0
 8005af2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d105      	bne.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d035      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005b0c:	4b62      	ldr	r3, [pc, #392]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b12:	f7fc fbd5 	bl	80022c0 <HAL_GetTick>
 8005b16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b18:	e008      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b1a:	f7fc fbd1 	bl	80022c0 <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e0b0      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b2c:	4b5b      	ldr	r3, [pc, #364]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1f0      	bne.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	019a      	lsls	r2, r3, #6
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	071b      	lsls	r3, r3, #28
 8005b44:	4955      	ldr	r1, [pc, #340]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b4c:	4b52      	ldr	r3, [pc, #328]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005b4e:	2201      	movs	r2, #1
 8005b50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b52:	f7fc fbb5 	bl	80022c0 <HAL_GetTick>
 8005b56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b58:	e008      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b5a:	f7fc fbb1 	bl	80022c0 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e090      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0f0      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 8083 	beq.w	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b86:	2300      	movs	r3, #0
 8005b88:	60fb      	str	r3, [r7, #12]
 8005b8a:	4b44      	ldr	r3, [pc, #272]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8e:	4a43      	ldr	r2, [pc, #268]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b96:	4b41      	ldr	r3, [pc, #260]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bae:	f7fc fb87 	bl	80022c0 <HAL_GetTick>
 8005bb2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005bb4:	e008      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bb6:	f7fc fb83 	bl	80022c0 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e062      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005bc8:	4b35      	ldr	r3, [pc, #212]	@ (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0f0      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005bd4:	4b31      	ldr	r3, [pc, #196]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bdc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d02f      	beq.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d028      	beq.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bfa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bfc:	4b29      	ldr	r3, [pc, #164]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005bfe:	2201      	movs	r2, #1
 8005c00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c02:	4b28      	ldr	r3, [pc, #160]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005c04:	2200      	movs	r2, #0
 8005c06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c08:	4a24      	ldr	r2, [pc, #144]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c0e:	4b23      	ldr	r3, [pc, #140]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d114      	bne.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c1a:	f7fc fb51 	bl	80022c0 <HAL_GetTick>
 8005c1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c20:	e00a      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c22:	f7fc fb4d 	bl	80022c0 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d901      	bls.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e02a      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c38:	4b18      	ldr	r3, [pc, #96]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3c:	f003 0302 	and.w	r3, r3, #2
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d0ee      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c50:	d10d      	bne.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005c52:	4b12      	ldr	r3, [pc, #72]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005c62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c66:	490d      	ldr	r1, [pc, #52]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	608b      	str	r3, [r1, #8]
 8005c6c:	e005      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	4a0a      	ldr	r2, [pc, #40]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c74:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005c78:	6093      	str	r3, [r2, #8]
 8005c7a:	4b08      	ldr	r3, [pc, #32]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c86:	4905      	ldr	r1, [pc, #20]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3718      	adds	r7, #24
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	42470068 	.word	0x42470068
 8005c9c:	40023800 	.word	0x40023800
 8005ca0:	40007000 	.word	0x40007000
 8005ca4:	42470e40 	.word	0x42470e40

08005ca8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d13f      	bne.n	8005d46 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005cc6:	4b24      	ldr	r3, [pc, #144]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005cce:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d006      	beq.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005cdc:	d12f      	bne.n	8005d3e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005cde:	4b1f      	ldr	r3, [pc, #124]	@ (8005d5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005ce0:	617b      	str	r3, [r7, #20]
          break;
 8005ce2:	e02f      	b.n	8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cf0:	d108      	bne.n	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005cf2:	4b19      	ldr	r3, [pc, #100]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cfa:	4a19      	ldr	r2, [pc, #100]	@ (8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d00:	613b      	str	r3, [r7, #16]
 8005d02:	e007      	b.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005d04:	4b14      	ldr	r3, [pc, #80]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d0c:	4a15      	ldr	r2, [pc, #84]	@ (8005d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d12:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005d14:	4b10      	ldr	r3, [pc, #64]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d1a:	099b      	lsrs	r3, r3, #6
 8005d1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	fb02 f303 	mul.w	r3, r2, r3
 8005d26:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005d28:	4b0b      	ldr	r3, [pc, #44]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d2e:	0f1b      	lsrs	r3, r3, #28
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d3a:	617b      	str	r3, [r7, #20]
          break;
 8005d3c:	e002      	b.n	8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	617b      	str	r3, [r7, #20]
          break;
 8005d42:	bf00      	nop
        }
      }
      break;
 8005d44:	e000      	b.n	8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005d46:	bf00      	nop
    }
  }
  return frequency;
 8005d48:	697b      	ldr	r3, [r7, #20]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	371c      	adds	r7, #28
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	00bb8000 	.word	0x00bb8000
 8005d60:	007a1200 	.word	0x007a1200
 8005d64:	00f42400 	.word	0x00f42400

08005d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e041      	b.n	8005dfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d106      	bne.n	8005d94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fc f83a 	bl	8001e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2202      	movs	r2, #2
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	3304      	adds	r3, #4
 8005da4:	4619      	mov	r1, r3
 8005da6:	4610      	mov	r0, r2
 8005da8:	f000 fc62 	bl	8006670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3708      	adds	r7, #8
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d001      	beq.n	8005e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e04e      	b.n	8005ebe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a23      	ldr	r2, [pc, #140]	@ (8005ecc <HAL_TIM_Base_Start_IT+0xc4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d022      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e4a:	d01d      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d018      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ed4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d013      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d00e      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8005edc <HAL_TIM_Base_Start_IT+0xd4>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d009      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a19      	ldr	r2, [pc, #100]	@ (8005ee0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d004      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0x80>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a18      	ldr	r2, [pc, #96]	@ (8005ee4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d111      	bne.n	8005eac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f003 0307 	and.w	r3, r3, #7
 8005e92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2b06      	cmp	r3, #6
 8005e98:	d010      	beq.n	8005ebc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f042 0201 	orr.w	r2, r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eaa:	e007      	b.n	8005ebc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0201 	orr.w	r2, r2, #1
 8005eba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	40010000 	.word	0x40010000
 8005ed0:	40000400 	.word	0x40000400
 8005ed4:	40000800 	.word	0x40000800
 8005ed8:	40000c00 	.word	0x40000c00
 8005edc:	40010400 	.word	0x40010400
 8005ee0:	40014000 	.word	0x40014000
 8005ee4:	40001800 	.word	0x40001800

08005ee8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e041      	b.n	8005f7e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f839 	bl	8005f86 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3304      	adds	r3, #4
 8005f24:	4619      	mov	r1, r3
 8005f26:	4610      	mov	r0, r2
 8005f28:	f000 fba2 	bl	8006670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b083      	sub	sp, #12
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f8e:	bf00      	nop
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
	...

08005f9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d109      	bne.n	8005fc0 <HAL_TIM_PWM_Start+0x24>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	bf14      	ite	ne
 8005fb8:	2301      	movne	r3, #1
 8005fba:	2300      	moveq	r3, #0
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	e022      	b.n	8006006 <HAL_TIM_PWM_Start+0x6a>
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	2b04      	cmp	r3, #4
 8005fc4:	d109      	bne.n	8005fda <HAL_TIM_PWM_Start+0x3e>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	bf14      	ite	ne
 8005fd2:	2301      	movne	r3, #1
 8005fd4:	2300      	moveq	r3, #0
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	e015      	b.n	8006006 <HAL_TIM_PWM_Start+0x6a>
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	2b08      	cmp	r3, #8
 8005fde:	d109      	bne.n	8005ff4 <HAL_TIM_PWM_Start+0x58>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	bf14      	ite	ne
 8005fec:	2301      	movne	r3, #1
 8005fee:	2300      	moveq	r3, #0
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	e008      	b.n	8006006 <HAL_TIM_PWM_Start+0x6a>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	bf14      	ite	ne
 8006000:	2301      	movne	r3, #1
 8006002:	2300      	moveq	r3, #0
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e07c      	b.n	8006108 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <HAL_TIM_PWM_Start+0x82>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800601c:	e013      	b.n	8006046 <HAL_TIM_PWM_Start+0xaa>
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	2b04      	cmp	r3, #4
 8006022:	d104      	bne.n	800602e <HAL_TIM_PWM_Start+0x92>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800602c:	e00b      	b.n	8006046 <HAL_TIM_PWM_Start+0xaa>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b08      	cmp	r3, #8
 8006032:	d104      	bne.n	800603e <HAL_TIM_PWM_Start+0xa2>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800603c:	e003      	b.n	8006046 <HAL_TIM_PWM_Start+0xaa>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2202      	movs	r2, #2
 8006042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2201      	movs	r2, #1
 800604c:	6839      	ldr	r1, [r7, #0]
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fdfe 	bl	8006c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a2d      	ldr	r2, [pc, #180]	@ (8006110 <HAL_TIM_PWM_Start+0x174>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d004      	beq.n	8006068 <HAL_TIM_PWM_Start+0xcc>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a2c      	ldr	r2, [pc, #176]	@ (8006114 <HAL_TIM_PWM_Start+0x178>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d101      	bne.n	800606c <HAL_TIM_PWM_Start+0xd0>
 8006068:	2301      	movs	r3, #1
 800606a:	e000      	b.n	800606e <HAL_TIM_PWM_Start+0xd2>
 800606c:	2300      	movs	r3, #0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006080:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a22      	ldr	r2, [pc, #136]	@ (8006110 <HAL_TIM_PWM_Start+0x174>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d022      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006094:	d01d      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a1f      	ldr	r2, [pc, #124]	@ (8006118 <HAL_TIM_PWM_Start+0x17c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d018      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a1d      	ldr	r2, [pc, #116]	@ (800611c <HAL_TIM_PWM_Start+0x180>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d013      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006120 <HAL_TIM_PWM_Start+0x184>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00e      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a16      	ldr	r2, [pc, #88]	@ (8006114 <HAL_TIM_PWM_Start+0x178>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d009      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a18      	ldr	r2, [pc, #96]	@ (8006124 <HAL_TIM_PWM_Start+0x188>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d004      	beq.n	80060d2 <HAL_TIM_PWM_Start+0x136>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a16      	ldr	r2, [pc, #88]	@ (8006128 <HAL_TIM_PWM_Start+0x18c>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d111      	bne.n	80060f6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b06      	cmp	r3, #6
 80060e2:	d010      	beq.n	8006106 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f042 0201 	orr.w	r2, r2, #1
 80060f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f4:	e007      	b.n	8006106 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f042 0201 	orr.w	r2, r2, #1
 8006104:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	40010000 	.word	0x40010000
 8006114:	40010400 	.word	0x40010400
 8006118:	40000400 	.word	0x40000400
 800611c:	40000800 	.word	0x40000800
 8006120:	40000c00 	.word	0x40000c00
 8006124:	40014000 	.word	0x40014000
 8006128:	40001800 	.word	0x40001800

0800612c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	2b00      	cmp	r3, #0
 800614c:	d020      	beq.n	8006190 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f003 0302 	and.w	r3, r3, #2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d01b      	beq.n	8006190 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f06f 0202 	mvn.w	r2, #2
 8006160:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2201      	movs	r2, #1
 8006166:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fa5b 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 800617c:	e005      	b.n	800618a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 fa4d 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 fa5e 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f003 0304 	and.w	r3, r3, #4
 8006196:	2b00      	cmp	r3, #0
 8006198:	d020      	beq.n	80061dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d01b      	beq.n	80061dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f06f 0204 	mvn.w	r2, #4
 80061ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fa35 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 80061c8:	e005      	b.n	80061d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 fa27 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 fa38 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f003 0308 	and.w	r3, r3, #8
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d020      	beq.n	8006228 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f003 0308 	and.w	r3, r3, #8
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d01b      	beq.n	8006228 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0208 	mvn.w	r2, #8
 80061f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2204      	movs	r2, #4
 80061fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	f003 0303 	and.w	r3, r3, #3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 fa0f 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 8006214:	e005      	b.n	8006222 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fa01 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fa12 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	f003 0310 	and.w	r3, r3, #16
 800622e:	2b00      	cmp	r3, #0
 8006230:	d020      	beq.n	8006274 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	2b00      	cmp	r3, #0
 800623a:	d01b      	beq.n	8006274 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f06f 0210 	mvn.w	r2, #16
 8006244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2208      	movs	r2, #8
 800624a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f9e9 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 8006260:	e005      	b.n	800626e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f9db 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f000 f9ec 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f003 0301 	and.w	r3, r3, #1
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00c      	beq.n	8006298 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b00      	cmp	r3, #0
 8006286:	d007      	beq.n	8006298 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f06f 0201 	mvn.w	r2, #1
 8006290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7fb fb10 	bl	80018b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00c      	beq.n	80062bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d007      	beq.n	80062bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fd76 	bl	8006da8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00c      	beq.n	80062e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d007      	beq.n	80062e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80062d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f9bd 	bl	800665a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	f003 0320 	and.w	r3, r3, #32
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00c      	beq.n	8006304 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f003 0320 	and.w	r3, r3, #32
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d007      	beq.n	8006304 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f06f 0220 	mvn.w	r2, #32
 80062fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 fd48 	bl	8006d94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006304:	bf00      	nop
 8006306:	3710      	adds	r7, #16
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006318:	2300      	movs	r3, #0
 800631a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006326:	2302      	movs	r3, #2
 8006328:	e0ae      	b.n	8006488 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b0c      	cmp	r3, #12
 8006336:	f200 809f 	bhi.w	8006478 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800633a:	a201      	add	r2, pc, #4	@ (adr r2, 8006340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800633c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006340:	08006375 	.word	0x08006375
 8006344:	08006479 	.word	0x08006479
 8006348:	08006479 	.word	0x08006479
 800634c:	08006479 	.word	0x08006479
 8006350:	080063b5 	.word	0x080063b5
 8006354:	08006479 	.word	0x08006479
 8006358:	08006479 	.word	0x08006479
 800635c:	08006479 	.word	0x08006479
 8006360:	080063f7 	.word	0x080063f7
 8006364:	08006479 	.word	0x08006479
 8006368:	08006479 	.word	0x08006479
 800636c:	08006479 	.word	0x08006479
 8006370:	08006437 	.word	0x08006437
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68b9      	ldr	r1, [r7, #8]
 800637a:	4618      	mov	r0, r3
 800637c:	f000 fa1e 	bl	80067bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699a      	ldr	r2, [r3, #24]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f042 0208 	orr.w	r2, r2, #8
 800638e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	699a      	ldr	r2, [r3, #24]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0204 	bic.w	r2, r2, #4
 800639e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	6999      	ldr	r1, [r3, #24]
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	691a      	ldr	r2, [r3, #16]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	619a      	str	r2, [r3, #24]
      break;
 80063b2:	e064      	b.n	800647e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68b9      	ldr	r1, [r7, #8]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 fa6e 	bl	800689c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	699a      	ldr	r2, [r3, #24]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699a      	ldr	r2, [r3, #24]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6999      	ldr	r1, [r3, #24]
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	021a      	lsls	r2, r3, #8
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	619a      	str	r2, [r3, #24]
      break;
 80063f4:	e043      	b.n	800647e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68b9      	ldr	r1, [r7, #8]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f000 fac3 	bl	8006988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69da      	ldr	r2, [r3, #28]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f042 0208 	orr.w	r2, r2, #8
 8006410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69da      	ldr	r2, [r3, #28]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f022 0204 	bic.w	r2, r2, #4
 8006420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69d9      	ldr	r1, [r3, #28]
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	691a      	ldr	r2, [r3, #16]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	61da      	str	r2, [r3, #28]
      break;
 8006434:	e023      	b.n	800647e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68b9      	ldr	r1, [r7, #8]
 800643c:	4618      	mov	r0, r3
 800643e:	f000 fb17 	bl	8006a70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	69da      	ldr	r2, [r3, #28]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	69da      	ldr	r2, [r3, #28]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69d9      	ldr	r1, [r3, #28]
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	021a      	lsls	r2, r3, #8
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	430a      	orrs	r2, r1
 8006474:	61da      	str	r2, [r3, #28]
      break;
 8006476:	e002      	b.n	800647e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	75fb      	strb	r3, [r7, #23]
      break;
 800647c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006486:	7dfb      	ldrb	r3, [r7, #23]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3718      	adds	r7, #24
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800649a:	2300      	movs	r3, #0
 800649c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d101      	bne.n	80064ac <HAL_TIM_ConfigClockSource+0x1c>
 80064a8:	2302      	movs	r3, #2
 80064aa:	e0b4      	b.n	8006616 <HAL_TIM_ConfigClockSource+0x186>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80064ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064e4:	d03e      	beq.n	8006564 <HAL_TIM_ConfigClockSource+0xd4>
 80064e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ea:	f200 8087 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 80064ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064f2:	f000 8086 	beq.w	8006602 <HAL_TIM_ConfigClockSource+0x172>
 80064f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064fa:	d87f      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 80064fc:	2b70      	cmp	r3, #112	@ 0x70
 80064fe:	d01a      	beq.n	8006536 <HAL_TIM_ConfigClockSource+0xa6>
 8006500:	2b70      	cmp	r3, #112	@ 0x70
 8006502:	d87b      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 8006504:	2b60      	cmp	r3, #96	@ 0x60
 8006506:	d050      	beq.n	80065aa <HAL_TIM_ConfigClockSource+0x11a>
 8006508:	2b60      	cmp	r3, #96	@ 0x60
 800650a:	d877      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 800650c:	2b50      	cmp	r3, #80	@ 0x50
 800650e:	d03c      	beq.n	800658a <HAL_TIM_ConfigClockSource+0xfa>
 8006510:	2b50      	cmp	r3, #80	@ 0x50
 8006512:	d873      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 8006514:	2b40      	cmp	r3, #64	@ 0x40
 8006516:	d058      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x13a>
 8006518:	2b40      	cmp	r3, #64	@ 0x40
 800651a:	d86f      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 800651c:	2b30      	cmp	r3, #48	@ 0x30
 800651e:	d064      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x15a>
 8006520:	2b30      	cmp	r3, #48	@ 0x30
 8006522:	d86b      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 8006524:	2b20      	cmp	r3, #32
 8006526:	d060      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x15a>
 8006528:	2b20      	cmp	r3, #32
 800652a:	d867      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
 800652c:	2b00      	cmp	r3, #0
 800652e:	d05c      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x15a>
 8006530:	2b10      	cmp	r3, #16
 8006532:	d05a      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x15a>
 8006534:	e062      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006546:	f000 fb63 	bl	8006c10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	609a      	str	r2, [r3, #8]
      break;
 8006562:	e04f      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006574:	f000 fb4c 	bl	8006c10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689a      	ldr	r2, [r3, #8]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006586:	609a      	str	r2, [r3, #8]
      break;
 8006588:	e03c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006596:	461a      	mov	r2, r3
 8006598:	f000 fac0 	bl	8006b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2150      	movs	r1, #80	@ 0x50
 80065a2:	4618      	mov	r0, r3
 80065a4:	f000 fb19 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80065a8:	e02c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065b6:	461a      	mov	r2, r3
 80065b8:	f000 fadf 	bl	8006b7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2160      	movs	r1, #96	@ 0x60
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 fb09 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80065c8:	e01c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065d6:	461a      	mov	r2, r3
 80065d8:	f000 faa0 	bl	8006b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2140      	movs	r1, #64	@ 0x40
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 faf9 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80065e8:	e00c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4619      	mov	r1, r3
 80065f4:	4610      	mov	r0, r2
 80065f6:	f000 faf0 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80065fa:	e003      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006600:	e000      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006614:	7bfb      	ldrb	r3, [r7, #15]
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800661e:	b480      	push	{r7}
 8006620:	b083      	sub	sp, #12
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006632:	b480      	push	{r7}
 8006634:	b083      	sub	sp, #12
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800663a:	bf00      	nop
 800663c:	370c      	adds	r7, #12
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006646:	b480      	push	{r7}
 8006648:	b083      	sub	sp, #12
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800665a:	b480      	push	{r7}
 800665c:	b083      	sub	sp, #12
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
	...

08006670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a43      	ldr	r2, [pc, #268]	@ (8006790 <TIM_Base_SetConfig+0x120>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d013      	beq.n	80066b0 <TIM_Base_SetConfig+0x40>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800668e:	d00f      	beq.n	80066b0 <TIM_Base_SetConfig+0x40>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a40      	ldr	r2, [pc, #256]	@ (8006794 <TIM_Base_SetConfig+0x124>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d00b      	beq.n	80066b0 <TIM_Base_SetConfig+0x40>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a3f      	ldr	r2, [pc, #252]	@ (8006798 <TIM_Base_SetConfig+0x128>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d007      	beq.n	80066b0 <TIM_Base_SetConfig+0x40>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a3e      	ldr	r2, [pc, #248]	@ (800679c <TIM_Base_SetConfig+0x12c>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d003      	beq.n	80066b0 <TIM_Base_SetConfig+0x40>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a3d      	ldr	r2, [pc, #244]	@ (80067a0 <TIM_Base_SetConfig+0x130>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d108      	bne.n	80066c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	4313      	orrs	r3, r2
 80066c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a32      	ldr	r2, [pc, #200]	@ (8006790 <TIM_Base_SetConfig+0x120>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d02b      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d0:	d027      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a2f      	ldr	r2, [pc, #188]	@ (8006794 <TIM_Base_SetConfig+0x124>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d023      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a2e      	ldr	r2, [pc, #184]	@ (8006798 <TIM_Base_SetConfig+0x128>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d01f      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a2d      	ldr	r2, [pc, #180]	@ (800679c <TIM_Base_SetConfig+0x12c>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d01b      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a2c      	ldr	r2, [pc, #176]	@ (80067a0 <TIM_Base_SetConfig+0x130>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d017      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a2b      	ldr	r2, [pc, #172]	@ (80067a4 <TIM_Base_SetConfig+0x134>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d013      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a2a      	ldr	r2, [pc, #168]	@ (80067a8 <TIM_Base_SetConfig+0x138>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00f      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a29      	ldr	r2, [pc, #164]	@ (80067ac <TIM_Base_SetConfig+0x13c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d00b      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a28      	ldr	r2, [pc, #160]	@ (80067b0 <TIM_Base_SetConfig+0x140>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d007      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a27      	ldr	r2, [pc, #156]	@ (80067b4 <TIM_Base_SetConfig+0x144>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d003      	beq.n	8006722 <TIM_Base_SetConfig+0xb2>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a26      	ldr	r2, [pc, #152]	@ (80067b8 <TIM_Base_SetConfig+0x148>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d108      	bne.n	8006734 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	4313      	orrs	r3, r2
 8006732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	4313      	orrs	r3, r2
 8006740:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	689a      	ldr	r2, [r3, #8]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a0e      	ldr	r2, [pc, #56]	@ (8006790 <TIM_Base_SetConfig+0x120>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d003      	beq.n	8006762 <TIM_Base_SetConfig+0xf2>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a10      	ldr	r2, [pc, #64]	@ (80067a0 <TIM_Base_SetConfig+0x130>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d103      	bne.n	800676a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	691a      	ldr	r2, [r3, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f043 0204 	orr.w	r2, r3, #4
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	601a      	str	r2, [r3, #0]
}
 8006782:	bf00      	nop
 8006784:	3714      	adds	r7, #20
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop
 8006790:	40010000 	.word	0x40010000
 8006794:	40000400 	.word	0x40000400
 8006798:	40000800 	.word	0x40000800
 800679c:	40000c00 	.word	0x40000c00
 80067a0:	40010400 	.word	0x40010400
 80067a4:	40014000 	.word	0x40014000
 80067a8:	40014400 	.word	0x40014400
 80067ac:	40014800 	.word	0x40014800
 80067b0:	40001800 	.word	0x40001800
 80067b4:	40001c00 	.word	0x40001c00
 80067b8:	40002000 	.word	0x40002000

080067bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067bc:	b480      	push	{r7}
 80067be:	b087      	sub	sp, #28
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	f023 0201 	bic.w	r2, r3, #1
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f023 0303 	bic.w	r3, r3, #3
 80067f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f023 0302 	bic.w	r3, r3, #2
 8006804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	4313      	orrs	r3, r2
 800680e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a20      	ldr	r2, [pc, #128]	@ (8006894 <TIM_OC1_SetConfig+0xd8>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d003      	beq.n	8006820 <TIM_OC1_SetConfig+0x64>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a1f      	ldr	r2, [pc, #124]	@ (8006898 <TIM_OC1_SetConfig+0xdc>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d10c      	bne.n	800683a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	f023 0308 	bic.w	r3, r3, #8
 8006826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	697a      	ldr	r2, [r7, #20]
 800682e:	4313      	orrs	r3, r2
 8006830:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f023 0304 	bic.w	r3, r3, #4
 8006838:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a15      	ldr	r2, [pc, #84]	@ (8006894 <TIM_OC1_SetConfig+0xd8>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d003      	beq.n	800684a <TIM_OC1_SetConfig+0x8e>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a14      	ldr	r2, [pc, #80]	@ (8006898 <TIM_OC1_SetConfig+0xdc>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d111      	bne.n	800686e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4313      	orrs	r3, r2
 8006862:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	4313      	orrs	r3, r2
 800686c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	621a      	str	r2, [r3, #32]
}
 8006888:	bf00      	nop
 800688a:	371c      	adds	r7, #28
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	40010000 	.word	0x40010000
 8006898:	40010400 	.word	0x40010400

0800689c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	f023 0210 	bic.w	r2, r3, #16
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	021b      	lsls	r3, r3, #8
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	4313      	orrs	r3, r2
 80068de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f023 0320 	bic.w	r3, r3, #32
 80068e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	011b      	lsls	r3, r3, #4
 80068ee:	697a      	ldr	r2, [r7, #20]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a22      	ldr	r2, [pc, #136]	@ (8006980 <TIM_OC2_SetConfig+0xe4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d003      	beq.n	8006904 <TIM_OC2_SetConfig+0x68>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a21      	ldr	r2, [pc, #132]	@ (8006984 <TIM_OC2_SetConfig+0xe8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d10d      	bne.n	8006920 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800690a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	011b      	lsls	r3, r3, #4
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	4313      	orrs	r3, r2
 8006916:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800691e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a17      	ldr	r2, [pc, #92]	@ (8006980 <TIM_OC2_SetConfig+0xe4>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d003      	beq.n	8006930 <TIM_OC2_SetConfig+0x94>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a16      	ldr	r2, [pc, #88]	@ (8006984 <TIM_OC2_SetConfig+0xe8>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d113      	bne.n	8006958 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006936:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800693e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4313      	orrs	r3, r2
 800694a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	685a      	ldr	r2, [r3, #4]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	621a      	str	r2, [r3, #32]
}
 8006972:	bf00      	nop
 8006974:	371c      	adds	r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	40010000 	.word	0x40010000
 8006984:	40010400 	.word	0x40010400

08006988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006988:	b480      	push	{r7}
 800698a:	b087      	sub	sp, #28
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a1b      	ldr	r3, [r3, #32]
 8006996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a1b      	ldr	r3, [r3, #32]
 800699c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 0303 	bic.w	r3, r3, #3
 80069be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a21      	ldr	r2, [pc, #132]	@ (8006a68 <TIM_OC3_SetConfig+0xe0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d003      	beq.n	80069ee <TIM_OC3_SetConfig+0x66>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a20      	ldr	r2, [pc, #128]	@ (8006a6c <TIM_OC3_SetConfig+0xe4>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d10d      	bne.n	8006a0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80069f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	021b      	lsls	r3, r3, #8
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a16      	ldr	r2, [pc, #88]	@ (8006a68 <TIM_OC3_SetConfig+0xe0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d003      	beq.n	8006a1a <TIM_OC3_SetConfig+0x92>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a15      	ldr	r2, [pc, #84]	@ (8006a6c <TIM_OC3_SetConfig+0xe4>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d113      	bne.n	8006a42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	695b      	ldr	r3, [r3, #20]
 8006a2e:	011b      	lsls	r3, r3, #4
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	011b      	lsls	r3, r3, #4
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	697a      	ldr	r2, [r7, #20]
 8006a5a:	621a      	str	r2, [r3, #32]
}
 8006a5c:	bf00      	nop
 8006a5e:	371c      	adds	r7, #28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	40010000 	.word	0x40010000
 8006a6c:	40010400 	.word	0x40010400

08006a70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b087      	sub	sp, #28
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a1b      	ldr	r3, [r3, #32]
 8006a84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	021b      	lsls	r3, r3, #8
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006aba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	031b      	lsls	r3, r3, #12
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a12      	ldr	r2, [pc, #72]	@ (8006b14 <TIM_OC4_SetConfig+0xa4>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d003      	beq.n	8006ad8 <TIM_OC4_SetConfig+0x68>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a11      	ldr	r2, [pc, #68]	@ (8006b18 <TIM_OC4_SetConfig+0xa8>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d109      	bne.n	8006aec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	019b      	lsls	r3, r3, #6
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685a      	ldr	r2, [r3, #4]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	693a      	ldr	r2, [r7, #16]
 8006b04:	621a      	str	r2, [r3, #32]
}
 8006b06:	bf00      	nop
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	40010000 	.word	0x40010000
 8006b18:	40010400 	.word	0x40010400

08006b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	f023 0201 	bic.w	r2, r3, #1
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f023 030a 	bic.w	r3, r3, #10
 8006b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	621a      	str	r2, [r3, #32]
}
 8006b6e:	bf00      	nop
 8006b70:	371c      	adds	r7, #28
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b087      	sub	sp, #28
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	60f8      	str	r0, [r7, #12]
 8006b82:	60b9      	str	r1, [r7, #8]
 8006b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	f023 0210 	bic.w	r2, r3, #16
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ba4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	031b      	lsls	r3, r3, #12
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006bb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	621a      	str	r2, [r3, #32]
}
 8006bce:	bf00      	nop
 8006bd0:	371c      	adds	r7, #28
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr

08006bda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b085      	sub	sp, #20
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bf2:	683a      	ldr	r2, [r7, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	f043 0307 	orr.w	r3, r3, #7
 8006bfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	609a      	str	r2, [r3, #8]
}
 8006c04:	bf00      	nop
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	021a      	lsls	r2, r3, #8
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	431a      	orrs	r2, r3
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	609a      	str	r2, [r3, #8]
}
 8006c44:	bf00      	nop
 8006c46:	371c      	adds	r7, #28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f003 031f 	and.w	r3, r3, #31
 8006c62:	2201      	movs	r2, #1
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	43db      	mvns	r3, r3
 8006c72:	401a      	ands	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a1a      	ldr	r2, [r3, #32]
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f003 031f 	and.w	r3, r3, #31
 8006c82:	6879      	ldr	r1, [r7, #4]
 8006c84:	fa01 f303 	lsl.w	r3, r1, r3
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	621a      	str	r2, [r3, #32]
}
 8006c8e:	bf00      	nop
 8006c90:	371c      	adds	r7, #28
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
	...

08006c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d101      	bne.n	8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	e05a      	b.n	8006d6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a21      	ldr	r2, [pc, #132]	@ (8006d78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d022      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d00:	d01d      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a1d      	ldr	r2, [pc, #116]	@ (8006d7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d018      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a1b      	ldr	r2, [pc, #108]	@ (8006d80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d013      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a1a      	ldr	r2, [pc, #104]	@ (8006d84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d00e      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a18      	ldr	r2, [pc, #96]	@ (8006d88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d009      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a17      	ldr	r2, [pc, #92]	@ (8006d8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d004      	beq.n	8006d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a15      	ldr	r2, [pc, #84]	@ (8006d90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d10c      	bne.n	8006d58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	68ba      	ldr	r2, [r7, #8]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68ba      	ldr	r2, [r7, #8]
 8006d56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3714      	adds	r7, #20
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	40010000 	.word	0x40010000
 8006d7c:	40000400 	.word	0x40000400
 8006d80:	40000800 	.word	0x40000800
 8006d84:	40000c00 	.word	0x40000c00
 8006d88:	40010400 	.word	0x40010400
 8006d8c:	40014000 	.word	0x40014000
 8006d90:	40001800 	.word	0x40001800

08006d94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d9c:	bf00      	nop
 8006d9e:	370c      	adds	r7, #12
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006dbc:	b084      	sub	sp, #16
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
 8006dc6:	f107 001c 	add.w	r0, r7, #28
 8006dca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006dce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d123      	bne.n	8006e1e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dda:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006dea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006dfe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d105      	bne.n	8006e12 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f001 fae8 	bl	80083e8 <USB_CoreReset>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	73fb      	strb	r3, [r7, #15]
 8006e1c:	e01b      	b.n	8006e56 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f001 fadc 	bl	80083e8 <USB_CoreReset>
 8006e30:	4603      	mov	r3, r0
 8006e32:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006e34:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d106      	bne.n	8006e4a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e40:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e48:	e005      	b.n	8006e56 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006e56:	7fbb      	ldrb	r3, [r7, #30]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d10b      	bne.n	8006e74 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f043 0206 	orr.w	r2, r3, #6
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f043 0220 	orr.w	r2, r3, #32
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3710      	adds	r7, #16
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e80:	b004      	add	sp, #16
 8006e82:	4770      	bx	lr

08006e84 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b087      	sub	sp, #28
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006e92:	79fb      	ldrb	r3, [r7, #7]
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d165      	bne.n	8006f64 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	4a41      	ldr	r2, [pc, #260]	@ (8006fa0 <USB_SetTurnaroundTime+0x11c>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d906      	bls.n	8006eae <USB_SetTurnaroundTime+0x2a>
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	4a40      	ldr	r2, [pc, #256]	@ (8006fa4 <USB_SetTurnaroundTime+0x120>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d202      	bcs.n	8006eae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006ea8:	230f      	movs	r3, #15
 8006eaa:	617b      	str	r3, [r7, #20]
 8006eac:	e062      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8006fa4 <USB_SetTurnaroundTime+0x120>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d306      	bcc.n	8006ec4 <USB_SetTurnaroundTime+0x40>
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8006fa8 <USB_SetTurnaroundTime+0x124>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d202      	bcs.n	8006ec4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006ebe:	230e      	movs	r3, #14
 8006ec0:	617b      	str	r3, [r7, #20]
 8006ec2:	e057      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	4a38      	ldr	r2, [pc, #224]	@ (8006fa8 <USB_SetTurnaroundTime+0x124>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d306      	bcc.n	8006eda <USB_SetTurnaroundTime+0x56>
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4a37      	ldr	r2, [pc, #220]	@ (8006fac <USB_SetTurnaroundTime+0x128>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d202      	bcs.n	8006eda <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006ed4:	230d      	movs	r3, #13
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	e04c      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	4a33      	ldr	r2, [pc, #204]	@ (8006fac <USB_SetTurnaroundTime+0x128>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d306      	bcc.n	8006ef0 <USB_SetTurnaroundTime+0x6c>
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	4a32      	ldr	r2, [pc, #200]	@ (8006fb0 <USB_SetTurnaroundTime+0x12c>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d802      	bhi.n	8006ef0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006eea:	230c      	movs	r3, #12
 8006eec:	617b      	str	r3, [r7, #20]
 8006eee:	e041      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	4a2f      	ldr	r2, [pc, #188]	@ (8006fb0 <USB_SetTurnaroundTime+0x12c>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d906      	bls.n	8006f06 <USB_SetTurnaroundTime+0x82>
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4a2e      	ldr	r2, [pc, #184]	@ (8006fb4 <USB_SetTurnaroundTime+0x130>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d802      	bhi.n	8006f06 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f00:	230b      	movs	r3, #11
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	e036      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb4 <USB_SetTurnaroundTime+0x130>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d906      	bls.n	8006f1c <USB_SetTurnaroundTime+0x98>
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	4a29      	ldr	r2, [pc, #164]	@ (8006fb8 <USB_SetTurnaroundTime+0x134>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d802      	bhi.n	8006f1c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006f16:	230a      	movs	r3, #10
 8006f18:	617b      	str	r3, [r7, #20]
 8006f1a:	e02b      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	4a26      	ldr	r2, [pc, #152]	@ (8006fb8 <USB_SetTurnaroundTime+0x134>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d906      	bls.n	8006f32 <USB_SetTurnaroundTime+0xae>
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4a25      	ldr	r2, [pc, #148]	@ (8006fbc <USB_SetTurnaroundTime+0x138>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d202      	bcs.n	8006f32 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006f2c:	2309      	movs	r3, #9
 8006f2e:	617b      	str	r3, [r7, #20]
 8006f30:	e020      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	4a21      	ldr	r2, [pc, #132]	@ (8006fbc <USB_SetTurnaroundTime+0x138>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d306      	bcc.n	8006f48 <USB_SetTurnaroundTime+0xc4>
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	4a20      	ldr	r2, [pc, #128]	@ (8006fc0 <USB_SetTurnaroundTime+0x13c>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d802      	bhi.n	8006f48 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006f42:	2308      	movs	r3, #8
 8006f44:	617b      	str	r3, [r7, #20]
 8006f46:	e015      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4a1d      	ldr	r2, [pc, #116]	@ (8006fc0 <USB_SetTurnaroundTime+0x13c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d906      	bls.n	8006f5e <USB_SetTurnaroundTime+0xda>
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	4a1c      	ldr	r2, [pc, #112]	@ (8006fc4 <USB_SetTurnaroundTime+0x140>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d202      	bcs.n	8006f5e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006f58:	2307      	movs	r3, #7
 8006f5a:	617b      	str	r3, [r7, #20]
 8006f5c:	e00a      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006f5e:	2306      	movs	r3, #6
 8006f60:	617b      	str	r3, [r7, #20]
 8006f62:	e007      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006f64:	79fb      	ldrb	r3, [r7, #7]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006f6a:	2309      	movs	r3, #9
 8006f6c:	617b      	str	r3, [r7, #20]
 8006f6e:	e001      	b.n	8006f74 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006f70:	2309      	movs	r3, #9
 8006f72:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	68da      	ldr	r2, [r3, #12]
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	029b      	lsls	r3, r3, #10
 8006f88:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	371c      	adds	r7, #28
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr
 8006fa0:	00d8acbf 	.word	0x00d8acbf
 8006fa4:	00e4e1c0 	.word	0x00e4e1c0
 8006fa8:	00f42400 	.word	0x00f42400
 8006fac:	01067380 	.word	0x01067380
 8006fb0:	011a499f 	.word	0x011a499f
 8006fb4:	01312cff 	.word	0x01312cff
 8006fb8:	014ca43f 	.word	0x014ca43f
 8006fbc:	016e3600 	.word	0x016e3600
 8006fc0:	01a6ab1f 	.word	0x01a6ab1f
 8006fc4:	01e84800 	.word	0x01e84800

08006fc8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f043 0201 	orr.w	r2, r3, #1
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f023 0201 	bic.w	r2, r3, #1
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007018:	2300      	movs	r3, #0
 800701a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007028:	78fb      	ldrb	r3, [r7, #3]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d115      	bne.n	800705a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800703a:	200a      	movs	r0, #10
 800703c:	f7fb f94c 	bl	80022d8 <HAL_Delay>
      ms += 10U;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	330a      	adds	r3, #10
 8007044:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 f93f 	bl	80082ca <USB_GetMode>
 800704c:	4603      	mov	r3, r0
 800704e:	2b01      	cmp	r3, #1
 8007050:	d01e      	beq.n	8007090 <USB_SetCurrentMode+0x84>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2bc7      	cmp	r3, #199	@ 0xc7
 8007056:	d9f0      	bls.n	800703a <USB_SetCurrentMode+0x2e>
 8007058:	e01a      	b.n	8007090 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800705a:	78fb      	ldrb	r3, [r7, #3]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d115      	bne.n	800708c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800706c:	200a      	movs	r0, #10
 800706e:	f7fb f933 	bl	80022d8 <HAL_Delay>
      ms += 10U;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	330a      	adds	r3, #10
 8007076:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f001 f926 	bl	80082ca <USB_GetMode>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d005      	beq.n	8007090 <USB_SetCurrentMode+0x84>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2bc7      	cmp	r3, #199	@ 0xc7
 8007088:	d9f0      	bls.n	800706c <USB_SetCurrentMode+0x60>
 800708a:	e001      	b.n	8007090 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	e005      	b.n	800709c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2bc8      	cmp	r3, #200	@ 0xc8
 8007094:	d101      	bne.n	800709a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e000      	b.n	800709c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070a4:	b084      	sub	sp, #16
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b086      	sub	sp, #24
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
 80070ae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80070b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80070b6:	2300      	movs	r3, #0
 80070b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80070be:	2300      	movs	r3, #0
 80070c0:	613b      	str	r3, [r7, #16]
 80070c2:	e009      	b.n	80070d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	3340      	adds	r3, #64	@ 0x40
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	2200      	movs	r2, #0
 80070d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	3301      	adds	r3, #1
 80070d6:	613b      	str	r3, [r7, #16]
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	2b0e      	cmp	r3, #14
 80070dc:	d9f2      	bls.n	80070c4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80070de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d11c      	bne.n	8007120 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070f4:	f043 0302 	orr.w	r3, r3, #2
 80070f8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007116:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	639a      	str	r2, [r3, #56]	@ 0x38
 800711e:	e00b      	b.n	8007138 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007124:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007130:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800713e:	461a      	mov	r2, r3
 8007140:	2300      	movs	r3, #0
 8007142:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007144:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007148:	2b01      	cmp	r3, #1
 800714a:	d10d      	bne.n	8007168 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800714c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007150:	2b00      	cmp	r3, #0
 8007152:	d104      	bne.n	800715e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007154:	2100      	movs	r1, #0
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f968 	bl	800742c <USB_SetDevSpeed>
 800715c:	e008      	b.n	8007170 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800715e:	2101      	movs	r1, #1
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f963 	bl	800742c <USB_SetDevSpeed>
 8007166:	e003      	b.n	8007170 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007168:	2103      	movs	r1, #3
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f95e 	bl	800742c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007170:	2110      	movs	r1, #16
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f8fa 	bl	800736c <USB_FlushTxFifo>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d001      	beq.n	8007182 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f924 	bl	80073d0 <USB_FlushRxFifo>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007198:	461a      	mov	r2, r3
 800719a:	2300      	movs	r3, #0
 800719c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a4:	461a      	mov	r2, r3
 80071a6:	2300      	movs	r3, #0
 80071a8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071b0:	461a      	mov	r2, r3
 80071b2:	2300      	movs	r3, #0
 80071b4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071b6:	2300      	movs	r3, #0
 80071b8:	613b      	str	r3, [r7, #16]
 80071ba:	e043      	b.n	8007244 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	015a      	lsls	r2, r3, #5
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	4413      	add	r3, r2
 80071c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071d2:	d118      	bne.n	8007206 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10a      	bne.n	80071f0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	015a      	lsls	r2, r3, #5
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	4413      	add	r3, r2
 80071e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071e6:	461a      	mov	r2, r3
 80071e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80071ec:	6013      	str	r3, [r2, #0]
 80071ee:	e013      	b.n	8007218 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071fc:	461a      	mov	r2, r3
 80071fe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007202:	6013      	str	r3, [r2, #0]
 8007204:	e008      	b.n	8007218 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	015a      	lsls	r2, r3, #5
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	4413      	add	r3, r2
 800720e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007212:	461a      	mov	r2, r3
 8007214:	2300      	movs	r3, #0
 8007216:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	015a      	lsls	r2, r3, #5
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	4413      	add	r3, r2
 8007220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007224:	461a      	mov	r2, r3
 8007226:	2300      	movs	r3, #0
 8007228:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	015a      	lsls	r2, r3, #5
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	4413      	add	r3, r2
 8007232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007236:	461a      	mov	r2, r3
 8007238:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800723c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	3301      	adds	r3, #1
 8007242:	613b      	str	r3, [r7, #16]
 8007244:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007248:	461a      	mov	r2, r3
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	4293      	cmp	r3, r2
 800724e:	d3b5      	bcc.n	80071bc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007250:	2300      	movs	r3, #0
 8007252:	613b      	str	r3, [r7, #16]
 8007254:	e043      	b.n	80072de <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	015a      	lsls	r2, r3, #5
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	4413      	add	r3, r2
 800725e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007268:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800726c:	d118      	bne.n	80072a0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d10a      	bne.n	800728a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4413      	add	r3, r2
 800727c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007280:	461a      	mov	r2, r3
 8007282:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007286:	6013      	str	r3, [r2, #0]
 8007288:	e013      	b.n	80072b2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	015a      	lsls	r2, r3, #5
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	4413      	add	r3, r2
 8007292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007296:	461a      	mov	r2, r3
 8007298:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800729c:	6013      	str	r3, [r2, #0]
 800729e:	e008      	b.n	80072b2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	015a      	lsls	r2, r3, #5
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4413      	add	r3, r2
 80072a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ac:	461a      	mov	r2, r3
 80072ae:	2300      	movs	r3, #0
 80072b0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	015a      	lsls	r2, r3, #5
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	4413      	add	r3, r2
 80072ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072be:	461a      	mov	r2, r3
 80072c0:	2300      	movs	r3, #0
 80072c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072d0:	461a      	mov	r2, r3
 80072d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80072d6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	3301      	adds	r3, #1
 80072dc:	613b      	str	r3, [r7, #16]
 80072de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80072e2:	461a      	mov	r2, r3
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d3b5      	bcc.n	8007256 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072fc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800730a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800730c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007310:	2b00      	cmp	r3, #0
 8007312:	d105      	bne.n	8007320 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	699b      	ldr	r3, [r3, #24]
 8007318:	f043 0210 	orr.w	r2, r3, #16
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	699a      	ldr	r2, [r3, #24]
 8007324:	4b10      	ldr	r3, [pc, #64]	@ (8007368 <USB_DevInit+0x2c4>)
 8007326:	4313      	orrs	r3, r2
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800732c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007330:	2b00      	cmp	r3, #0
 8007332:	d005      	beq.n	8007340 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	699b      	ldr	r3, [r3, #24]
 8007338:	f043 0208 	orr.w	r2, r3, #8
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007340:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007344:	2b01      	cmp	r3, #1
 8007346:	d107      	bne.n	8007358 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007350:	f043 0304 	orr.w	r3, r3, #4
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007358:	7dfb      	ldrb	r3, [r7, #23]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3718      	adds	r7, #24
 800735e:	46bd      	mov	sp, r7
 8007360:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007364:	b004      	add	sp, #16
 8007366:	4770      	bx	lr
 8007368:	803c3800 	.word	0x803c3800

0800736c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007376:	2300      	movs	r3, #0
 8007378:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	3301      	adds	r3, #1
 800737e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007386:	d901      	bls.n	800738c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e01b      	b.n	80073c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	2b00      	cmp	r3, #0
 8007392:	daf2      	bge.n	800737a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007394:	2300      	movs	r3, #0
 8007396:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	019b      	lsls	r3, r3, #6
 800739c:	f043 0220 	orr.w	r2, r3, #32
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	3301      	adds	r3, #1
 80073a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073b0:	d901      	bls.n	80073b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e006      	b.n	80073c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	f003 0320 	and.w	r3, r3, #32
 80073be:	2b20      	cmp	r3, #32
 80073c0:	d0f0      	beq.n	80073a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3714      	adds	r7, #20
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073d8:	2300      	movs	r3, #0
 80073da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	3301      	adds	r3, #1
 80073e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073e8:	d901      	bls.n	80073ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e018      	b.n	8007420 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	691b      	ldr	r3, [r3, #16]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	daf2      	bge.n	80073dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2210      	movs	r2, #16
 80073fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	3301      	adds	r3, #1
 8007404:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800740c:	d901      	bls.n	8007412 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	e006      	b.n	8007420 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	2b10      	cmp	r3, #16
 800741c:	d0f0      	beq.n	8007400 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	460b      	mov	r3, r1
 8007436:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	78fb      	ldrb	r3, [r7, #3]
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800744c:	4313      	orrs	r3, r2
 800744e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3714      	adds	r7, #20
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800745e:	b480      	push	{r7}
 8007460:	b087      	sub	sp, #28
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	f003 0306 	and.w	r3, r3, #6
 8007476:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d102      	bne.n	8007484 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800747e:	2300      	movs	r3, #0
 8007480:	75fb      	strb	r3, [r7, #23]
 8007482:	e00a      	b.n	800749a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2b02      	cmp	r3, #2
 8007488:	d002      	beq.n	8007490 <USB_GetDevSpeed+0x32>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2b06      	cmp	r3, #6
 800748e:	d102      	bne.n	8007496 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007490:	2302      	movs	r3, #2
 8007492:	75fb      	strb	r3, [r7, #23]
 8007494:	e001      	b.n	800749a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007496:	230f      	movs	r3, #15
 8007498:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800749a:	7dfb      	ldrb	r3, [r7, #23]
}
 800749c:	4618      	mov	r0, r3
 800749e:	371c      	adds	r7, #28
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	785b      	ldrb	r3, [r3, #1]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d13a      	bne.n	800753a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074ca:	69da      	ldr	r2, [r3, #28]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	f003 030f 	and.w	r3, r3, #15
 80074d4:	2101      	movs	r1, #1
 80074d6:	fa01 f303 	lsl.w	r3, r1, r3
 80074da:	b29b      	uxth	r3, r3
 80074dc:	68f9      	ldr	r1, [r7, #12]
 80074de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074e2:	4313      	orrs	r3, r2
 80074e4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d155      	bne.n	80075a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	791b      	ldrb	r3, [r3, #4]
 8007516:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007518:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	059b      	lsls	r3, r3, #22
 800751e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007520:	4313      	orrs	r3, r2
 8007522:	68ba      	ldr	r2, [r7, #8]
 8007524:	0151      	lsls	r1, r2, #5
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	440a      	add	r2, r1
 800752a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800752e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007536:	6013      	str	r3, [r2, #0]
 8007538:	e036      	b.n	80075a8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007540:	69da      	ldr	r2, [r3, #28]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	f003 030f 	and.w	r3, r3, #15
 800754a:	2101      	movs	r1, #1
 800754c:	fa01 f303 	lsl.w	r3, r1, r3
 8007550:	041b      	lsls	r3, r3, #16
 8007552:	68f9      	ldr	r1, [r7, #12]
 8007554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007558:	4313      	orrs	r3, r2
 800755a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	015a      	lsls	r2, r3, #5
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	4413      	add	r3, r2
 8007564:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d11a      	bne.n	80075a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	015a      	lsls	r2, r3, #5
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	4413      	add	r3, r2
 800757a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	791b      	ldrb	r3, [r3, #4]
 800758c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800758e:	430b      	orrs	r3, r1
 8007590:	4313      	orrs	r3, r2
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	0151      	lsls	r1, r2, #5
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	440a      	add	r2, r1
 800759a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800759e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075a6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr
	...

080075b8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	785b      	ldrb	r3, [r3, #1]
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d161      	bne.n	8007698 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	015a      	lsls	r2, r3, #5
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075ea:	d11f      	bne.n	800762c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	015a      	lsls	r2, r3, #5
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4413      	add	r3, r2
 80075f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68ba      	ldr	r2, [r7, #8]
 80075fc:	0151      	lsls	r1, r2, #5
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	440a      	add	r2, r1
 8007602:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007606:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800760a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	015a      	lsls	r2, r3, #5
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4413      	add	r3, r2
 8007614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	68ba      	ldr	r2, [r7, #8]
 800761c:	0151      	lsls	r1, r2, #5
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	440a      	add	r2, r1
 8007622:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007626:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800762a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007632:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	f003 030f 	and.w	r3, r3, #15
 800763c:	2101      	movs	r1, #1
 800763e:	fa01 f303 	lsl.w	r3, r1, r3
 8007642:	b29b      	uxth	r3, r3
 8007644:	43db      	mvns	r3, r3
 8007646:	68f9      	ldr	r1, [r7, #12]
 8007648:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800764c:	4013      	ands	r3, r2
 800764e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007656:	69da      	ldr	r2, [r3, #28]
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	f003 030f 	and.w	r3, r3, #15
 8007660:	2101      	movs	r1, #1
 8007662:	fa01 f303 	lsl.w	r3, r1, r3
 8007666:	b29b      	uxth	r3, r3
 8007668:	43db      	mvns	r3, r3
 800766a:	68f9      	ldr	r1, [r7, #12]
 800766c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007670:	4013      	ands	r3, r2
 8007672:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	015a      	lsls	r2, r3, #5
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4413      	add	r3, r2
 800767c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	0159      	lsls	r1, r3, #5
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	440b      	add	r3, r1
 800768a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800768e:	4619      	mov	r1, r3
 8007690:	4b35      	ldr	r3, [pc, #212]	@ (8007768 <USB_DeactivateEndpoint+0x1b0>)
 8007692:	4013      	ands	r3, r2
 8007694:	600b      	str	r3, [r1, #0]
 8007696:	e060      	b.n	800775a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076ae:	d11f      	bne.n	80076f0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	015a      	lsls	r2, r3, #5
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	4413      	add	r3, r2
 80076b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68ba      	ldr	r2, [r7, #8]
 80076c0:	0151      	lsls	r1, r2, #5
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	440a      	add	r2, r1
 80076c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80076ce:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	015a      	lsls	r2, r3, #5
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	4413      	add	r3, r2
 80076d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	0151      	lsls	r1, r2, #5
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	440a      	add	r2, r1
 80076e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	f003 030f 	and.w	r3, r3, #15
 8007700:	2101      	movs	r1, #1
 8007702:	fa01 f303 	lsl.w	r3, r1, r3
 8007706:	041b      	lsls	r3, r3, #16
 8007708:	43db      	mvns	r3, r3
 800770a:	68f9      	ldr	r1, [r7, #12]
 800770c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007710:	4013      	ands	r3, r2
 8007712:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800771a:	69da      	ldr	r2, [r3, #28]
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	f003 030f 	and.w	r3, r3, #15
 8007724:	2101      	movs	r1, #1
 8007726:	fa01 f303 	lsl.w	r3, r1, r3
 800772a:	041b      	lsls	r3, r3, #16
 800772c:	43db      	mvns	r3, r3
 800772e:	68f9      	ldr	r1, [r7, #12]
 8007730:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007734:	4013      	ands	r3, r2
 8007736:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	0159      	lsls	r1, r3, #5
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	440b      	add	r3, r1
 800774e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007752:	4619      	mov	r1, r3
 8007754:	4b05      	ldr	r3, [pc, #20]	@ (800776c <USB_DeactivateEndpoint+0x1b4>)
 8007756:	4013      	ands	r3, r2
 8007758:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	ec337800 	.word	0xec337800
 800776c:	eff37800 	.word	0xeff37800

08007770 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b08a      	sub	sp, #40	@ 0x28
 8007774:	af02      	add	r7, sp, #8
 8007776:	60f8      	str	r0, [r7, #12]
 8007778:	60b9      	str	r1, [r7, #8]
 800777a:	4613      	mov	r3, r2
 800777c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	781b      	ldrb	r3, [r3, #0]
 8007786:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	785b      	ldrb	r3, [r3, #1]
 800778c:	2b01      	cmp	r3, #1
 800778e:	f040 817f 	bne.w	8007a90 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	691b      	ldr	r3, [r3, #16]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d132      	bne.n	8007800 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	015a      	lsls	r2, r3, #5
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	0151      	lsls	r1, r2, #5
 80077ac:	69fa      	ldr	r2, [r7, #28]
 80077ae:	440a      	add	r2, r1
 80077b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077b4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80077b8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80077bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	015a      	lsls	r2, r3, #5
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	4413      	add	r3, r2
 80077c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	69ba      	ldr	r2, [r7, #24]
 80077ce:	0151      	lsls	r1, r2, #5
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	440a      	add	r2, r1
 80077d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	015a      	lsls	r2, r3, #5
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	4413      	add	r3, r2
 80077e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	0151      	lsls	r1, r2, #5
 80077f0:	69fa      	ldr	r2, [r7, #28]
 80077f2:	440a      	add	r2, r1
 80077f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077f8:	0cdb      	lsrs	r3, r3, #19
 80077fa:	04db      	lsls	r3, r3, #19
 80077fc:	6113      	str	r3, [r2, #16]
 80077fe:	e097      	b.n	8007930 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	4413      	add	r3, r2
 8007808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	69ba      	ldr	r2, [r7, #24]
 8007810:	0151      	lsls	r1, r2, #5
 8007812:	69fa      	ldr	r2, [r7, #28]
 8007814:	440a      	add	r2, r1
 8007816:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800781a:	0cdb      	lsrs	r3, r3, #19
 800781c:	04db      	lsls	r3, r3, #19
 800781e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	015a      	lsls	r2, r3, #5
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	4413      	add	r3, r2
 8007828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	69ba      	ldr	r2, [r7, #24]
 8007830:	0151      	lsls	r1, r2, #5
 8007832:	69fa      	ldr	r2, [r7, #28]
 8007834:	440a      	add	r2, r1
 8007836:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800783a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800783e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007842:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d11a      	bne.n	8007880 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	691a      	ldr	r2, [r3, #16]
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	429a      	cmp	r2, r3
 8007854:	d903      	bls.n	800785e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	689a      	ldr	r2, [r3, #8]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	4413      	add	r3, r2
 8007866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	0151      	lsls	r1, r2, #5
 8007870:	69fa      	ldr	r2, [r7, #28]
 8007872:	440a      	add	r2, r1
 8007874:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007878:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800787c:	6113      	str	r3, [r2, #16]
 800787e:	e044      	b.n	800790a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	691a      	ldr	r2, [r3, #16]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	4413      	add	r3, r2
 800788a:	1e5a      	subs	r2, r3, #1
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	fbb2 f3f3 	udiv	r3, r2, r3
 8007894:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	015a      	lsls	r2, r3, #5
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	4413      	add	r3, r2
 800789e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a2:	691a      	ldr	r2, [r3, #16]
 80078a4:	8afb      	ldrh	r3, [r7, #22]
 80078a6:	04d9      	lsls	r1, r3, #19
 80078a8:	4ba4      	ldr	r3, [pc, #656]	@ (8007b3c <USB_EPStartXfer+0x3cc>)
 80078aa:	400b      	ands	r3, r1
 80078ac:	69b9      	ldr	r1, [r7, #24]
 80078ae:	0148      	lsls	r0, r1, #5
 80078b0:	69f9      	ldr	r1, [r7, #28]
 80078b2:	4401      	add	r1, r0
 80078b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80078b8:	4313      	orrs	r3, r2
 80078ba:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	791b      	ldrb	r3, [r3, #4]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d122      	bne.n	800790a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	015a      	lsls	r2, r3, #5
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	69ba      	ldr	r2, [r7, #24]
 80078d4:	0151      	lsls	r1, r2, #5
 80078d6:	69fa      	ldr	r2, [r7, #28]
 80078d8:	440a      	add	r2, r1
 80078da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078de:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80078e2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	015a      	lsls	r2, r3, #5
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	4413      	add	r3, r2
 80078ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078f0:	691a      	ldr	r2, [r3, #16]
 80078f2:	8afb      	ldrh	r3, [r7, #22]
 80078f4:	075b      	lsls	r3, r3, #29
 80078f6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80078fa:	69b9      	ldr	r1, [r7, #24]
 80078fc:	0148      	lsls	r0, r1, #5
 80078fe:	69f9      	ldr	r1, [r7, #28]
 8007900:	4401      	add	r1, r0
 8007902:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007906:	4313      	orrs	r3, r2
 8007908:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	015a      	lsls	r2, r3, #5
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	4413      	add	r3, r2
 8007912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007916:	691a      	ldr	r2, [r3, #16]
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	691b      	ldr	r3, [r3, #16]
 800791c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007920:	69b9      	ldr	r1, [r7, #24]
 8007922:	0148      	lsls	r0, r1, #5
 8007924:	69f9      	ldr	r1, [r7, #28]
 8007926:	4401      	add	r1, r0
 8007928:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800792c:	4313      	orrs	r3, r2
 800792e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007930:	79fb      	ldrb	r3, [r7, #7]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d14b      	bne.n	80079ce <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	69db      	ldr	r3, [r3, #28]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d009      	beq.n	8007952 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	015a      	lsls	r2, r3, #5
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	4413      	add	r3, r2
 8007946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800794a:	461a      	mov	r2, r3
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	69db      	ldr	r3, [r3, #28]
 8007950:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	791b      	ldrb	r3, [r3, #4]
 8007956:	2b01      	cmp	r3, #1
 8007958:	d128      	bne.n	80079ac <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007966:	2b00      	cmp	r3, #0
 8007968:	d110      	bne.n	800798c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	015a      	lsls	r2, r3, #5
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	4413      	add	r3, r2
 8007972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	69ba      	ldr	r2, [r7, #24]
 800797a:	0151      	lsls	r1, r2, #5
 800797c:	69fa      	ldr	r2, [r7, #28]
 800797e:	440a      	add	r2, r1
 8007980:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007984:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	e00f      	b.n	80079ac <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	015a      	lsls	r2, r3, #5
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	4413      	add	r3, r2
 8007994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69ba      	ldr	r2, [r7, #24]
 800799c:	0151      	lsls	r1, r2, #5
 800799e:	69fa      	ldr	r2, [r7, #28]
 80079a0:	440a      	add	r2, r1
 80079a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079aa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69ba      	ldr	r2, [r7, #24]
 80079bc:	0151      	lsls	r1, r2, #5
 80079be:	69fa      	ldr	r2, [r7, #28]
 80079c0:	440a      	add	r2, r1
 80079c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80079ca:	6013      	str	r3, [r2, #0]
 80079cc:	e166      	b.n	8007c9c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	015a      	lsls	r2, r3, #5
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	4413      	add	r3, r2
 80079d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	69ba      	ldr	r2, [r7, #24]
 80079de:	0151      	lsls	r1, r2, #5
 80079e0:	69fa      	ldr	r2, [r7, #28]
 80079e2:	440a      	add	r2, r1
 80079e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079e8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80079ec:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	791b      	ldrb	r3, [r3, #4]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d015      	beq.n	8007a22 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 814e 	beq.w	8007c9c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	f003 030f 	and.w	r3, r3, #15
 8007a10:	2101      	movs	r1, #1
 8007a12:	fa01 f303 	lsl.w	r3, r1, r3
 8007a16:	69f9      	ldr	r1, [r7, #28]
 8007a18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007a20:	e13c      	b.n	8007c9c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d110      	bne.n	8007a54 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	015a      	lsls	r2, r3, #5
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	69ba      	ldr	r2, [r7, #24]
 8007a42:	0151      	lsls	r1, r2, #5
 8007a44:	69fa      	ldr	r2, [r7, #28]
 8007a46:	440a      	add	r2, r1
 8007a48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a4c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	e00f      	b.n	8007a74 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	015a      	lsls	r2, r3, #5
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	0151      	lsls	r1, r2, #5
 8007a66:	69fa      	ldr	r2, [r7, #28]
 8007a68:	440a      	add	r2, r1
 8007a6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a72:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	68d9      	ldr	r1, [r3, #12]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	781a      	ldrb	r2, [r3, #0]
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	b298      	uxth	r0, r3
 8007a82:	79fb      	ldrb	r3, [r7, #7]
 8007a84:	9300      	str	r3, [sp, #0]
 8007a86:	4603      	mov	r3, r0
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 f9b9 	bl	8007e00 <USB_WritePacket>
 8007a8e:	e105      	b.n	8007c9c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	0151      	lsls	r1, r2, #5
 8007aa2:	69fa      	ldr	r2, [r7, #28]
 8007aa4:	440a      	add	r2, r1
 8007aa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007aaa:	0cdb      	lsrs	r3, r3, #19
 8007aac:	04db      	lsls	r3, r3, #19
 8007aae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	015a      	lsls	r2, r3, #5
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	4413      	add	r3, r2
 8007ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	69ba      	ldr	r2, [r7, #24]
 8007ac0:	0151      	lsls	r1, r2, #5
 8007ac2:	69fa      	ldr	r2, [r7, #28]
 8007ac4:	440a      	add	r2, r1
 8007ac6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007aca:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007ace:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007ad2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d132      	bne.n	8007b40 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d003      	beq.n	8007aea <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	689a      	ldr	r2, [r3, #8]
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	689a      	ldr	r2, [r3, #8]
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007af2:	69bb      	ldr	r3, [r7, #24]
 8007af4:	015a      	lsls	r2, r3, #5
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	4413      	add	r3, r2
 8007afa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007afe:	691a      	ldr	r2, [r3, #16]
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b08:	69b9      	ldr	r1, [r7, #24]
 8007b0a:	0148      	lsls	r0, r1, #5
 8007b0c:	69f9      	ldr	r1, [r7, #28]
 8007b0e:	4401      	add	r1, r0
 8007b10:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007b14:	4313      	orrs	r3, r2
 8007b16:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	015a      	lsls	r2, r3, #5
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	4413      	add	r3, r2
 8007b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	69ba      	ldr	r2, [r7, #24]
 8007b28:	0151      	lsls	r1, r2, #5
 8007b2a:	69fa      	ldr	r2, [r7, #28]
 8007b2c:	440a      	add	r2, r1
 8007b2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b32:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b36:	6113      	str	r3, [r2, #16]
 8007b38:	e062      	b.n	8007c00 <USB_EPStartXfer+0x490>
 8007b3a:	bf00      	nop
 8007b3c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d123      	bne.n	8007b90 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	69fb      	ldr	r3, [r7, #28]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b54:	691a      	ldr	r2, [r3, #16]
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b5e:	69b9      	ldr	r1, [r7, #24]
 8007b60:	0148      	lsls	r0, r1, #5
 8007b62:	69f9      	ldr	r1, [r7, #28]
 8007b64:	4401      	add	r1, r0
 8007b66:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b7a:	691b      	ldr	r3, [r3, #16]
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	0151      	lsls	r1, r2, #5
 8007b80:	69fa      	ldr	r2, [r7, #28]
 8007b82:	440a      	add	r2, r1
 8007b84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b8c:	6113      	str	r3, [r2, #16]
 8007b8e:	e037      	b.n	8007c00 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	4413      	add	r3, r2
 8007b9a:	1e5a      	subs	r2, r3, #1
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	8afa      	ldrh	r2, [r7, #22]
 8007bac:	fb03 f202 	mul.w	r2, r3, r2
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bc0:	691a      	ldr	r2, [r3, #16]
 8007bc2:	8afb      	ldrh	r3, [r7, #22]
 8007bc4:	04d9      	lsls	r1, r3, #19
 8007bc6:	4b38      	ldr	r3, [pc, #224]	@ (8007ca8 <USB_EPStartXfer+0x538>)
 8007bc8:	400b      	ands	r3, r1
 8007bca:	69b9      	ldr	r1, [r7, #24]
 8007bcc:	0148      	lsls	r0, r1, #5
 8007bce:	69f9      	ldr	r1, [r7, #28]
 8007bd0:	4401      	add	r1, r0
 8007bd2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	015a      	lsls	r2, r3, #5
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	4413      	add	r3, r2
 8007be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be6:	691a      	ldr	r2, [r3, #16]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bf0:	69b9      	ldr	r1, [r7, #24]
 8007bf2:	0148      	lsls	r0, r1, #5
 8007bf4:	69f9      	ldr	r1, [r7, #28]
 8007bf6:	4401      	add	r1, r0
 8007bf8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d10d      	bne.n	8007c22 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d009      	beq.n	8007c22 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	68d9      	ldr	r1, [r3, #12]
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	015a      	lsls	r2, r3, #5
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	4413      	add	r3, r2
 8007c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c1e:	460a      	mov	r2, r1
 8007c20:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	791b      	ldrb	r3, [r3, #4]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d128      	bne.n	8007c7c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d110      	bne.n	8007c5c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	015a      	lsls	r2, r3, #5
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	4413      	add	r3, r2
 8007c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	69ba      	ldr	r2, [r7, #24]
 8007c4a:	0151      	lsls	r1, r2, #5
 8007c4c:	69fa      	ldr	r2, [r7, #28]
 8007c4e:	440a      	add	r2, r1
 8007c50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c58:	6013      	str	r3, [r2, #0]
 8007c5a:	e00f      	b.n	8007c7c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	015a      	lsls	r2, r3, #5
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	4413      	add	r3, r2
 8007c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	69ba      	ldr	r2, [r7, #24]
 8007c6c:	0151      	lsls	r1, r2, #5
 8007c6e:	69fa      	ldr	r2, [r7, #28]
 8007c70:	440a      	add	r2, r1
 8007c72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c7a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	015a      	lsls	r2, r3, #5
 8007c80:	69fb      	ldr	r3, [r7, #28]
 8007c82:	4413      	add	r3, r2
 8007c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	69ba      	ldr	r2, [r7, #24]
 8007c8c:	0151      	lsls	r1, r2, #5
 8007c8e:	69fa      	ldr	r2, [r7, #28]
 8007c90:	440a      	add	r2, r1
 8007c92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c96:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007c9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c9c:	2300      	movs	r3, #0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3720      	adds	r7, #32
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	1ff80000 	.word	0x1ff80000

08007cac <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	785b      	ldrb	r3, [r3, #1]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d14a      	bne.n	8007d60 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	015a      	lsls	r2, r3, #5
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ce2:	f040 8086 	bne.w	8007df2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	015a      	lsls	r2, r3, #5
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	4413      	add	r3, r2
 8007cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	683a      	ldr	r2, [r7, #0]
 8007cf8:	7812      	ldrb	r2, [r2, #0]
 8007cfa:	0151      	lsls	r1, r2, #5
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	440a      	add	r2, r1
 8007d00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d08:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	683a      	ldr	r2, [r7, #0]
 8007d1c:	7812      	ldrb	r2, [r2, #0]
 8007d1e:	0151      	lsls	r1, r2, #5
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	440a      	add	r2, r1
 8007d24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d2c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	3301      	adds	r3, #1
 8007d32:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d902      	bls.n	8007d44 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	75fb      	strb	r3, [r7, #23]
          break;
 8007d42:	e056      	b.n	8007df2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	015a      	lsls	r2, r3, #5
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d5c:	d0e7      	beq.n	8007d2e <USB_EPStopXfer+0x82>
 8007d5e:	e048      	b.n	8007df2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	015a      	lsls	r2, r3, #5
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	4413      	add	r3, r2
 8007d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d78:	d13b      	bne.n	8007df2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	015a      	lsls	r2, r3, #5
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	4413      	add	r3, r2
 8007d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	7812      	ldrb	r2, [r2, #0]
 8007d8e:	0151      	lsls	r1, r2, #5
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	440a      	add	r2, r1
 8007d94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d9c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	015a      	lsls	r2, r3, #5
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	4413      	add	r3, r2
 8007da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	7812      	ldrb	r2, [r2, #0]
 8007db2:	0151      	lsls	r1, r2, #5
 8007db4:	693a      	ldr	r2, [r7, #16]
 8007db6:	440a      	add	r2, r1
 8007db8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007dc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d902      	bls.n	8007dd8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	75fb      	strb	r3, [r7, #23]
          break;
 8007dd6:	e00c      	b.n	8007df2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	015a      	lsls	r2, r3, #5
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	4413      	add	r3, r2
 8007de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007dec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007df0:	d0e7      	beq.n	8007dc2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	371c      	adds	r7, #28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b089      	sub	sp, #36	@ 0x24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	460b      	mov	r3, r1
 8007e10:	71fb      	strb	r3, [r7, #7]
 8007e12:	4613      	mov	r3, r2
 8007e14:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007e1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d123      	bne.n	8007e6e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007e26:	88bb      	ldrh	r3, [r7, #4]
 8007e28:	3303      	adds	r3, #3
 8007e2a:	089b      	lsrs	r3, r3, #2
 8007e2c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007e2e:	2300      	movs	r3, #0
 8007e30:	61bb      	str	r3, [r7, #24]
 8007e32:	e018      	b.n	8007e66 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007e34:	79fb      	ldrb	r3, [r7, #7]
 8007e36:	031a      	lsls	r2, r3, #12
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e40:	461a      	mov	r2, r3
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007e48:	69fb      	ldr	r3, [r7, #28]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	3301      	adds	r3, #1
 8007e52:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	3301      	adds	r3, #1
 8007e58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	3301      	adds	r3, #1
 8007e64:	61bb      	str	r3, [r7, #24]
 8007e66:	69ba      	ldr	r2, [r7, #24]
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d3e2      	bcc.n	8007e34 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3724      	adds	r7, #36	@ 0x24
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b08b      	sub	sp, #44	@ 0x2c
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	4613      	mov	r3, r2
 8007e88:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007e92:	88fb      	ldrh	r3, [r7, #6]
 8007e94:	089b      	lsrs	r3, r3, #2
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007e9a:	88fb      	ldrh	r3, [r7, #6]
 8007e9c:	f003 0303 	and.w	r3, r3, #3
 8007ea0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	623b      	str	r3, [r7, #32]
 8007ea6:	e014      	b.n	8007ed2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb2:	601a      	str	r2, [r3, #0]
    pDest++;
 8007eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec8:	3301      	adds	r3, #1
 8007eca:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	623b      	str	r3, [r7, #32]
 8007ed2:	6a3a      	ldr	r2, [r7, #32]
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d3e6      	bcc.n	8007ea8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007eda:	8bfb      	ldrh	r3, [r7, #30]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d01e      	beq.n	8007f1e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eea:	461a      	mov	r2, r3
 8007eec:	f107 0310 	add.w	r3, r7, #16
 8007ef0:	6812      	ldr	r2, [r2, #0]
 8007ef2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	6a3b      	ldr	r3, [r7, #32]
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	00db      	lsls	r3, r3, #3
 8007efc:	fa22 f303 	lsr.w	r3, r2, r3
 8007f00:	b2da      	uxtb	r2, r3
 8007f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f04:	701a      	strb	r2, [r3, #0]
      i++;
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0e:	3301      	adds	r3, #1
 8007f10:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007f12:	8bfb      	ldrh	r3, [r7, #30]
 8007f14:	3b01      	subs	r3, #1
 8007f16:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007f18:	8bfb      	ldrh	r3, [r7, #30]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d1ea      	bne.n	8007ef4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	372c      	adds	r7, #44	@ 0x2c
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	785b      	ldrb	r3, [r3, #1]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d12c      	bne.n	8007fa2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	015a      	lsls	r2, r3, #5
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	4413      	add	r3, r2
 8007f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	db12      	blt.n	8007f80 <USB_EPSetStall+0x54>
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00f      	beq.n	8007f80 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	015a      	lsls	r2, r3, #5
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	4413      	add	r3, r2
 8007f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	68ba      	ldr	r2, [r7, #8]
 8007f70:	0151      	lsls	r1, r2, #5
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	440a      	add	r2, r1
 8007f76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f7a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007f7e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	015a      	lsls	r2, r3, #5
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	0151      	lsls	r1, r2, #5
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	440a      	add	r2, r1
 8007f96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007f9e:	6013      	str	r3, [r2, #0]
 8007fa0:	e02b      	b.n	8007ffa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	015a      	lsls	r2, r3, #5
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	4413      	add	r3, r2
 8007faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	db12      	blt.n	8007fda <USB_EPSetStall+0xae>
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00f      	beq.n	8007fda <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	015a      	lsls	r2, r3, #5
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	4413      	add	r3, r2
 8007fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	0151      	lsls	r1, r2, #5
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	440a      	add	r2, r1
 8007fd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fd4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007fd8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	0151      	lsls	r1, r2, #5
 8007fec:	68fa      	ldr	r2, [r7, #12]
 8007fee:	440a      	add	r2, r1
 8007ff0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ff4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ff8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	785b      	ldrb	r3, [r3, #1]
 8008020:	2b01      	cmp	r3, #1
 8008022:	d128      	bne.n	8008076 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	015a      	lsls	r2, r3, #5
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	4413      	add	r3, r2
 800802c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	0151      	lsls	r1, r2, #5
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	440a      	add	r2, r1
 800803a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800803e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008042:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	791b      	ldrb	r3, [r3, #4]
 8008048:	2b03      	cmp	r3, #3
 800804a:	d003      	beq.n	8008054 <USB_EPClearStall+0x4c>
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	791b      	ldrb	r3, [r3, #4]
 8008050:	2b02      	cmp	r3, #2
 8008052:	d138      	bne.n	80080c6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	0151      	lsls	r1, r2, #5
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	440a      	add	r2, r1
 800806a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800806e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008072:	6013      	str	r3, [r2, #0]
 8008074:	e027      	b.n	80080c6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	015a      	lsls	r2, r3, #5
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	4413      	add	r3, r2
 800807e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	0151      	lsls	r1, r2, #5
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	440a      	add	r2, r1
 800808c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008090:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008094:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	791b      	ldrb	r3, [r3, #4]
 800809a:	2b03      	cmp	r3, #3
 800809c:	d003      	beq.n	80080a6 <USB_EPClearStall+0x9e>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	791b      	ldrb	r3, [r3, #4]
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d10f      	bne.n	80080c6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	0151      	lsls	r1, r2, #5
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	440a      	add	r2, r1
 80080bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080c4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3714      	adds	r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	460b      	mov	r3, r1
 80080de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080f2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80080f6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	78fb      	ldrb	r3, [r7, #3]
 8008102:	011b      	lsls	r3, r3, #4
 8008104:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008108:	68f9      	ldr	r1, [r7, #12]
 800810a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800810e:	4313      	orrs	r3, r2
 8008110:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3714      	adds	r7, #20
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008120:	b480      	push	{r7}
 8008122:	b085      	sub	sp, #20
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68fa      	ldr	r2, [r7, #12]
 8008136:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800813a:	f023 0303 	bic.w	r3, r3, #3
 800813e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	68fa      	ldr	r2, [r7, #12]
 800814a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800814e:	f023 0302 	bic.w	r3, r3, #2
 8008152:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3714      	adds	r7, #20
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr

08008162 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008162:	b480      	push	{r7}
 8008164:	b085      	sub	sp, #20
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800817c:	f023 0303 	bic.w	r3, r3, #3
 8008180:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	68fa      	ldr	r2, [r7, #12]
 800818c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008190:	f043 0302 	orr.w	r3, r3, #2
 8008194:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	695b      	ldr	r3, [r3, #20]
 80081b0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	4013      	ands	r3, r2
 80081ba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80081bc:	68fb      	ldr	r3, [r7, #12]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3714      	adds	r7, #20
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr

080081ca <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80081ca:	b480      	push	{r7}
 80081cc:	b085      	sub	sp, #20
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081dc:	699b      	ldr	r3, [r3, #24]
 80081de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081e6:	69db      	ldr	r3, [r3, #28]
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	4013      	ands	r3, r2
 80081ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	0c1b      	lsrs	r3, r3, #16
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3714      	adds	r7, #20
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr

080081fe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80081fe:	b480      	push	{r7}
 8008200:	b085      	sub	sp, #20
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800821a:	69db      	ldr	r3, [r3, #28]
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	4013      	ands	r3, r2
 8008220:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	b29b      	uxth	r3, r3
}
 8008226:	4618      	mov	r0, r3
 8008228:	3714      	adds	r7, #20
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr

08008232 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008232:	b480      	push	{r7}
 8008234:	b085      	sub	sp, #20
 8008236:	af00      	add	r7, sp, #0
 8008238:	6078      	str	r0, [r7, #4]
 800823a:	460b      	mov	r3, r1
 800823c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008242:	78fb      	ldrb	r3, [r7, #3]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4413      	add	r3, r2
 800824a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	4013      	ands	r3, r2
 800825e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008260:	68bb      	ldr	r3, [r7, #8]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr

0800826e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800826e:	b480      	push	{r7}
 8008270:	b087      	sub	sp, #28
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
 8008276:	460b      	mov	r3, r1
 8008278:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800828e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008290:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008292:	78fb      	ldrb	r3, [r7, #3]
 8008294:	f003 030f 	and.w	r3, r3, #15
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	fa22 f303 	lsr.w	r3, r2, r3
 800829e:	01db      	lsls	r3, r3, #7
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80082a8:	78fb      	ldrb	r3, [r7, #3]
 80082aa:	015a      	lsls	r2, r3, #5
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	4413      	add	r3, r2
 80082b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	693a      	ldr	r2, [r7, #16]
 80082b8:	4013      	ands	r3, r2
 80082ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80082bc:	68bb      	ldr	r3, [r7, #8]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	371c      	adds	r7, #28
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr

080082ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b083      	sub	sp, #12
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	f003 0301 	and.w	r3, r3, #1
}
 80082da:	4618      	mov	r0, r3
 80082dc:	370c      	adds	r7, #12
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80082e6:	b480      	push	{r7}
 80082e8:	b085      	sub	sp, #20
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68fa      	ldr	r2, [r7, #12]
 80082fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008300:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008304:	f023 0307 	bic.w	r3, r3, #7
 8008308:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800831c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr

0800832c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800832c:	b480      	push	{r7}
 800832e:	b087      	sub	sp, #28
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	460b      	mov	r3, r1
 8008336:	607a      	str	r2, [r7, #4]
 8008338:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	333c      	adds	r3, #60	@ 0x3c
 8008342:	3304      	adds	r3, #4
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	4a26      	ldr	r2, [pc, #152]	@ (80083e4 <USB_EP0_OutStart+0xb8>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d90a      	bls.n	8008366 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800835c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008360:	d101      	bne.n	8008366 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008362:	2300      	movs	r3, #0
 8008364:	e037      	b.n	80083d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800836c:	461a      	mov	r2, r3
 800836e:	2300      	movs	r3, #0
 8008370:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008380:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008384:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	697a      	ldr	r2, [r7, #20]
 8008390:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008394:	f043 0318 	orr.w	r3, r3, #24
 8008398:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	697a      	ldr	r2, [r7, #20]
 80083a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083a8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80083ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80083ae:	7afb      	ldrb	r3, [r7, #11]
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	d10f      	bne.n	80083d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ba:	461a      	mov	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083ce:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80083d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	371c      	adds	r7, #28
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	4f54300a 	.word	0x4f54300a

080083e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80083f0:	2300      	movs	r3, #0
 80083f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3301      	adds	r3, #1
 80083f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008400:	d901      	bls.n	8008406 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e022      	b.n	800844c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	2b00      	cmp	r3, #0
 800840c:	daf2      	bge.n	80083f4 <USB_CoreReset+0xc>

  count = 10U;
 800840e:	230a      	movs	r3, #10
 8008410:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008412:	e002      	b.n	800841a <USB_CoreReset+0x32>
  {
    count--;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	3b01      	subs	r3, #1
 8008418:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d1f9      	bne.n	8008414 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	691b      	ldr	r3, [r3, #16]
 8008424:	f043 0201 	orr.w	r2, r3, #1
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	3301      	adds	r3, #1
 8008430:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008438:	d901      	bls.n	800843e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e006      	b.n	800844c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	f003 0301 	and.w	r3, r3, #1
 8008446:	2b01      	cmp	r3, #1
 8008448:	d0f0      	beq.n	800842c <USB_CoreReset+0x44>

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008464:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008468:	f002 fd0e 	bl	800ae88 <USBD_static_malloc>
 800846c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d109      	bne.n	8008488 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	32b0      	adds	r2, #176	@ 0xb0
 800847e:	2100      	movs	r1, #0
 8008480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008484:	2302      	movs	r3, #2
 8008486:	e0d4      	b.n	8008632 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008488:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800848c:	2100      	movs	r1, #0
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f003 facf 	bl	800ba32 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	32b0      	adds	r2, #176	@ 0xb0
 800849e:	68f9      	ldr	r1, [r7, #12]
 80084a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	32b0      	adds	r2, #176	@ 0xb0
 80084ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	7c1b      	ldrb	r3, [r3, #16]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d138      	bne.n	8008532 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80084c0:	4b5e      	ldr	r3, [pc, #376]	@ (800863c <USBD_CDC_Init+0x1e4>)
 80084c2:	7819      	ldrb	r1, [r3, #0]
 80084c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084c8:	2202      	movs	r2, #2
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f002 fbb9 	bl	800ac42 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80084d0:	4b5a      	ldr	r3, [pc, #360]	@ (800863c <USBD_CDC_Init+0x1e4>)
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	f003 020f 	and.w	r2, r3, #15
 80084d8:	6879      	ldr	r1, [r7, #4]
 80084da:	4613      	mov	r3, r2
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	4413      	add	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	440b      	add	r3, r1
 80084e4:	3323      	adds	r3, #35	@ 0x23
 80084e6:	2201      	movs	r2, #1
 80084e8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80084ea:	4b55      	ldr	r3, [pc, #340]	@ (8008640 <USBD_CDC_Init+0x1e8>)
 80084ec:	7819      	ldrb	r1, [r3, #0]
 80084ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084f2:	2202      	movs	r2, #2
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f002 fba4 	bl	800ac42 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80084fa:	4b51      	ldr	r3, [pc, #324]	@ (8008640 <USBD_CDC_Init+0x1e8>)
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	f003 020f 	and.w	r2, r3, #15
 8008502:	6879      	ldr	r1, [r7, #4]
 8008504:	4613      	mov	r3, r2
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4413      	add	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	440b      	add	r3, r1
 800850e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008512:	2201      	movs	r2, #1
 8008514:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008516:	4b4b      	ldr	r3, [pc, #300]	@ (8008644 <USBD_CDC_Init+0x1ec>)
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	f003 020f 	and.w	r2, r3, #15
 800851e:	6879      	ldr	r1, [r7, #4]
 8008520:	4613      	mov	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	4413      	add	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	440b      	add	r3, r1
 800852a:	331c      	adds	r3, #28
 800852c:	2210      	movs	r2, #16
 800852e:	601a      	str	r2, [r3, #0]
 8008530:	e035      	b.n	800859e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008532:	4b42      	ldr	r3, [pc, #264]	@ (800863c <USBD_CDC_Init+0x1e4>)
 8008534:	7819      	ldrb	r1, [r3, #0]
 8008536:	2340      	movs	r3, #64	@ 0x40
 8008538:	2202      	movs	r2, #2
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f002 fb81 	bl	800ac42 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008540:	4b3e      	ldr	r3, [pc, #248]	@ (800863c <USBD_CDC_Init+0x1e4>)
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 020f 	and.w	r2, r3, #15
 8008548:	6879      	ldr	r1, [r7, #4]
 800854a:	4613      	mov	r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	440b      	add	r3, r1
 8008554:	3323      	adds	r3, #35	@ 0x23
 8008556:	2201      	movs	r2, #1
 8008558:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800855a:	4b39      	ldr	r3, [pc, #228]	@ (8008640 <USBD_CDC_Init+0x1e8>)
 800855c:	7819      	ldrb	r1, [r3, #0]
 800855e:	2340      	movs	r3, #64	@ 0x40
 8008560:	2202      	movs	r2, #2
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f002 fb6d 	bl	800ac42 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008568:	4b35      	ldr	r3, [pc, #212]	@ (8008640 <USBD_CDC_Init+0x1e8>)
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	f003 020f 	and.w	r2, r3, #15
 8008570:	6879      	ldr	r1, [r7, #4]
 8008572:	4613      	mov	r3, r2
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	4413      	add	r3, r2
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	440b      	add	r3, r1
 800857c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008580:	2201      	movs	r2, #1
 8008582:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008584:	4b2f      	ldr	r3, [pc, #188]	@ (8008644 <USBD_CDC_Init+0x1ec>)
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	f003 020f 	and.w	r2, r3, #15
 800858c:	6879      	ldr	r1, [r7, #4]
 800858e:	4613      	mov	r3, r2
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	440b      	add	r3, r1
 8008598:	331c      	adds	r3, #28
 800859a:	2210      	movs	r2, #16
 800859c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800859e:	4b29      	ldr	r3, [pc, #164]	@ (8008644 <USBD_CDC_Init+0x1ec>)
 80085a0:	7819      	ldrb	r1, [r3, #0]
 80085a2:	2308      	movs	r3, #8
 80085a4:	2203      	movs	r2, #3
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f002 fb4b 	bl	800ac42 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80085ac:	4b25      	ldr	r3, [pc, #148]	@ (8008644 <USBD_CDC_Init+0x1ec>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	f003 020f 	and.w	r2, r3, #15
 80085b4:	6879      	ldr	r1, [r7, #4]
 80085b6:	4613      	mov	r3, r2
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	4413      	add	r3, r2
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	440b      	add	r3, r1
 80085c0:	3323      	adds	r3, #35	@ 0x23
 80085c2:	2201      	movs	r2, #1
 80085c4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	33b0      	adds	r3, #176	@ 0xb0
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	4413      	add	r3, r2
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d101      	bne.n	8008600 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80085fc:	2302      	movs	r3, #2
 80085fe:	e018      	b.n	8008632 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	7c1b      	ldrb	r3, [r3, #16]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10a      	bne.n	800861e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008608:	4b0d      	ldr	r3, [pc, #52]	@ (8008640 <USBD_CDC_Init+0x1e8>)
 800860a:	7819      	ldrb	r1, [r3, #0]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008612:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f002 fc02 	bl	800ae20 <USBD_LL_PrepareReceive>
 800861c:	e008      	b.n	8008630 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800861e:	4b08      	ldr	r3, [pc, #32]	@ (8008640 <USBD_CDC_Init+0x1e8>)
 8008620:	7819      	ldrb	r1, [r3, #0]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008628:	2340      	movs	r3, #64	@ 0x40
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f002 fbf8 	bl	800ae20 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	20000097 	.word	0x20000097
 8008640:	20000098 	.word	0x20000098
 8008644:	20000099 	.word	0x20000099

08008648 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	460b      	mov	r3, r1
 8008652:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008654:	4b3a      	ldr	r3, [pc, #232]	@ (8008740 <USBD_CDC_DeInit+0xf8>)
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	4619      	mov	r1, r3
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f002 fb17 	bl	800ac8e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008660:	4b37      	ldr	r3, [pc, #220]	@ (8008740 <USBD_CDC_DeInit+0xf8>)
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	f003 020f 	and.w	r2, r3, #15
 8008668:	6879      	ldr	r1, [r7, #4]
 800866a:	4613      	mov	r3, r2
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	4413      	add	r3, r2
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	440b      	add	r3, r1
 8008674:	3323      	adds	r3, #35	@ 0x23
 8008676:	2200      	movs	r2, #0
 8008678:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800867a:	4b32      	ldr	r3, [pc, #200]	@ (8008744 <USBD_CDC_DeInit+0xfc>)
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f002 fb04 	bl	800ac8e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008686:	4b2f      	ldr	r3, [pc, #188]	@ (8008744 <USBD_CDC_DeInit+0xfc>)
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	f003 020f 	and.w	r2, r3, #15
 800868e:	6879      	ldr	r1, [r7, #4]
 8008690:	4613      	mov	r3, r2
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	4413      	add	r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	440b      	add	r3, r1
 800869a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800869e:	2200      	movs	r2, #0
 80086a0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80086a2:	4b29      	ldr	r3, [pc, #164]	@ (8008748 <USBD_CDC_DeInit+0x100>)
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f002 faf0 	bl	800ac8e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80086ae:	4b26      	ldr	r3, [pc, #152]	@ (8008748 <USBD_CDC_DeInit+0x100>)
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	f003 020f 	and.w	r2, r3, #15
 80086b6:	6879      	ldr	r1, [r7, #4]
 80086b8:	4613      	mov	r3, r2
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	4413      	add	r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	440b      	add	r3, r1
 80086c2:	3323      	adds	r3, #35	@ 0x23
 80086c4:	2200      	movs	r2, #0
 80086c6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80086c8:	4b1f      	ldr	r3, [pc, #124]	@ (8008748 <USBD_CDC_DeInit+0x100>)
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	f003 020f 	and.w	r2, r3, #15
 80086d0:	6879      	ldr	r1, [r7, #4]
 80086d2:	4613      	mov	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	440b      	add	r3, r1
 80086dc:	331c      	adds	r3, #28
 80086de:	2200      	movs	r2, #0
 80086e0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	32b0      	adds	r2, #176	@ 0xb0
 80086ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d01f      	beq.n	8008734 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	33b0      	adds	r3, #176	@ 0xb0
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	32b0      	adds	r2, #176	@ 0xb0
 8008712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008716:	4618      	mov	r0, r3
 8008718:	f002 fbc4 	bl	800aea4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	32b0      	adds	r2, #176	@ 0xb0
 8008726:	2100      	movs	r1, #0
 8008728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	20000097 	.word	0x20000097
 8008744:	20000098 	.word	0x20000098
 8008748:	20000099 	.word	0x20000099

0800874c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b086      	sub	sp, #24
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	32b0      	adds	r2, #176	@ 0xb0
 8008760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008764:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008766:	2300      	movs	r3, #0
 8008768:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800876a:	2300      	movs	r3, #0
 800876c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800876e:	2300      	movs	r3, #0
 8008770:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d101      	bne.n	800877c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008778:	2303      	movs	r3, #3
 800877a:	e0bf      	b.n	80088fc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008784:	2b00      	cmp	r3, #0
 8008786:	d050      	beq.n	800882a <USBD_CDC_Setup+0xde>
 8008788:	2b20      	cmp	r3, #32
 800878a:	f040 80af 	bne.w	80088ec <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	88db      	ldrh	r3, [r3, #6]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d03a      	beq.n	800880c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	b25b      	sxtb	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	da1b      	bge.n	80087d8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	33b0      	adds	r3, #176	@ 0xb0
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4413      	add	r3, r2
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	683a      	ldr	r2, [r7, #0]
 80087b4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80087b6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80087b8:	683a      	ldr	r2, [r7, #0]
 80087ba:	88d2      	ldrh	r2, [r2, #6]
 80087bc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	88db      	ldrh	r3, [r3, #6]
 80087c2:	2b07      	cmp	r3, #7
 80087c4:	bf28      	it	cs
 80087c6:	2307      	movcs	r3, #7
 80087c8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	89fa      	ldrh	r2, [r7, #14]
 80087ce:	4619      	mov	r1, r3
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f001 fda9 	bl	800a328 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80087d6:	e090      	b.n	80088fa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	785a      	ldrb	r2, [r3, #1]
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	88db      	ldrh	r3, [r3, #6]
 80087e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80087e8:	d803      	bhi.n	80087f2 <USBD_CDC_Setup+0xa6>
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	88db      	ldrh	r3, [r3, #6]
 80087ee:	b2da      	uxtb	r2, r3
 80087f0:	e000      	b.n	80087f4 <USBD_CDC_Setup+0xa8>
 80087f2:	2240      	movs	r2, #64	@ 0x40
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80087fa:	6939      	ldr	r1, [r7, #16]
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008802:	461a      	mov	r2, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f001 fdbe 	bl	800a386 <USBD_CtlPrepareRx>
      break;
 800880a:	e076      	b.n	80088fa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	33b0      	adds	r3, #176	@ 0xb0
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	683a      	ldr	r2, [r7, #0]
 8008820:	7850      	ldrb	r0, [r2, #1]
 8008822:	2200      	movs	r2, #0
 8008824:	6839      	ldr	r1, [r7, #0]
 8008826:	4798      	blx	r3
      break;
 8008828:	e067      	b.n	80088fa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	785b      	ldrb	r3, [r3, #1]
 800882e:	2b0b      	cmp	r3, #11
 8008830:	d851      	bhi.n	80088d6 <USBD_CDC_Setup+0x18a>
 8008832:	a201      	add	r2, pc, #4	@ (adr r2, 8008838 <USBD_CDC_Setup+0xec>)
 8008834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008838:	08008869 	.word	0x08008869
 800883c:	080088e5 	.word	0x080088e5
 8008840:	080088d7 	.word	0x080088d7
 8008844:	080088d7 	.word	0x080088d7
 8008848:	080088d7 	.word	0x080088d7
 800884c:	080088d7 	.word	0x080088d7
 8008850:	080088d7 	.word	0x080088d7
 8008854:	080088d7 	.word	0x080088d7
 8008858:	080088d7 	.word	0x080088d7
 800885c:	080088d7 	.word	0x080088d7
 8008860:	08008893 	.word	0x08008893
 8008864:	080088bd 	.word	0x080088bd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b03      	cmp	r3, #3
 8008872:	d107      	bne.n	8008884 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008874:	f107 030a 	add.w	r3, r7, #10
 8008878:	2202      	movs	r2, #2
 800887a:	4619      	mov	r1, r3
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f001 fd53 	bl	800a328 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008882:	e032      	b.n	80088ea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008884:	6839      	ldr	r1, [r7, #0]
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f001 fcd1 	bl	800a22e <USBD_CtlError>
            ret = USBD_FAIL;
 800888c:	2303      	movs	r3, #3
 800888e:	75fb      	strb	r3, [r7, #23]
          break;
 8008890:	e02b      	b.n	80088ea <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b03      	cmp	r3, #3
 800889c:	d107      	bne.n	80088ae <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800889e:	f107 030d 	add.w	r3, r7, #13
 80088a2:	2201      	movs	r2, #1
 80088a4:	4619      	mov	r1, r3
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f001 fd3e 	bl	800a328 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80088ac:	e01d      	b.n	80088ea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80088ae:	6839      	ldr	r1, [r7, #0]
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f001 fcbc 	bl	800a22e <USBD_CtlError>
            ret = USBD_FAIL;
 80088b6:	2303      	movs	r3, #3
 80088b8:	75fb      	strb	r3, [r7, #23]
          break;
 80088ba:	e016      	b.n	80088ea <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	d00f      	beq.n	80088e8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80088c8:	6839      	ldr	r1, [r7, #0]
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f001 fcaf 	bl	800a22e <USBD_CtlError>
            ret = USBD_FAIL;
 80088d0:	2303      	movs	r3, #3
 80088d2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80088d4:	e008      	b.n	80088e8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80088d6:	6839      	ldr	r1, [r7, #0]
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f001 fca8 	bl	800a22e <USBD_CtlError>
          ret = USBD_FAIL;
 80088de:	2303      	movs	r3, #3
 80088e0:	75fb      	strb	r3, [r7, #23]
          break;
 80088e2:	e002      	b.n	80088ea <USBD_CDC_Setup+0x19e>
          break;
 80088e4:	bf00      	nop
 80088e6:	e008      	b.n	80088fa <USBD_CDC_Setup+0x1ae>
          break;
 80088e8:	bf00      	nop
      }
      break;
 80088ea:	e006      	b.n	80088fa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80088ec:	6839      	ldr	r1, [r7, #0]
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f001 fc9d 	bl	800a22e <USBD_CtlError>
      ret = USBD_FAIL;
 80088f4:	2303      	movs	r3, #3
 80088f6:	75fb      	strb	r3, [r7, #23]
      break;
 80088f8:	bf00      	nop
  }

  return (uint8_t)ret;
 80088fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	460b      	mov	r3, r1
 800890e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008916:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	32b0      	adds	r2, #176	@ 0xb0
 8008922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d101      	bne.n	800892e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800892a:	2303      	movs	r3, #3
 800892c:	e065      	b.n	80089fa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	32b0      	adds	r2, #176	@ 0xb0
 8008938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800893c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800893e:	78fb      	ldrb	r3, [r7, #3]
 8008940:	f003 020f 	and.w	r2, r3, #15
 8008944:	6879      	ldr	r1, [r7, #4]
 8008946:	4613      	mov	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4413      	add	r3, r2
 800894c:	009b      	lsls	r3, r3, #2
 800894e:	440b      	add	r3, r1
 8008950:	3314      	adds	r3, #20
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d02f      	beq.n	80089b8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008958:	78fb      	ldrb	r3, [r7, #3]
 800895a:	f003 020f 	and.w	r2, r3, #15
 800895e:	6879      	ldr	r1, [r7, #4]
 8008960:	4613      	mov	r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	4413      	add	r3, r2
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	440b      	add	r3, r1
 800896a:	3314      	adds	r3, #20
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	78fb      	ldrb	r3, [r7, #3]
 8008970:	f003 010f 	and.w	r1, r3, #15
 8008974:	68f8      	ldr	r0, [r7, #12]
 8008976:	460b      	mov	r3, r1
 8008978:	00db      	lsls	r3, r3, #3
 800897a:	440b      	add	r3, r1
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4403      	add	r3, r0
 8008980:	331c      	adds	r3, #28
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	fbb2 f1f3 	udiv	r1, r2, r3
 8008988:	fb01 f303 	mul.w	r3, r1, r3
 800898c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800898e:	2b00      	cmp	r3, #0
 8008990:	d112      	bne.n	80089b8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008992:	78fb      	ldrb	r3, [r7, #3]
 8008994:	f003 020f 	and.w	r2, r3, #15
 8008998:	6879      	ldr	r1, [r7, #4]
 800899a:	4613      	mov	r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	4413      	add	r3, r2
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	440b      	add	r3, r1
 80089a4:	3314      	adds	r3, #20
 80089a6:	2200      	movs	r2, #0
 80089a8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80089aa:	78f9      	ldrb	r1, [r7, #3]
 80089ac:	2300      	movs	r3, #0
 80089ae:	2200      	movs	r2, #0
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f002 fa14 	bl	800adde <USBD_LL_Transmit>
 80089b6:	e01f      	b.n	80089f8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	33b0      	adds	r3, #176	@ 0xb0
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	4413      	add	r3, r2
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d010      	beq.n	80089f8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	33b0      	adds	r3, #176	@ 0xb0
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	4413      	add	r3, r2
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	68ba      	ldr	r2, [r7, #8]
 80089ea:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80089ee:	68ba      	ldr	r2, [r7, #8]
 80089f0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80089f4:	78fa      	ldrb	r2, [r7, #3]
 80089f6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80089f8:	2300      	movs	r3, #0
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b084      	sub	sp, #16
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	32b0      	adds	r2, #176	@ 0xb0
 8008a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a1c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	32b0      	adds	r2, #176	@ 0xb0
 8008a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d101      	bne.n	8008a34 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e01a      	b.n	8008a6a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	4619      	mov	r1, r3
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f002 fa12 	bl	800ae62 <USBD_LL_GetRxDataSize>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	33b0      	adds	r3, #176	@ 0xb0
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	4413      	add	r3, r2
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	68db      	ldr	r3, [r3, #12]
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008a64:	4611      	mov	r1, r2
 8008a66:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}

08008a72 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b084      	sub	sp, #16
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	32b0      	adds	r2, #176	@ 0xb0
 8008a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a88:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d101      	bne.n	8008a94 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e024      	b.n	8008ade <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	33b0      	adds	r3, #176	@ 0xb0
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	4413      	add	r3, r2
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d019      	beq.n	8008adc <USBD_CDC_EP0_RxReady+0x6a>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008aae:	2bff      	cmp	r3, #255	@ 0xff
 8008ab0:	d014      	beq.n	8008adc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	33b0      	adds	r3, #176	@ 0xb0
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	4413      	add	r3, r2
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008aca:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008ad2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	22ff      	movs	r2, #255	@ 0xff
 8008ad8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
	...

08008ae8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008af0:	2182      	movs	r1, #130	@ 0x82
 8008af2:	4818      	ldr	r0, [pc, #96]	@ (8008b54 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008af4:	f000 fd62 	bl	80095bc <USBD_GetEpDesc>
 8008af8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008afa:	2101      	movs	r1, #1
 8008afc:	4815      	ldr	r0, [pc, #84]	@ (8008b54 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008afe:	f000 fd5d 	bl	80095bc <USBD_GetEpDesc>
 8008b02:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008b04:	2181      	movs	r1, #129	@ 0x81
 8008b06:	4813      	ldr	r0, [pc, #76]	@ (8008b54 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008b08:	f000 fd58 	bl	80095bc <USBD_GetEpDesc>
 8008b0c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d002      	beq.n	8008b1a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	2210      	movs	r2, #16
 8008b18:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d006      	beq.n	8008b2e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b28:	711a      	strb	r2, [r3, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d006      	beq.n	8008b42 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b3c:	711a      	strb	r2, [r3, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2243      	movs	r2, #67	@ 0x43
 8008b46:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008b48:	4b02      	ldr	r3, [pc, #8]	@ (8008b54 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3718      	adds	r7, #24
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	20000054 	.word	0x20000054

08008b58 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b086      	sub	sp, #24
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008b60:	2182      	movs	r1, #130	@ 0x82
 8008b62:	4818      	ldr	r0, [pc, #96]	@ (8008bc4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008b64:	f000 fd2a 	bl	80095bc <USBD_GetEpDesc>
 8008b68:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008b6a:	2101      	movs	r1, #1
 8008b6c:	4815      	ldr	r0, [pc, #84]	@ (8008bc4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008b6e:	f000 fd25 	bl	80095bc <USBD_GetEpDesc>
 8008b72:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008b74:	2181      	movs	r1, #129	@ 0x81
 8008b76:	4813      	ldr	r0, [pc, #76]	@ (8008bc4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008b78:	f000 fd20 	bl	80095bc <USBD_GetEpDesc>
 8008b7c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d002      	beq.n	8008b8a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	2210      	movs	r2, #16
 8008b88:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d006      	beq.n	8008b9e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	2200      	movs	r2, #0
 8008b94:	711a      	strb	r2, [r3, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	f042 0202 	orr.w	r2, r2, #2
 8008b9c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d006      	beq.n	8008bb2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	711a      	strb	r2, [r3, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f042 0202 	orr.w	r2, r2, #2
 8008bb0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2243      	movs	r2, #67	@ 0x43
 8008bb6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008bb8:	4b02      	ldr	r3, [pc, #8]	@ (8008bc4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3718      	adds	r7, #24
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	20000054 	.word	0x20000054

08008bc8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b086      	sub	sp, #24
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008bd0:	2182      	movs	r1, #130	@ 0x82
 8008bd2:	4818      	ldr	r0, [pc, #96]	@ (8008c34 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008bd4:	f000 fcf2 	bl	80095bc <USBD_GetEpDesc>
 8008bd8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008bda:	2101      	movs	r1, #1
 8008bdc:	4815      	ldr	r0, [pc, #84]	@ (8008c34 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008bde:	f000 fced 	bl	80095bc <USBD_GetEpDesc>
 8008be2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008be4:	2181      	movs	r1, #129	@ 0x81
 8008be6:	4813      	ldr	r0, [pc, #76]	@ (8008c34 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008be8:	f000 fce8 	bl	80095bc <USBD_GetEpDesc>
 8008bec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d002      	beq.n	8008bfa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	2210      	movs	r2, #16
 8008bf8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d006      	beq.n	8008c0e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c08:	711a      	strb	r2, [r3, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d006      	beq.n	8008c22 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c1c:	711a      	strb	r2, [r3, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2243      	movs	r2, #67	@ 0x43
 8008c26:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008c28:	4b02      	ldr	r3, [pc, #8]	@ (8008c34 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3718      	adds	r7, #24
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	20000054 	.word	0x20000054

08008c38 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	220a      	movs	r2, #10
 8008c44:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008c46:	4b03      	ldr	r3, [pc, #12]	@ (8008c54 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr
 8008c54:	20000010 	.word	0x20000010

08008c58 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d101      	bne.n	8008c6c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008c68:	2303      	movs	r3, #3
 8008c6a:	e009      	b.n	8008c80 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	33b0      	adds	r3, #176	@ 0xb0
 8008c76:	009b      	lsls	r3, r3, #2
 8008c78:	4413      	add	r3, r2
 8008c7a:	683a      	ldr	r2, [r7, #0]
 8008c7c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b087      	sub	sp, #28
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	60f8      	str	r0, [r7, #12]
 8008c94:	60b9      	str	r1, [r7, #8]
 8008c96:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	32b0      	adds	r2, #176	@ 0xb0
 8008ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ca6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d101      	bne.n	8008cb2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	e008      	b.n	8008cc4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	68ba      	ldr	r2, [r7, #8]
 8008cb6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	371c      	adds	r7, #28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	32b0      	adds	r2, #176	@ 0xb0
 8008ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ce8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d101      	bne.n	8008cf4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	e004      	b.n	8008cfe <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3714      	adds	r7, #20
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr
	...

08008d0c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	32b0      	adds	r2, #176	@ 0xb0
 8008d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d22:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008d24:	2301      	movs	r3, #1
 8008d26:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d101      	bne.n	8008d32 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	e025      	b.n	8008d7e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d11f      	bne.n	8008d7c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008d44:	4b10      	ldr	r3, [pc, #64]	@ (8008d88 <USBD_CDC_TransmitPacket+0x7c>)
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	f003 020f 	and.w	r2, r3, #15
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4413      	add	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	4403      	add	r3, r0
 8008d5e:	3314      	adds	r3, #20
 8008d60:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008d62:	4b09      	ldr	r3, [pc, #36]	@ (8008d88 <USBD_CDC_TransmitPacket+0x7c>)
 8008d64:	7819      	ldrb	r1, [r3, #0]
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f002 f833 	bl	800adde <USBD_LL_Transmit>

    ret = USBD_OK;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	20000097 	.word	0x20000097

08008d8c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	32b0      	adds	r2, #176	@ 0xb0
 8008d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008da2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	32b0      	adds	r2, #176	@ 0xb0
 8008dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008db6:	2303      	movs	r3, #3
 8008db8:	e018      	b.n	8008dec <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	7c1b      	ldrb	r3, [r3, #16]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d10a      	bne.n	8008dd8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008df4 <USBD_CDC_ReceivePacket+0x68>)
 8008dc4:	7819      	ldrb	r1, [r3, #0]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008dcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f002 f825 	bl	800ae20 <USBD_LL_PrepareReceive>
 8008dd6:	e008      	b.n	8008dea <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008dd8:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <USBD_CDC_ReceivePacket+0x68>)
 8008dda:	7819      	ldrb	r1, [r3, #0]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008de2:	2340      	movs	r3, #64	@ 0x40
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f002 f81b 	bl	800ae20 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	20000098 	.word	0x20000098

08008df8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b086      	sub	sp, #24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	4613      	mov	r3, r2
 8008e04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d101      	bne.n	8008e10 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008e0c:	2303      	movs	r3, #3
 8008e0e:	e01f      	b.n	8008e50 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d003      	beq.n	8008e36 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	68ba      	ldr	r2, [r7, #8]
 8008e32:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2201      	movs	r2, #1
 8008e3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	79fa      	ldrb	r2, [r7, #7]
 8008e42:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008e44:	68f8      	ldr	r0, [r7, #12]
 8008e46:	f001 fe95 	bl	800ab74 <USBD_LL_Init>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3718      	adds	r7, #24
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e62:	2300      	movs	r3, #0
 8008e64:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d101      	bne.n	8008e70 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	e025      	b.n	8008ebc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	683a      	ldr	r2, [r7, #0]
 8008e74:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	32ae      	adds	r2, #174	@ 0xae
 8008e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d00f      	beq.n	8008eac <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	32ae      	adds	r2, #174	@ 0xae
 8008e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e9c:	f107 020e 	add.w	r2, r7, #14
 8008ea0:	4610      	mov	r0, r2
 8008ea2:	4798      	blx	r3
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008eb2:	1c5a      	adds	r2, r3, #1
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3710      	adds	r7, #16
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f001 fe9d 	bl	800ac0c <USBD_LL_Start>
 8008ed2:	4603      	mov	r3, r0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3708      	adds	r7, #8
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008ee4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	370c      	adds	r7, #12
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr

08008ef2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
 8008efa:	460b      	mov	r3, r1
 8008efc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d009      	beq.n	8008f20 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	78fa      	ldrb	r2, [r7, #3]
 8008f16:	4611      	mov	r1, r2
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	4798      	blx	r3
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b084      	sub	sp, #16
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
 8008f32:	460b      	mov	r3, r1
 8008f34:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	78fa      	ldrb	r2, [r7, #3]
 8008f44:	4611      	mov	r1, r2
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	4798      	blx	r3
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d001      	beq.n	8008f54 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008f50:	2303      	movs	r3, #3
 8008f52:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008f5e:	b580      	push	{r7, lr}
 8008f60:	b084      	sub	sp, #16
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
 8008f66:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f6e:	6839      	ldr	r1, [r7, #0]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f001 f922 	bl	800a1ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008f84:	461a      	mov	r2, r3
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f92:	f003 031f 	and.w	r3, r3, #31
 8008f96:	2b02      	cmp	r3, #2
 8008f98:	d01a      	beq.n	8008fd0 <USBD_LL_SetupStage+0x72>
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d822      	bhi.n	8008fe4 <USBD_LL_SetupStage+0x86>
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d002      	beq.n	8008fa8 <USBD_LL_SetupStage+0x4a>
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d00a      	beq.n	8008fbc <USBD_LL_SetupStage+0x5e>
 8008fa6:	e01d      	b.n	8008fe4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008fae:	4619      	mov	r1, r3
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fb77 	bl	80096a4 <USBD_StdDevReq>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	73fb      	strb	r3, [r7, #15]
      break;
 8008fba:	e020      	b.n	8008ffe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 fbdf 	bl	8009788 <USBD_StdItfReq>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8008fce:	e016      	b.n	8008ffe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fc41 	bl	8009860 <USBD_StdEPReq>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	73fb      	strb	r3, [r7, #15]
      break;
 8008fe2:	e00c      	b.n	8008ffe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008fea:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f001 fe6a 	bl	800accc <USBD_LL_StallEP>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8008ffc:	bf00      	nop
  }

  return ret;
 8008ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b086      	sub	sp, #24
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	460b      	mov	r3, r1
 8009012:	607a      	str	r2, [r7, #4]
 8009014:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009016:	2300      	movs	r3, #0
 8009018:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800901a:	7afb      	ldrb	r3, [r7, #11]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d177      	bne.n	8009110 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009026:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800902e:	2b03      	cmp	r3, #3
 8009030:	f040 80a1 	bne.w	8009176 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	8992      	ldrh	r2, [r2, #12]
 800903c:	4293      	cmp	r3, r2
 800903e:	d91c      	bls.n	800907a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	8992      	ldrh	r2, [r2, #12]
 8009048:	1a9a      	subs	r2, r3, r2
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	693a      	ldr	r2, [r7, #16]
 8009054:	8992      	ldrh	r2, [r2, #12]
 8009056:	441a      	add	r2, r3
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	6919      	ldr	r1, [r3, #16]
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	899b      	ldrh	r3, [r3, #12]
 8009064:	461a      	mov	r2, r3
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	4293      	cmp	r3, r2
 800906c:	bf38      	it	cc
 800906e:	4613      	movcc	r3, r2
 8009070:	461a      	mov	r2, r3
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f001 f9a8 	bl	800a3c8 <USBD_CtlContinueRx>
 8009078:	e07d      	b.n	8009176 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009080:	f003 031f 	and.w	r3, r3, #31
 8009084:	2b02      	cmp	r3, #2
 8009086:	d014      	beq.n	80090b2 <USBD_LL_DataOutStage+0xaa>
 8009088:	2b02      	cmp	r3, #2
 800908a:	d81d      	bhi.n	80090c8 <USBD_LL_DataOutStage+0xc0>
 800908c:	2b00      	cmp	r3, #0
 800908e:	d002      	beq.n	8009096 <USBD_LL_DataOutStage+0x8e>
 8009090:	2b01      	cmp	r3, #1
 8009092:	d003      	beq.n	800909c <USBD_LL_DataOutStage+0x94>
 8009094:	e018      	b.n	80090c8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009096:	2300      	movs	r3, #0
 8009098:	75bb      	strb	r3, [r7, #22]
            break;
 800909a:	e018      	b.n	80090ce <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	4619      	mov	r1, r3
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	f000 fa6e 	bl	8009588 <USBD_CoreFindIF>
 80090ac:	4603      	mov	r3, r0
 80090ae:	75bb      	strb	r3, [r7, #22]
            break;
 80090b0:	e00d      	b.n	80090ce <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	4619      	mov	r1, r3
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	f000 fa70 	bl	80095a2 <USBD_CoreFindEP>
 80090c2:	4603      	mov	r3, r0
 80090c4:	75bb      	strb	r3, [r7, #22]
            break;
 80090c6:	e002      	b.n	80090ce <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80090c8:	2300      	movs	r3, #0
 80090ca:	75bb      	strb	r3, [r7, #22]
            break;
 80090cc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80090ce:	7dbb      	ldrb	r3, [r7, #22]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d119      	bne.n	8009108 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090da:	b2db      	uxtb	r3, r3
 80090dc:	2b03      	cmp	r3, #3
 80090de:	d113      	bne.n	8009108 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80090e0:	7dba      	ldrb	r2, [r7, #22]
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	32ae      	adds	r2, #174	@ 0xae
 80090e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ea:	691b      	ldr	r3, [r3, #16]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d00b      	beq.n	8009108 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80090f0:	7dba      	ldrb	r2, [r7, #22]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80090f8:	7dba      	ldrb	r2, [r7, #22]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	32ae      	adds	r2, #174	@ 0xae
 80090fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f001 f96e 	bl	800a3ea <USBD_CtlSendStatus>
 800910e:	e032      	b.n	8009176 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009110:	7afb      	ldrb	r3, [r7, #11]
 8009112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009116:	b2db      	uxtb	r3, r3
 8009118:	4619      	mov	r1, r3
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f000 fa41 	bl	80095a2 <USBD_CoreFindEP>
 8009120:	4603      	mov	r3, r0
 8009122:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009124:	7dbb      	ldrb	r3, [r7, #22]
 8009126:	2bff      	cmp	r3, #255	@ 0xff
 8009128:	d025      	beq.n	8009176 <USBD_LL_DataOutStage+0x16e>
 800912a:	7dbb      	ldrb	r3, [r7, #22]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d122      	bne.n	8009176 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b03      	cmp	r3, #3
 800913a:	d117      	bne.n	800916c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800913c:	7dba      	ldrb	r2, [r7, #22]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	32ae      	adds	r2, #174	@ 0xae
 8009142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00f      	beq.n	800916c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800914c:	7dba      	ldrb	r2, [r7, #22]
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009154:	7dba      	ldrb	r2, [r7, #22]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	32ae      	adds	r2, #174	@ 0xae
 800915a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800915e:	699b      	ldr	r3, [r3, #24]
 8009160:	7afa      	ldrb	r2, [r7, #11]
 8009162:	4611      	mov	r1, r2
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	4798      	blx	r3
 8009168:	4603      	mov	r3, r0
 800916a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800916c:	7dfb      	ldrb	r3, [r7, #23]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d001      	beq.n	8009176 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009172:	7dfb      	ldrb	r3, [r7, #23]
 8009174:	e000      	b.n	8009178 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b086      	sub	sp, #24
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	460b      	mov	r3, r1
 800918a:	607a      	str	r2, [r7, #4]
 800918c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800918e:	7afb      	ldrb	r3, [r7, #11]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d178      	bne.n	8009286 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	3314      	adds	r3, #20
 8009198:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80091a0:	2b02      	cmp	r3, #2
 80091a2:	d163      	bne.n	800926c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	693a      	ldr	r2, [r7, #16]
 80091aa:	8992      	ldrh	r2, [r2, #12]
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d91c      	bls.n	80091ea <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	693a      	ldr	r2, [r7, #16]
 80091b6:	8992      	ldrh	r2, [r2, #12]
 80091b8:	1a9a      	subs	r2, r3, r2
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	693a      	ldr	r2, [r7, #16]
 80091c4:	8992      	ldrh	r2, [r2, #12]
 80091c6:	441a      	add	r2, r3
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	6919      	ldr	r1, [r3, #16]
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	461a      	mov	r2, r3
 80091d6:	68f8      	ldr	r0, [r7, #12]
 80091d8:	f001 f8c4 	bl	800a364 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091dc:	2300      	movs	r3, #0
 80091de:	2200      	movs	r2, #0
 80091e0:	2100      	movs	r1, #0
 80091e2:	68f8      	ldr	r0, [r7, #12]
 80091e4:	f001 fe1c 	bl	800ae20 <USBD_LL_PrepareReceive>
 80091e8:	e040      	b.n	800926c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	899b      	ldrh	r3, [r3, #12]
 80091ee:	461a      	mov	r2, r3
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d11c      	bne.n	8009232 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	693a      	ldr	r2, [r7, #16]
 80091fe:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009200:	4293      	cmp	r3, r2
 8009202:	d316      	bcc.n	8009232 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800920e:	429a      	cmp	r2, r3
 8009210:	d20f      	bcs.n	8009232 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009212:	2200      	movs	r2, #0
 8009214:	2100      	movs	r1, #0
 8009216:	68f8      	ldr	r0, [r7, #12]
 8009218:	f001 f8a4 	bl	800a364 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2200      	movs	r2, #0
 8009220:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009224:	2300      	movs	r3, #0
 8009226:	2200      	movs	r2, #0
 8009228:	2100      	movs	r1, #0
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f001 fdf8 	bl	800ae20 <USBD_LL_PrepareReceive>
 8009230:	e01c      	b.n	800926c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009238:	b2db      	uxtb	r3, r3
 800923a:	2b03      	cmp	r3, #3
 800923c:	d10f      	bne.n	800925e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d009      	beq.n	800925e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800925e:	2180      	movs	r1, #128	@ 0x80
 8009260:	68f8      	ldr	r0, [r7, #12]
 8009262:	f001 fd33 	bl	800accc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f001 f8d2 	bl	800a410 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d03a      	beq.n	80092ec <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009276:	68f8      	ldr	r0, [r7, #12]
 8009278:	f7ff fe30 	bl	8008edc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009284:	e032      	b.n	80092ec <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009286:	7afb      	ldrb	r3, [r7, #11]
 8009288:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800928c:	b2db      	uxtb	r3, r3
 800928e:	4619      	mov	r1, r3
 8009290:	68f8      	ldr	r0, [r7, #12]
 8009292:	f000 f986 	bl	80095a2 <USBD_CoreFindEP>
 8009296:	4603      	mov	r3, r0
 8009298:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800929a:	7dfb      	ldrb	r3, [r7, #23]
 800929c:	2bff      	cmp	r3, #255	@ 0xff
 800929e:	d025      	beq.n	80092ec <USBD_LL_DataInStage+0x16c>
 80092a0:	7dfb      	ldrb	r3, [r7, #23]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d122      	bne.n	80092ec <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b03      	cmp	r3, #3
 80092b0:	d11c      	bne.n	80092ec <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80092b2:	7dfa      	ldrb	r2, [r7, #23]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	32ae      	adds	r2, #174	@ 0xae
 80092b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d014      	beq.n	80092ec <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80092c2:	7dfa      	ldrb	r2, [r7, #23]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80092ca:	7dfa      	ldrb	r2, [r7, #23]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	32ae      	adds	r2, #174	@ 0xae
 80092d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d4:	695b      	ldr	r3, [r3, #20]
 80092d6:	7afa      	ldrb	r2, [r7, #11]
 80092d8:	4611      	mov	r1, r2
 80092da:	68f8      	ldr	r0, [r7, #12]
 80092dc:	4798      	blx	r3
 80092de:	4603      	mov	r3, r0
 80092e0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80092e2:	7dbb      	ldrb	r3, [r7, #22]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d001      	beq.n	80092ec <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80092e8:	7dbb      	ldrb	r3, [r7, #22]
 80092ea:	e000      	b.n	80092ee <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80092ec:	2300      	movs	r3, #0
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3718      	adds	r7, #24
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80092f6:	b580      	push	{r7, lr}
 80092f8:	b084      	sub	sp, #16
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80092fe:	2300      	movs	r3, #0
 8009300:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2201      	movs	r2, #1
 8009306:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2200      	movs	r2, #0
 800930e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800932e:	2b00      	cmp	r3, #0
 8009330:	d014      	beq.n	800935c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00e      	beq.n	800935c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	6852      	ldr	r2, [r2, #4]
 800934a:	b2d2      	uxtb	r2, r2
 800934c:	4611      	mov	r1, r2
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	4798      	blx	r3
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d001      	beq.n	800935c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009358:	2303      	movs	r3, #3
 800935a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800935c:	2340      	movs	r3, #64	@ 0x40
 800935e:	2200      	movs	r2, #0
 8009360:	2100      	movs	r1, #0
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f001 fc6d 	bl	800ac42 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2240      	movs	r2, #64	@ 0x40
 8009374:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009378:	2340      	movs	r3, #64	@ 0x40
 800937a:	2200      	movs	r2, #0
 800937c:	2180      	movs	r1, #128	@ 0x80
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f001 fc5f 	bl	800ac42 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2201      	movs	r2, #1
 8009388:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2240      	movs	r2, #64	@ 0x40
 8009390:	841a      	strh	r2, [r3, #32]

  return ret;
 8009392:	7bfb      	ldrb	r3, [r7, #15]
}
 8009394:	4618      	mov	r0, r3
 8009396:	3710      	adds	r7, #16
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}

0800939c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	460b      	mov	r3, r1
 80093a6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	78fa      	ldrb	r2, [r7, #3]
 80093ac:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80093ae:	2300      	movs	r3, #0
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	370c      	adds	r7, #12
 80093b4:	46bd      	mov	sp, r7
 80093b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ba:	4770      	bx	lr

080093bc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	2b04      	cmp	r3, #4
 80093ce:	d006      	beq.n	80093de <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093d6:	b2da      	uxtb	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2204      	movs	r2, #4
 80093e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80093e6:	2300      	movs	r3, #0
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009402:	b2db      	uxtb	r3, r3
 8009404:	2b04      	cmp	r3, #4
 8009406:	d106      	bne.n	8009416 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800940e:	b2da      	uxtb	r2, r3
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009416:	2300      	movs	r3, #0
}
 8009418:	4618      	mov	r0, r3
 800941a:	370c      	adds	r7, #12
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr

08009424 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009432:	b2db      	uxtb	r3, r3
 8009434:	2b03      	cmp	r3, #3
 8009436:	d110      	bne.n	800945a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800943e:	2b00      	cmp	r3, #0
 8009440:	d00b      	beq.n	800945a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009448:	69db      	ldr	r3, [r3, #28]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d005      	beq.n	800945a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009454:	69db      	ldr	r3, [r3, #28]
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800945a:	2300      	movs	r3, #0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3708      	adds	r7, #8
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	460b      	mov	r3, r1
 800946e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	32ae      	adds	r2, #174	@ 0xae
 800947a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009482:	2303      	movs	r3, #3
 8009484:	e01c      	b.n	80094c0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800948c:	b2db      	uxtb	r3, r3
 800948e:	2b03      	cmp	r3, #3
 8009490:	d115      	bne.n	80094be <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	32ae      	adds	r2, #174	@ 0xae
 800949c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094a0:	6a1b      	ldr	r3, [r3, #32]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d00b      	beq.n	80094be <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	32ae      	adds	r2, #174	@ 0xae
 80094b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b4:	6a1b      	ldr	r3, [r3, #32]
 80094b6:	78fa      	ldrb	r2, [r7, #3]
 80094b8:	4611      	mov	r1, r2
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3708      	adds	r7, #8
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b082      	sub	sp, #8
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	460b      	mov	r3, r1
 80094d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	32ae      	adds	r2, #174	@ 0xae
 80094de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d101      	bne.n	80094ea <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80094e6:	2303      	movs	r3, #3
 80094e8:	e01c      	b.n	8009524 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b03      	cmp	r3, #3
 80094f4:	d115      	bne.n	8009522 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	32ae      	adds	r2, #174	@ 0xae
 8009500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00b      	beq.n	8009522 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	32ae      	adds	r2, #174	@ 0xae
 8009514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800951a:	78fa      	ldrb	r2, [r7, #3]
 800951c:	4611      	mov	r1, r2
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009534:	2300      	movs	r3, #0
}
 8009536:	4618      	mov	r0, r3
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b084      	sub	sp, #16
 8009546:	af00      	add	r7, sp, #0
 8009548:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800954a:	2300      	movs	r3, #0
 800954c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2201      	movs	r2, #1
 8009552:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00e      	beq.n	800957e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	687a      	ldr	r2, [r7, #4]
 800956a:	6852      	ldr	r2, [r2, #4]
 800956c:	b2d2      	uxtb	r2, r2
 800956e:	4611      	mov	r1, r2
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	4798      	blx	r3
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800957a:	2303      	movs	r3, #3
 800957c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800957e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009588:	b480      	push	{r7}
 800958a:	b083      	sub	sp, #12
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	460b      	mov	r3, r1
 8009592:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009594:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009596:	4618      	mov	r0, r3
 8009598:	370c      	adds	r7, #12
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr

080095a2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80095a2:	b480      	push	{r7}
 80095a4:	b083      	sub	sp, #12
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
 80095aa:	460b      	mov	r3, r1
 80095ac:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80095ae:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b086      	sub	sp, #24
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
 80095c4:	460b      	mov	r3, r1
 80095c6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80095d0:	2300      	movs	r3, #0
 80095d2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	885b      	ldrh	r3, [r3, #2]
 80095d8:	b29b      	uxth	r3, r3
 80095da:	68fa      	ldr	r2, [r7, #12]
 80095dc:	7812      	ldrb	r2, [r2, #0]
 80095de:	4293      	cmp	r3, r2
 80095e0:	d91f      	bls.n	8009622 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80095e8:	e013      	b.n	8009612 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80095ea:	f107 030a 	add.w	r3, r7, #10
 80095ee:	4619      	mov	r1, r3
 80095f0:	6978      	ldr	r0, [r7, #20]
 80095f2:	f000 f81b 	bl	800962c <USBD_GetNextDesc>
 80095f6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	785b      	ldrb	r3, [r3, #1]
 80095fc:	2b05      	cmp	r3, #5
 80095fe:	d108      	bne.n	8009612 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	789b      	ldrb	r3, [r3, #2]
 8009608:	78fa      	ldrb	r2, [r7, #3]
 800960a:	429a      	cmp	r2, r3
 800960c:	d008      	beq.n	8009620 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800960e:	2300      	movs	r3, #0
 8009610:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	885b      	ldrh	r3, [r3, #2]
 8009616:	b29a      	uxth	r2, r3
 8009618:	897b      	ldrh	r3, [r7, #10]
 800961a:	429a      	cmp	r2, r3
 800961c:	d8e5      	bhi.n	80095ea <USBD_GetEpDesc+0x2e>
 800961e:	e000      	b.n	8009622 <USBD_GetEpDesc+0x66>
          break;
 8009620:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009622:	693b      	ldr	r3, [r7, #16]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3718      	adds	r7, #24
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	881b      	ldrh	r3, [r3, #0]
 800963e:	68fa      	ldr	r2, [r7, #12]
 8009640:	7812      	ldrb	r2, [r2, #0]
 8009642:	4413      	add	r3, r2
 8009644:	b29a      	uxth	r2, r3
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	4413      	add	r3, r2
 8009654:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009656:	68fb      	ldr	r3, [r7, #12]
}
 8009658:	4618      	mov	r0, r3
 800965a:	3714      	adds	r7, #20
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009664:	b480      	push	{r7}
 8009666:	b087      	sub	sp, #28
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	3301      	adds	r3, #1
 800967a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009682:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009686:	021b      	lsls	r3, r3, #8
 8009688:	b21a      	sxth	r2, r3
 800968a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800968e:	4313      	orrs	r3, r2
 8009690:	b21b      	sxth	r3, r3
 8009692:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009694:	89fb      	ldrh	r3, [r7, #14]
}
 8009696:	4618      	mov	r0, r3
 8009698:	371c      	adds	r7, #28
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
	...

080096a4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096ae:	2300      	movs	r3, #0
 80096b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096ba:	2b40      	cmp	r3, #64	@ 0x40
 80096bc:	d005      	beq.n	80096ca <USBD_StdDevReq+0x26>
 80096be:	2b40      	cmp	r3, #64	@ 0x40
 80096c0:	d857      	bhi.n	8009772 <USBD_StdDevReq+0xce>
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d00f      	beq.n	80096e6 <USBD_StdDevReq+0x42>
 80096c6:	2b20      	cmp	r3, #32
 80096c8:	d153      	bne.n	8009772 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	32ae      	adds	r2, #174	@ 0xae
 80096d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	6839      	ldr	r1, [r7, #0]
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	4798      	blx	r3
 80096e0:	4603      	mov	r3, r0
 80096e2:	73fb      	strb	r3, [r7, #15]
      break;
 80096e4:	e04a      	b.n	800977c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	785b      	ldrb	r3, [r3, #1]
 80096ea:	2b09      	cmp	r3, #9
 80096ec:	d83b      	bhi.n	8009766 <USBD_StdDevReq+0xc2>
 80096ee:	a201      	add	r2, pc, #4	@ (adr r2, 80096f4 <USBD_StdDevReq+0x50>)
 80096f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f4:	08009749 	.word	0x08009749
 80096f8:	0800975d 	.word	0x0800975d
 80096fc:	08009767 	.word	0x08009767
 8009700:	08009753 	.word	0x08009753
 8009704:	08009767 	.word	0x08009767
 8009708:	08009727 	.word	0x08009727
 800970c:	0800971d 	.word	0x0800971d
 8009710:	08009767 	.word	0x08009767
 8009714:	0800973f 	.word	0x0800973f
 8009718:	08009731 	.word	0x08009731
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800971c:	6839      	ldr	r1, [r7, #0]
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 fa3e 	bl	8009ba0 <USBD_GetDescriptor>
          break;
 8009724:	e024      	b.n	8009770 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009726:	6839      	ldr	r1, [r7, #0]
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fba3 	bl	8009e74 <USBD_SetAddress>
          break;
 800972e:	e01f      	b.n	8009770 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009730:	6839      	ldr	r1, [r7, #0]
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fbe2 	bl	8009efc <USBD_SetConfig>
 8009738:	4603      	mov	r3, r0
 800973a:	73fb      	strb	r3, [r7, #15]
          break;
 800973c:	e018      	b.n	8009770 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800973e:	6839      	ldr	r1, [r7, #0]
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fc85 	bl	800a050 <USBD_GetConfig>
          break;
 8009746:	e013      	b.n	8009770 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009748:	6839      	ldr	r1, [r7, #0]
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 fcb6 	bl	800a0bc <USBD_GetStatus>
          break;
 8009750:	e00e      	b.n	8009770 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009752:	6839      	ldr	r1, [r7, #0]
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 fce5 	bl	800a124 <USBD_SetFeature>
          break;
 800975a:	e009      	b.n	8009770 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 fd09 	bl	800a176 <USBD_ClrFeature>
          break;
 8009764:	e004      	b.n	8009770 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009766:	6839      	ldr	r1, [r7, #0]
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fd60 	bl	800a22e <USBD_CtlError>
          break;
 800976e:	bf00      	nop
      }
      break;
 8009770:	e004      	b.n	800977c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009772:	6839      	ldr	r1, [r7, #0]
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 fd5a 	bl	800a22e <USBD_CtlError>
      break;
 800977a:	bf00      	nop
  }

  return ret;
 800977c:	7bfb      	ldrb	r3, [r7, #15]
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop

08009788 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009792:	2300      	movs	r3, #0
 8009794:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800979e:	2b40      	cmp	r3, #64	@ 0x40
 80097a0:	d005      	beq.n	80097ae <USBD_StdItfReq+0x26>
 80097a2:	2b40      	cmp	r3, #64	@ 0x40
 80097a4:	d852      	bhi.n	800984c <USBD_StdItfReq+0xc4>
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d001      	beq.n	80097ae <USBD_StdItfReq+0x26>
 80097aa:	2b20      	cmp	r3, #32
 80097ac:	d14e      	bne.n	800984c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	3b01      	subs	r3, #1
 80097b8:	2b02      	cmp	r3, #2
 80097ba:	d840      	bhi.n	800983e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	889b      	ldrh	r3, [r3, #4]
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d836      	bhi.n	8009834 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	889b      	ldrh	r3, [r3, #4]
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f7ff feda 	bl	8009588 <USBD_CoreFindIF>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097d8:	7bbb      	ldrb	r3, [r7, #14]
 80097da:	2bff      	cmp	r3, #255	@ 0xff
 80097dc:	d01d      	beq.n	800981a <USBD_StdItfReq+0x92>
 80097de:	7bbb      	ldrb	r3, [r7, #14]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d11a      	bne.n	800981a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80097e4:	7bba      	ldrb	r2, [r7, #14]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	32ae      	adds	r2, #174	@ 0xae
 80097ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d00f      	beq.n	8009814 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80097f4:	7bba      	ldrb	r2, [r7, #14]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80097fc:	7bba      	ldrb	r2, [r7, #14]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	32ae      	adds	r2, #174	@ 0xae
 8009802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	6839      	ldr	r1, [r7, #0]
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	4798      	blx	r3
 800980e:	4603      	mov	r3, r0
 8009810:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009812:	e004      	b.n	800981e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009814:	2303      	movs	r3, #3
 8009816:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009818:	e001      	b.n	800981e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800981a:	2303      	movs	r3, #3
 800981c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	88db      	ldrh	r3, [r3, #6]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d110      	bne.n	8009848 <USBD_StdItfReq+0xc0>
 8009826:	7bfb      	ldrb	r3, [r7, #15]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10d      	bne.n	8009848 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 fddc 	bl	800a3ea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009832:	e009      	b.n	8009848 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009834:	6839      	ldr	r1, [r7, #0]
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f000 fcf9 	bl	800a22e <USBD_CtlError>
          break;
 800983c:	e004      	b.n	8009848 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800983e:	6839      	ldr	r1, [r7, #0]
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 fcf4 	bl	800a22e <USBD_CtlError>
          break;
 8009846:	e000      	b.n	800984a <USBD_StdItfReq+0xc2>
          break;
 8009848:	bf00      	nop
      }
      break;
 800984a:	e004      	b.n	8009856 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800984c:	6839      	ldr	r1, [r7, #0]
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 fced 	bl	800a22e <USBD_CtlError>
      break;
 8009854:	bf00      	nop
  }

  return ret;
 8009856:	7bfb      	ldrb	r3, [r7, #15]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3710      	adds	r7, #16
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800986a:	2300      	movs	r3, #0
 800986c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	889b      	ldrh	r3, [r3, #4]
 8009872:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800987c:	2b40      	cmp	r3, #64	@ 0x40
 800987e:	d007      	beq.n	8009890 <USBD_StdEPReq+0x30>
 8009880:	2b40      	cmp	r3, #64	@ 0x40
 8009882:	f200 8181 	bhi.w	8009b88 <USBD_StdEPReq+0x328>
 8009886:	2b00      	cmp	r3, #0
 8009888:	d02a      	beq.n	80098e0 <USBD_StdEPReq+0x80>
 800988a:	2b20      	cmp	r3, #32
 800988c:	f040 817c 	bne.w	8009b88 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009890:	7bbb      	ldrb	r3, [r7, #14]
 8009892:	4619      	mov	r1, r3
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f7ff fe84 	bl	80095a2 <USBD_CoreFindEP>
 800989a:	4603      	mov	r3, r0
 800989c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800989e:	7b7b      	ldrb	r3, [r7, #13]
 80098a0:	2bff      	cmp	r3, #255	@ 0xff
 80098a2:	f000 8176 	beq.w	8009b92 <USBD_StdEPReq+0x332>
 80098a6:	7b7b      	ldrb	r3, [r7, #13]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	f040 8172 	bne.w	8009b92 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80098ae:	7b7a      	ldrb	r2, [r7, #13]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80098b6:	7b7a      	ldrb	r2, [r7, #13]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	32ae      	adds	r2, #174	@ 0xae
 80098bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098c0:	689b      	ldr	r3, [r3, #8]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 8165 	beq.w	8009b92 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80098c8:	7b7a      	ldrb	r2, [r7, #13]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	32ae      	adds	r2, #174	@ 0xae
 80098ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	6839      	ldr	r1, [r7, #0]
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	4798      	blx	r3
 80098da:	4603      	mov	r3, r0
 80098dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80098de:	e158      	b.n	8009b92 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	785b      	ldrb	r3, [r3, #1]
 80098e4:	2b03      	cmp	r3, #3
 80098e6:	d008      	beq.n	80098fa <USBD_StdEPReq+0x9a>
 80098e8:	2b03      	cmp	r3, #3
 80098ea:	f300 8147 	bgt.w	8009b7c <USBD_StdEPReq+0x31c>
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f000 809b 	beq.w	8009a2a <USBD_StdEPReq+0x1ca>
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d03c      	beq.n	8009972 <USBD_StdEPReq+0x112>
 80098f8:	e140      	b.n	8009b7c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009900:	b2db      	uxtb	r3, r3
 8009902:	2b02      	cmp	r3, #2
 8009904:	d002      	beq.n	800990c <USBD_StdEPReq+0xac>
 8009906:	2b03      	cmp	r3, #3
 8009908:	d016      	beq.n	8009938 <USBD_StdEPReq+0xd8>
 800990a:	e02c      	b.n	8009966 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800990c:	7bbb      	ldrb	r3, [r7, #14]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d00d      	beq.n	800992e <USBD_StdEPReq+0xce>
 8009912:	7bbb      	ldrb	r3, [r7, #14]
 8009914:	2b80      	cmp	r3, #128	@ 0x80
 8009916:	d00a      	beq.n	800992e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009918:	7bbb      	ldrb	r3, [r7, #14]
 800991a:	4619      	mov	r1, r3
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f001 f9d5 	bl	800accc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009922:	2180      	movs	r1, #128	@ 0x80
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f001 f9d1 	bl	800accc <USBD_LL_StallEP>
 800992a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800992c:	e020      	b.n	8009970 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800992e:	6839      	ldr	r1, [r7, #0]
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 fc7c 	bl	800a22e <USBD_CtlError>
              break;
 8009936:	e01b      	b.n	8009970 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	885b      	ldrh	r3, [r3, #2]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10e      	bne.n	800995e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009940:	7bbb      	ldrb	r3, [r7, #14]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00b      	beq.n	800995e <USBD_StdEPReq+0xfe>
 8009946:	7bbb      	ldrb	r3, [r7, #14]
 8009948:	2b80      	cmp	r3, #128	@ 0x80
 800994a:	d008      	beq.n	800995e <USBD_StdEPReq+0xfe>
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	88db      	ldrh	r3, [r3, #6]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d104      	bne.n	800995e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009954:	7bbb      	ldrb	r3, [r7, #14]
 8009956:	4619      	mov	r1, r3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f001 f9b7 	bl	800accc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f000 fd43 	bl	800a3ea <USBD_CtlSendStatus>

              break;
 8009964:	e004      	b.n	8009970 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009966:	6839      	ldr	r1, [r7, #0]
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 fc60 	bl	800a22e <USBD_CtlError>
              break;
 800996e:	bf00      	nop
          }
          break;
 8009970:	e109      	b.n	8009b86 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009978:	b2db      	uxtb	r3, r3
 800997a:	2b02      	cmp	r3, #2
 800997c:	d002      	beq.n	8009984 <USBD_StdEPReq+0x124>
 800997e:	2b03      	cmp	r3, #3
 8009980:	d016      	beq.n	80099b0 <USBD_StdEPReq+0x150>
 8009982:	e04b      	b.n	8009a1c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009984:	7bbb      	ldrb	r3, [r7, #14]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00d      	beq.n	80099a6 <USBD_StdEPReq+0x146>
 800998a:	7bbb      	ldrb	r3, [r7, #14]
 800998c:	2b80      	cmp	r3, #128	@ 0x80
 800998e:	d00a      	beq.n	80099a6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009990:	7bbb      	ldrb	r3, [r7, #14]
 8009992:	4619      	mov	r1, r3
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f001 f999 	bl	800accc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800999a:	2180      	movs	r1, #128	@ 0x80
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f001 f995 	bl	800accc <USBD_LL_StallEP>
 80099a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80099a4:	e040      	b.n	8009a28 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80099a6:	6839      	ldr	r1, [r7, #0]
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 fc40 	bl	800a22e <USBD_CtlError>
              break;
 80099ae:	e03b      	b.n	8009a28 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	885b      	ldrh	r3, [r3, #2]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d136      	bne.n	8009a26 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80099b8:	7bbb      	ldrb	r3, [r7, #14]
 80099ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d004      	beq.n	80099cc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80099c2:	7bbb      	ldrb	r3, [r7, #14]
 80099c4:	4619      	mov	r1, r3
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f001 f99f 	bl	800ad0a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f000 fd0c 	bl	800a3ea <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80099d2:	7bbb      	ldrb	r3, [r7, #14]
 80099d4:	4619      	mov	r1, r3
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7ff fde3 	bl	80095a2 <USBD_CoreFindEP>
 80099dc:	4603      	mov	r3, r0
 80099de:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099e0:	7b7b      	ldrb	r3, [r7, #13]
 80099e2:	2bff      	cmp	r3, #255	@ 0xff
 80099e4:	d01f      	beq.n	8009a26 <USBD_StdEPReq+0x1c6>
 80099e6:	7b7b      	ldrb	r3, [r7, #13]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d11c      	bne.n	8009a26 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80099ec:	7b7a      	ldrb	r2, [r7, #13]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80099f4:	7b7a      	ldrb	r2, [r7, #13]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	32ae      	adds	r2, #174	@ 0xae
 80099fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d010      	beq.n	8009a26 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a04:	7b7a      	ldrb	r2, [r7, #13]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	32ae      	adds	r2, #174	@ 0xae
 8009a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	6839      	ldr	r1, [r7, #0]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	4798      	blx	r3
 8009a16:	4603      	mov	r3, r0
 8009a18:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009a1a:	e004      	b.n	8009a26 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009a1c:	6839      	ldr	r1, [r7, #0]
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f000 fc05 	bl	800a22e <USBD_CtlError>
              break;
 8009a24:	e000      	b.n	8009a28 <USBD_StdEPReq+0x1c8>
              break;
 8009a26:	bf00      	nop
          }
          break;
 8009a28:	e0ad      	b.n	8009b86 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	d002      	beq.n	8009a3c <USBD_StdEPReq+0x1dc>
 8009a36:	2b03      	cmp	r3, #3
 8009a38:	d033      	beq.n	8009aa2 <USBD_StdEPReq+0x242>
 8009a3a:	e099      	b.n	8009b70 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a3c:	7bbb      	ldrb	r3, [r7, #14]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d007      	beq.n	8009a52 <USBD_StdEPReq+0x1f2>
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	2b80      	cmp	r3, #128	@ 0x80
 8009a46:	d004      	beq.n	8009a52 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009a48:	6839      	ldr	r1, [r7, #0]
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 fbef 	bl	800a22e <USBD_CtlError>
                break;
 8009a50:	e093      	b.n	8009b7a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	da0b      	bge.n	8009a72 <USBD_StdEPReq+0x212>
 8009a5a:	7bbb      	ldrb	r3, [r7, #14]
 8009a5c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a60:	4613      	mov	r3, r2
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	4413      	add	r3, r2
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	3310      	adds	r3, #16
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	3304      	adds	r3, #4
 8009a70:	e00b      	b.n	8009a8a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
 8009a74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a78:	4613      	mov	r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	4413      	add	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	4413      	add	r3, r2
 8009a88:	3304      	adds	r3, #4
 8009a8a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	330e      	adds	r3, #14
 8009a96:	2202      	movs	r2, #2
 8009a98:	4619      	mov	r1, r3
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fc44 	bl	800a328 <USBD_CtlSendData>
              break;
 8009aa0:	e06b      	b.n	8009b7a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009aa2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	da11      	bge.n	8009ace <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009aaa:	7bbb      	ldrb	r3, [r7, #14]
 8009aac:	f003 020f 	and.w	r2, r3, #15
 8009ab0:	6879      	ldr	r1, [r7, #4]
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4413      	add	r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	440b      	add	r3, r1
 8009abc:	3323      	adds	r3, #35	@ 0x23
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d117      	bne.n	8009af4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009ac4:	6839      	ldr	r1, [r7, #0]
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 fbb1 	bl	800a22e <USBD_CtlError>
                  break;
 8009acc:	e055      	b.n	8009b7a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009ace:	7bbb      	ldrb	r3, [r7, #14]
 8009ad0:	f003 020f 	and.w	r2, r3, #15
 8009ad4:	6879      	ldr	r1, [r7, #4]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	4413      	add	r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	440b      	add	r3, r1
 8009ae0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009ae4:	781b      	ldrb	r3, [r3, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d104      	bne.n	8009af4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009aea:	6839      	ldr	r1, [r7, #0]
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fb9e 	bl	800a22e <USBD_CtlError>
                  break;
 8009af2:	e042      	b.n	8009b7a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009af4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	da0b      	bge.n	8009b14 <USBD_StdEPReq+0x2b4>
 8009afc:	7bbb      	ldrb	r3, [r7, #14]
 8009afe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b02:	4613      	mov	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4413      	add	r3, r2
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	3310      	adds	r3, #16
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	4413      	add	r3, r2
 8009b10:	3304      	adds	r3, #4
 8009b12:	e00b      	b.n	8009b2c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009b14:	7bbb      	ldrb	r3, [r7, #14]
 8009b16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	4413      	add	r3, r2
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	4413      	add	r3, r2
 8009b2a:	3304      	adds	r3, #4
 8009b2c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009b2e:	7bbb      	ldrb	r3, [r7, #14]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d002      	beq.n	8009b3a <USBD_StdEPReq+0x2da>
 8009b34:	7bbb      	ldrb	r3, [r7, #14]
 8009b36:	2b80      	cmp	r3, #128	@ 0x80
 8009b38:	d103      	bne.n	8009b42 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	739a      	strb	r2, [r3, #14]
 8009b40:	e00e      	b.n	8009b60 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009b42:	7bbb      	ldrb	r3, [r7, #14]
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f001 f8fe 	bl	800ad48 <USBD_LL_IsStallEP>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d003      	beq.n	8009b5a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2201      	movs	r2, #1
 8009b56:	739a      	strb	r2, [r3, #14]
 8009b58:	e002      	b.n	8009b60 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	330e      	adds	r3, #14
 8009b64:	2202      	movs	r2, #2
 8009b66:	4619      	mov	r1, r3
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fbdd 	bl	800a328 <USBD_CtlSendData>
              break;
 8009b6e:	e004      	b.n	8009b7a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009b70:	6839      	ldr	r1, [r7, #0]
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fb5b 	bl	800a22e <USBD_CtlError>
              break;
 8009b78:	bf00      	nop
          }
          break;
 8009b7a:	e004      	b.n	8009b86 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fb55 	bl	800a22e <USBD_CtlError>
          break;
 8009b84:	bf00      	nop
      }
      break;
 8009b86:	e005      	b.n	8009b94 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009b88:	6839      	ldr	r1, [r7, #0]
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 fb4f 	bl	800a22e <USBD_CtlError>
      break;
 8009b90:	e000      	b.n	8009b94 <USBD_StdEPReq+0x334>
      break;
 8009b92:	bf00      	nop
  }

  return ret;
 8009b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009baa:	2300      	movs	r3, #0
 8009bac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	885b      	ldrh	r3, [r3, #2]
 8009bba:	0a1b      	lsrs	r3, r3, #8
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	3b01      	subs	r3, #1
 8009bc0:	2b06      	cmp	r3, #6
 8009bc2:	f200 8128 	bhi.w	8009e16 <USBD_GetDescriptor+0x276>
 8009bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bcc <USBD_GetDescriptor+0x2c>)
 8009bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bcc:	08009be9 	.word	0x08009be9
 8009bd0:	08009c01 	.word	0x08009c01
 8009bd4:	08009c41 	.word	0x08009c41
 8009bd8:	08009e17 	.word	0x08009e17
 8009bdc:	08009e17 	.word	0x08009e17
 8009be0:	08009db7 	.word	0x08009db7
 8009be4:	08009de3 	.word	0x08009de3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	687a      	ldr	r2, [r7, #4]
 8009bf2:	7c12      	ldrb	r2, [r2, #16]
 8009bf4:	f107 0108 	add.w	r1, r7, #8
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	4798      	blx	r3
 8009bfc:	60f8      	str	r0, [r7, #12]
      break;
 8009bfe:	e112      	b.n	8009e26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	7c1b      	ldrb	r3, [r3, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10d      	bne.n	8009c24 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c10:	f107 0208 	add.w	r2, r7, #8
 8009c14:	4610      	mov	r0, r2
 8009c16:	4798      	blx	r3
 8009c18:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	2202      	movs	r2, #2
 8009c20:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009c22:	e100      	b.n	8009e26 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c2c:	f107 0208 	add.w	r2, r7, #8
 8009c30:	4610      	mov	r0, r2
 8009c32:	4798      	blx	r3
 8009c34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	2202      	movs	r2, #2
 8009c3c:	701a      	strb	r2, [r3, #0]
      break;
 8009c3e:	e0f2      	b.n	8009e26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	885b      	ldrh	r3, [r3, #2]
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	2b05      	cmp	r3, #5
 8009c48:	f200 80ac 	bhi.w	8009da4 <USBD_GetDescriptor+0x204>
 8009c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c54 <USBD_GetDescriptor+0xb4>)
 8009c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c52:	bf00      	nop
 8009c54:	08009c6d 	.word	0x08009c6d
 8009c58:	08009ca1 	.word	0x08009ca1
 8009c5c:	08009cd5 	.word	0x08009cd5
 8009c60:	08009d09 	.word	0x08009d09
 8009c64:	08009d3d 	.word	0x08009d3d
 8009c68:	08009d71 	.word	0x08009d71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d00b      	beq.n	8009c90 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	7c12      	ldrb	r2, [r2, #16]
 8009c84:	f107 0108 	add.w	r1, r7, #8
 8009c88:	4610      	mov	r0, r2
 8009c8a:	4798      	blx	r3
 8009c8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c8e:	e091      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c90:	6839      	ldr	r1, [r7, #0]
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 facb 	bl	800a22e <USBD_CtlError>
            err++;
 8009c98:	7afb      	ldrb	r3, [r7, #11]
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	72fb      	strb	r3, [r7, #11]
          break;
 8009c9e:	e089      	b.n	8009db4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d00b      	beq.n	8009cc4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	7c12      	ldrb	r2, [r2, #16]
 8009cb8:	f107 0108 	add.w	r1, r7, #8
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	4798      	blx	r3
 8009cc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cc2:	e077      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cc4:	6839      	ldr	r1, [r7, #0]
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fab1 	bl	800a22e <USBD_CtlError>
            err++;
 8009ccc:	7afb      	ldrb	r3, [r7, #11]
 8009cce:	3301      	adds	r3, #1
 8009cd0:	72fb      	strb	r3, [r7, #11]
          break;
 8009cd2:	e06f      	b.n	8009db4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d00b      	beq.n	8009cf8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	7c12      	ldrb	r2, [r2, #16]
 8009cec:	f107 0108 	add.w	r1, r7, #8
 8009cf0:	4610      	mov	r0, r2
 8009cf2:	4798      	blx	r3
 8009cf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cf6:	e05d      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cf8:	6839      	ldr	r1, [r7, #0]
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f000 fa97 	bl	800a22e <USBD_CtlError>
            err++;
 8009d00:	7afb      	ldrb	r3, [r7, #11]
 8009d02:	3301      	adds	r3, #1
 8009d04:	72fb      	strb	r3, [r7, #11]
          break;
 8009d06:	e055      	b.n	8009db4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d00b      	beq.n	8009d2c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d1a:	691b      	ldr	r3, [r3, #16]
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	7c12      	ldrb	r2, [r2, #16]
 8009d20:	f107 0108 	add.w	r1, r7, #8
 8009d24:	4610      	mov	r0, r2
 8009d26:	4798      	blx	r3
 8009d28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d2a:	e043      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d2c:	6839      	ldr	r1, [r7, #0]
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 fa7d 	bl	800a22e <USBD_CtlError>
            err++;
 8009d34:	7afb      	ldrb	r3, [r7, #11]
 8009d36:	3301      	adds	r3, #1
 8009d38:	72fb      	strb	r3, [r7, #11]
          break;
 8009d3a:	e03b      	b.n	8009db4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d00b      	beq.n	8009d60 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d4e:	695b      	ldr	r3, [r3, #20]
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	7c12      	ldrb	r2, [r2, #16]
 8009d54:	f107 0108 	add.w	r1, r7, #8
 8009d58:	4610      	mov	r0, r2
 8009d5a:	4798      	blx	r3
 8009d5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d5e:	e029      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d60:	6839      	ldr	r1, [r7, #0]
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 fa63 	bl	800a22e <USBD_CtlError>
            err++;
 8009d68:	7afb      	ldrb	r3, [r7, #11]
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	72fb      	strb	r3, [r7, #11]
          break;
 8009d6e:	e021      	b.n	8009db4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00b      	beq.n	8009d94 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d82:	699b      	ldr	r3, [r3, #24]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	7c12      	ldrb	r2, [r2, #16]
 8009d88:	f107 0108 	add.w	r1, r7, #8
 8009d8c:	4610      	mov	r0, r2
 8009d8e:	4798      	blx	r3
 8009d90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d92:	e00f      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d94:	6839      	ldr	r1, [r7, #0]
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 fa49 	bl	800a22e <USBD_CtlError>
            err++;
 8009d9c:	7afb      	ldrb	r3, [r7, #11]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	72fb      	strb	r3, [r7, #11]
          break;
 8009da2:	e007      	b.n	8009db4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009da4:	6839      	ldr	r1, [r7, #0]
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 fa41 	bl	800a22e <USBD_CtlError>
          err++;
 8009dac:	7afb      	ldrb	r3, [r7, #11]
 8009dae:	3301      	adds	r3, #1
 8009db0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009db2:	bf00      	nop
      }
      break;
 8009db4:	e037      	b.n	8009e26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	7c1b      	ldrb	r3, [r3, #16]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d109      	bne.n	8009dd2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dc6:	f107 0208 	add.w	r2, r7, #8
 8009dca:	4610      	mov	r0, r2
 8009dcc:	4798      	blx	r3
 8009dce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009dd0:	e029      	b.n	8009e26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009dd2:	6839      	ldr	r1, [r7, #0]
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f000 fa2a 	bl	800a22e <USBD_CtlError>
        err++;
 8009dda:	7afb      	ldrb	r3, [r7, #11]
 8009ddc:	3301      	adds	r3, #1
 8009dde:	72fb      	strb	r3, [r7, #11]
      break;
 8009de0:	e021      	b.n	8009e26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	7c1b      	ldrb	r3, [r3, #16]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d10d      	bne.n	8009e06 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009df2:	f107 0208 	add.w	r2, r7, #8
 8009df6:	4610      	mov	r0, r2
 8009df8:	4798      	blx	r3
 8009dfa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	2207      	movs	r2, #7
 8009e02:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e04:	e00f      	b.n	8009e26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009e06:	6839      	ldr	r1, [r7, #0]
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 fa10 	bl	800a22e <USBD_CtlError>
        err++;
 8009e0e:	7afb      	ldrb	r3, [r7, #11]
 8009e10:	3301      	adds	r3, #1
 8009e12:	72fb      	strb	r3, [r7, #11]
      break;
 8009e14:	e007      	b.n	8009e26 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009e16:	6839      	ldr	r1, [r7, #0]
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 fa08 	bl	800a22e <USBD_CtlError>
      err++;
 8009e1e:	7afb      	ldrb	r3, [r7, #11]
 8009e20:	3301      	adds	r3, #1
 8009e22:	72fb      	strb	r3, [r7, #11]
      break;
 8009e24:	bf00      	nop
  }

  if (err != 0U)
 8009e26:	7afb      	ldrb	r3, [r7, #11]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d11e      	bne.n	8009e6a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	88db      	ldrh	r3, [r3, #6]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d016      	beq.n	8009e62 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009e34:	893b      	ldrh	r3, [r7, #8]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00e      	beq.n	8009e58 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	88da      	ldrh	r2, [r3, #6]
 8009e3e:	893b      	ldrh	r3, [r7, #8]
 8009e40:	4293      	cmp	r3, r2
 8009e42:	bf28      	it	cs
 8009e44:	4613      	movcs	r3, r2
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e4a:	893b      	ldrh	r3, [r7, #8]
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	68f9      	ldr	r1, [r7, #12]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 fa69 	bl	800a328 <USBD_CtlSendData>
 8009e56:	e009      	b.n	8009e6c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009e58:	6839      	ldr	r1, [r7, #0]
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f9e7 	bl	800a22e <USBD_CtlError>
 8009e60:	e004      	b.n	8009e6c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 fac1 	bl	800a3ea <USBD_CtlSendStatus>
 8009e68:	e000      	b.n	8009e6c <USBD_GetDescriptor+0x2cc>
    return;
 8009e6a:	bf00      	nop
  }
}
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop

08009e74 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b084      	sub	sp, #16
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	889b      	ldrh	r3, [r3, #4]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d131      	bne.n	8009eea <USBD_SetAddress+0x76>
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	88db      	ldrh	r3, [r3, #6]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d12d      	bne.n	8009eea <USBD_SetAddress+0x76>
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	885b      	ldrh	r3, [r3, #2]
 8009e92:	2b7f      	cmp	r3, #127	@ 0x7f
 8009e94:	d829      	bhi.n	8009eea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	885b      	ldrh	r3, [r3, #2]
 8009e9a:	b2db      	uxtb	r3, r3
 8009e9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ea0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	2b03      	cmp	r3, #3
 8009eac:	d104      	bne.n	8009eb8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009eae:	6839      	ldr	r1, [r7, #0]
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 f9bc 	bl	800a22e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eb6:	e01d      	b.n	8009ef4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	7bfa      	ldrb	r2, [r7, #15]
 8009ebc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009ec0:	7bfb      	ldrb	r3, [r7, #15]
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 ff6b 	bl	800ada0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 fa8d 	bl	800a3ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ed0:	7bfb      	ldrb	r3, [r7, #15]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d004      	beq.n	8009ee0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2202      	movs	r2, #2
 8009eda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ede:	e009      	b.n	8009ef4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ee8:	e004      	b.n	8009ef4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009eea:	6839      	ldr	r1, [r7, #0]
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f000 f99e 	bl	800a22e <USBD_CtlError>
  }
}
 8009ef2:	bf00      	nop
 8009ef4:	bf00      	nop
 8009ef6:	3710      	adds	r7, #16
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}

08009efc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f06:	2300      	movs	r3, #0
 8009f08:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	885b      	ldrh	r3, [r3, #2]
 8009f0e:	b2da      	uxtb	r2, r3
 8009f10:	4b4e      	ldr	r3, [pc, #312]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f12:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009f14:	4b4d      	ldr	r3, [pc, #308]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d905      	bls.n	8009f28 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009f1c:	6839      	ldr	r1, [r7, #0]
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 f985 	bl	800a22e <USBD_CtlError>
    return USBD_FAIL;
 8009f24:	2303      	movs	r3, #3
 8009f26:	e08c      	b.n	800a042 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d002      	beq.n	8009f3a <USBD_SetConfig+0x3e>
 8009f34:	2b03      	cmp	r3, #3
 8009f36:	d029      	beq.n	8009f8c <USBD_SetConfig+0x90>
 8009f38:	e075      	b.n	800a026 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009f3a:	4b44      	ldr	r3, [pc, #272]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f3c:	781b      	ldrb	r3, [r3, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d020      	beq.n	8009f84 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009f42:	4b42      	ldr	r3, [pc, #264]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	461a      	mov	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009f4c:	4b3f      	ldr	r3, [pc, #252]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	4619      	mov	r1, r3
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7fe ffcd 	bl	8008ef2 <USBD_SetClassConfig>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009f5c:	7bfb      	ldrb	r3, [r7, #15]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d008      	beq.n	8009f74 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009f62:	6839      	ldr	r1, [r7, #0]
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 f962 	bl	800a22e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2202      	movs	r2, #2
 8009f6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009f72:	e065      	b.n	800a040 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fa38 	bl	800a3ea <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2203      	movs	r2, #3
 8009f7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009f82:	e05d      	b.n	800a040 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fa30 	bl	800a3ea <USBD_CtlSendStatus>
      break;
 8009f8a:	e059      	b.n	800a040 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009f8c:	4b2f      	ldr	r3, [pc, #188]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f8e:	781b      	ldrb	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d112      	bne.n	8009fba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2202      	movs	r2, #2
 8009f98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800a04c <USBD_SetConfig+0x150>)
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009fa6:	4b29      	ldr	r3, [pc, #164]	@ (800a04c <USBD_SetConfig+0x150>)
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7fe ffbc 	bl	8008f2a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 fa19 	bl	800a3ea <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009fb8:	e042      	b.n	800a040 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009fba:	4b24      	ldr	r3, [pc, #144]	@ (800a04c <USBD_SetConfig+0x150>)
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	685b      	ldr	r3, [r3, #4]
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d02a      	beq.n	800a01e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	4619      	mov	r1, r3
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f7fe ffaa 	bl	8008f2a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800a04c <USBD_SetConfig+0x150>)
 8009fd8:	781b      	ldrb	r3, [r3, #0]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800a04c <USBD_SetConfig+0x150>)
 8009fe2:	781b      	ldrb	r3, [r3, #0]
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f7fe ff83 	bl	8008ef2 <USBD_SetClassConfig>
 8009fec:	4603      	mov	r3, r0
 8009fee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009ff0:	7bfb      	ldrb	r3, [r7, #15]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d00f      	beq.n	800a016 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009ff6:	6839      	ldr	r1, [r7, #0]
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 f918 	bl	800a22e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	b2db      	uxtb	r3, r3
 800a004:	4619      	mov	r1, r3
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7fe ff8f 	bl	8008f2a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2202      	movs	r2, #2
 800a010:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a014:	e014      	b.n	800a040 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 f9e7 	bl	800a3ea <USBD_CtlSendStatus>
      break;
 800a01c:	e010      	b.n	800a040 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 f9e3 	bl	800a3ea <USBD_CtlSendStatus>
      break;
 800a024:	e00c      	b.n	800a040 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a026:	6839      	ldr	r1, [r7, #0]
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f000 f900 	bl	800a22e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a02e:	4b07      	ldr	r3, [pc, #28]	@ (800a04c <USBD_SetConfig+0x150>)
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	4619      	mov	r1, r3
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f7fe ff78 	bl	8008f2a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a03a:	2303      	movs	r3, #3
 800a03c:	73fb      	strb	r3, [r7, #15]
      break;
 800a03e:	bf00      	nop
  }

  return ret;
 800a040:	7bfb      	ldrb	r3, [r7, #15]
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}
 800a04a:	bf00      	nop
 800a04c:	20000ba0 	.word	0x20000ba0

0800a050 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	88db      	ldrh	r3, [r3, #6]
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d004      	beq.n	800a06c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a062:	6839      	ldr	r1, [r7, #0]
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 f8e2 	bl	800a22e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a06a:	e023      	b.n	800a0b4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a072:	b2db      	uxtb	r3, r3
 800a074:	2b02      	cmp	r3, #2
 800a076:	dc02      	bgt.n	800a07e <USBD_GetConfig+0x2e>
 800a078:	2b00      	cmp	r3, #0
 800a07a:	dc03      	bgt.n	800a084 <USBD_GetConfig+0x34>
 800a07c:	e015      	b.n	800a0aa <USBD_GetConfig+0x5a>
 800a07e:	2b03      	cmp	r3, #3
 800a080:	d00b      	beq.n	800a09a <USBD_GetConfig+0x4a>
 800a082:	e012      	b.n	800a0aa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	3308      	adds	r3, #8
 800a08e:	2201      	movs	r2, #1
 800a090:	4619      	mov	r1, r3
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f948 	bl	800a328 <USBD_CtlSendData>
        break;
 800a098:	e00c      	b.n	800a0b4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	3304      	adds	r3, #4
 800a09e:	2201      	movs	r2, #1
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f940 	bl	800a328 <USBD_CtlSendData>
        break;
 800a0a8:	e004      	b.n	800a0b4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a0aa:	6839      	ldr	r1, [r7, #0]
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 f8be 	bl	800a22e <USBD_CtlError>
        break;
 800a0b2:	bf00      	nop
}
 800a0b4:	bf00      	nop
 800a0b6:	3708      	adds	r7, #8
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b082      	sub	sp, #8
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	2b02      	cmp	r3, #2
 800a0d2:	d81e      	bhi.n	800a112 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	88db      	ldrh	r3, [r3, #6]
 800a0d8:	2b02      	cmp	r3, #2
 800a0da:	d004      	beq.n	800a0e6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a0dc:	6839      	ldr	r1, [r7, #0]
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 f8a5 	bl	800a22e <USBD_CtlError>
        break;
 800a0e4:	e01a      	b.n	800a11c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d005      	beq.n	800a102 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	f043 0202 	orr.w	r2, r3, #2
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	330c      	adds	r3, #12
 800a106:	2202      	movs	r2, #2
 800a108:	4619      	mov	r1, r3
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 f90c 	bl	800a328 <USBD_CtlSendData>
      break;
 800a110:	e004      	b.n	800a11c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a112:	6839      	ldr	r1, [r7, #0]
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 f88a 	bl	800a22e <USBD_CtlError>
      break;
 800a11a:	bf00      	nop
  }
}
 800a11c:	bf00      	nop
 800a11e:	3708      	adds	r7, #8
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	885b      	ldrh	r3, [r3, #2]
 800a132:	2b01      	cmp	r3, #1
 800a134:	d107      	bne.n	800a146 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2201      	movs	r2, #1
 800a13a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 f953 	bl	800a3ea <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a144:	e013      	b.n	800a16e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	885b      	ldrh	r3, [r3, #2]
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d10b      	bne.n	800a166 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	889b      	ldrh	r3, [r3, #4]
 800a152:	0a1b      	lsrs	r3, r3, #8
 800a154:	b29b      	uxth	r3, r3
 800a156:	b2da      	uxtb	r2, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 f943 	bl	800a3ea <USBD_CtlSendStatus>
}
 800a164:	e003      	b.n	800a16e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a166:	6839      	ldr	r1, [r7, #0]
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 f860 	bl	800a22e <USBD_CtlError>
}
 800a16e:	bf00      	nop
 800a170:	3708      	adds	r7, #8
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a176:	b580      	push	{r7, lr}
 800a178:	b082      	sub	sp, #8
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
 800a17e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a186:	b2db      	uxtb	r3, r3
 800a188:	3b01      	subs	r3, #1
 800a18a:	2b02      	cmp	r3, #2
 800a18c:	d80b      	bhi.n	800a1a6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	885b      	ldrh	r3, [r3, #2]
 800a192:	2b01      	cmp	r3, #1
 800a194:	d10c      	bne.n	800a1b0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2200      	movs	r2, #0
 800a19a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 f923 	bl	800a3ea <USBD_CtlSendStatus>
      }
      break;
 800a1a4:	e004      	b.n	800a1b0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a1a6:	6839      	ldr	r1, [r7, #0]
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f840 	bl	800a22e <USBD_CtlError>
      break;
 800a1ae:	e000      	b.n	800a1b2 <USBD_ClrFeature+0x3c>
      break;
 800a1b0:	bf00      	nop
  }
}
 800a1b2:	bf00      	nop
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}

0800a1ba <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b084      	sub	sp, #16
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
 800a1c2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	781a      	ldrb	r2, [r3, #0]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	781a      	ldrb	r2, [r3, #0]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	3301      	adds	r3, #1
 800a1e2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a1e4:	68f8      	ldr	r0, [r7, #12]
 800a1e6:	f7ff fa3d 	bl	8009664 <SWAPBYTE>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a1fe:	68f8      	ldr	r0, [r7, #12]
 800a200:	f7ff fa30 	bl	8009664 <SWAPBYTE>
 800a204:	4603      	mov	r3, r0
 800a206:	461a      	mov	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	3301      	adds	r3, #1
 800a210:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	3301      	adds	r3, #1
 800a216:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a218:	68f8      	ldr	r0, [r7, #12]
 800a21a:	f7ff fa23 	bl	8009664 <SWAPBYTE>
 800a21e:	4603      	mov	r3, r0
 800a220:	461a      	mov	r2, r3
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	80da      	strh	r2, [r3, #6]
}
 800a226:	bf00      	nop
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b082      	sub	sp, #8
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
 800a236:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a238:	2180      	movs	r1, #128	@ 0x80
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 fd46 	bl	800accc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a240:	2100      	movs	r1, #0
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f000 fd42 	bl	800accc <USBD_LL_StallEP>
}
 800a248:	bf00      	nop
 800a24a:	3708      	adds	r7, #8
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b086      	sub	sp, #24
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a25c:	2300      	movs	r3, #0
 800a25e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d042      	beq.n	800a2ec <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a26a:	6938      	ldr	r0, [r7, #16]
 800a26c:	f000 f842 	bl	800a2f4 <USBD_GetLen>
 800a270:	4603      	mov	r3, r0
 800a272:	3301      	adds	r3, #1
 800a274:	005b      	lsls	r3, r3, #1
 800a276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a27a:	d808      	bhi.n	800a28e <USBD_GetString+0x3e>
 800a27c:	6938      	ldr	r0, [r7, #16]
 800a27e:	f000 f839 	bl	800a2f4 <USBD_GetLen>
 800a282:	4603      	mov	r3, r0
 800a284:	3301      	adds	r3, #1
 800a286:	b29b      	uxth	r3, r3
 800a288:	005b      	lsls	r3, r3, #1
 800a28a:	b29a      	uxth	r2, r3
 800a28c:	e001      	b.n	800a292 <USBD_GetString+0x42>
 800a28e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a296:	7dfb      	ldrb	r3, [r7, #23]
 800a298:	68ba      	ldr	r2, [r7, #8]
 800a29a:	4413      	add	r3, r2
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	7812      	ldrb	r2, [r2, #0]
 800a2a0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a2a2:	7dfb      	ldrb	r3, [r7, #23]
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a2a8:	7dfb      	ldrb	r3, [r7, #23]
 800a2aa:	68ba      	ldr	r2, [r7, #8]
 800a2ac:	4413      	add	r3, r2
 800a2ae:	2203      	movs	r2, #3
 800a2b0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a2b2:	7dfb      	ldrb	r3, [r7, #23]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a2b8:	e013      	b.n	800a2e2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a2ba:	7dfb      	ldrb	r3, [r7, #23]
 800a2bc:	68ba      	ldr	r2, [r7, #8]
 800a2be:	4413      	add	r3, r2
 800a2c0:	693a      	ldr	r2, [r7, #16]
 800a2c2:	7812      	ldrb	r2, [r2, #0]
 800a2c4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	613b      	str	r3, [r7, #16]
    idx++;
 800a2cc:	7dfb      	ldrb	r3, [r7, #23]
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a2d2:	7dfb      	ldrb	r3, [r7, #23]
 800a2d4:	68ba      	ldr	r2, [r7, #8]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	2200      	movs	r2, #0
 800a2da:	701a      	strb	r2, [r3, #0]
    idx++;
 800a2dc:	7dfb      	ldrb	r3, [r7, #23]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d1e7      	bne.n	800a2ba <USBD_GetString+0x6a>
 800a2ea:	e000      	b.n	800a2ee <USBD_GetString+0x9e>
    return;
 800a2ec:	bf00      	nop
  }
}
 800a2ee:	3718      	adds	r7, #24
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a304:	e005      	b.n	800a312 <USBD_GetLen+0x1e>
  {
    len++;
 800a306:	7bfb      	ldrb	r3, [r7, #15]
 800a308:	3301      	adds	r3, #1
 800a30a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	3301      	adds	r3, #1
 800a310:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d1f5      	bne.n	800a306 <USBD_GetLen+0x12>
  }

  return len;
 800a31a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3714      	adds	r7, #20
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr

0800a328 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	60f8      	str	r0, [r7, #12]
 800a330:	60b9      	str	r1, [r7, #8]
 800a332:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2202      	movs	r2, #2
 800a338:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	68ba      	ldr	r2, [r7, #8]
 800a346:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	2100      	movs	r1, #0
 800a354:	68f8      	ldr	r0, [r7, #12]
 800a356:	f000 fd42 	bl	800adde <USBD_LL_Transmit>

  return USBD_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3710      	adds	r7, #16
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	68ba      	ldr	r2, [r7, #8]
 800a374:	2100      	movs	r1, #0
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 fd31 	bl	800adde <USBD_LL_Transmit>

  return USBD_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b084      	sub	sp, #16
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	60f8      	str	r0, [r7, #12]
 800a38e:	60b9      	str	r1, [r7, #8]
 800a390:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2203      	movs	r2, #3
 800a396:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	68ba      	ldr	r2, [r7, #8]
 800a3a6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	2100      	movs	r1, #0
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f000 fd31 	bl	800ae20 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3710      	adds	r7, #16
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	68ba      	ldr	r2, [r7, #8]
 800a3d8:	2100      	movs	r1, #0
 800a3da:	68f8      	ldr	r0, [r7, #12]
 800a3dc:	f000 fd20 	bl	800ae20 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3710      	adds	r7, #16
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}

0800a3ea <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a3ea:	b580      	push	{r7, lr}
 800a3ec:	b082      	sub	sp, #8
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2204      	movs	r2, #4
 800a3f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	2100      	movs	r1, #0
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 fcec 	bl	800adde <USBD_LL_Transmit>

  return USBD_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3708      	adds	r7, #8
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2205      	movs	r2, #5
 800a41c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a420:	2300      	movs	r3, #0
 800a422:	2200      	movs	r2, #0
 800a424:	2100      	movs	r1, #0
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 fcfa 	bl	800ae20 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3708      	adds	r7, #8
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
	...

0800a438 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a43c:	2200      	movs	r2, #0
 800a43e:	4912      	ldr	r1, [pc, #72]	@ (800a488 <MX_USB_DEVICE_Init+0x50>)
 800a440:	4812      	ldr	r0, [pc, #72]	@ (800a48c <MX_USB_DEVICE_Init+0x54>)
 800a442:	f7fe fcd9 	bl	8008df8 <USBD_Init>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a44c:	f7f7 fb5e 	bl	8001b0c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a450:	490f      	ldr	r1, [pc, #60]	@ (800a490 <MX_USB_DEVICE_Init+0x58>)
 800a452:	480e      	ldr	r0, [pc, #56]	@ (800a48c <MX_USB_DEVICE_Init+0x54>)
 800a454:	f7fe fd00 	bl	8008e58 <USBD_RegisterClass>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d001      	beq.n	800a462 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a45e:	f7f7 fb55 	bl	8001b0c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a462:	490c      	ldr	r1, [pc, #48]	@ (800a494 <MX_USB_DEVICE_Init+0x5c>)
 800a464:	4809      	ldr	r0, [pc, #36]	@ (800a48c <MX_USB_DEVICE_Init+0x54>)
 800a466:	f7fe fbf7 	bl	8008c58 <USBD_CDC_RegisterInterface>
 800a46a:	4603      	mov	r3, r0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d001      	beq.n	800a474 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a470:	f7f7 fb4c 	bl	8001b0c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a474:	4805      	ldr	r0, [pc, #20]	@ (800a48c <MX_USB_DEVICE_Init+0x54>)
 800a476:	f7fe fd25 	bl	8008ec4 <USBD_Start>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d001      	beq.n	800a484 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a480:	f7f7 fb44 	bl	8001b0c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a484:	bf00      	nop
 800a486:	bd80      	pop	{r7, pc}
 800a488:	200000b0 	.word	0x200000b0
 800a48c:	20000ba4 	.word	0x20000ba4
 800a490:	2000001c 	.word	0x2000001c
 800a494:	2000009c 	.word	0x2000009c

0800a498 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a49c:	2200      	movs	r2, #0
 800a49e:	4905      	ldr	r1, [pc, #20]	@ (800a4b4 <CDC_Init_FS+0x1c>)
 800a4a0:	4805      	ldr	r0, [pc, #20]	@ (800a4b8 <CDC_Init_FS+0x20>)
 800a4a2:	f7fe fbf3 	bl	8008c8c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a4a6:	4905      	ldr	r1, [pc, #20]	@ (800a4bc <CDC_Init_FS+0x24>)
 800a4a8:	4803      	ldr	r0, [pc, #12]	@ (800a4b8 <CDC_Init_FS+0x20>)
 800a4aa:	f7fe fc11 	bl	8008cd0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a4ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	bd80      	pop	{r7, pc}
 800a4b4:	20001680 	.word	0x20001680
 800a4b8:	20000ba4 	.word	0x20000ba4
 800a4bc:	20000e80 	.word	0x20000e80

0800a4c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a4c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr

0800a4d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	6039      	str	r1, [r7, #0]
 800a4da:	71fb      	strb	r3, [r7, #7]
 800a4dc:	4613      	mov	r3, r2
 800a4de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a4e0:	79fb      	ldrb	r3, [r7, #7]
 800a4e2:	2b23      	cmp	r3, #35	@ 0x23
 800a4e4:	d84a      	bhi.n	800a57c <CDC_Control_FS+0xac>
 800a4e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a4ec <CDC_Control_FS+0x1c>)
 800a4e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4ec:	0800a57d 	.word	0x0800a57d
 800a4f0:	0800a57d 	.word	0x0800a57d
 800a4f4:	0800a57d 	.word	0x0800a57d
 800a4f8:	0800a57d 	.word	0x0800a57d
 800a4fc:	0800a57d 	.word	0x0800a57d
 800a500:	0800a57d 	.word	0x0800a57d
 800a504:	0800a57d 	.word	0x0800a57d
 800a508:	0800a57d 	.word	0x0800a57d
 800a50c:	0800a57d 	.word	0x0800a57d
 800a510:	0800a57d 	.word	0x0800a57d
 800a514:	0800a57d 	.word	0x0800a57d
 800a518:	0800a57d 	.word	0x0800a57d
 800a51c:	0800a57d 	.word	0x0800a57d
 800a520:	0800a57d 	.word	0x0800a57d
 800a524:	0800a57d 	.word	0x0800a57d
 800a528:	0800a57d 	.word	0x0800a57d
 800a52c:	0800a57d 	.word	0x0800a57d
 800a530:	0800a57d 	.word	0x0800a57d
 800a534:	0800a57d 	.word	0x0800a57d
 800a538:	0800a57d 	.word	0x0800a57d
 800a53c:	0800a57d 	.word	0x0800a57d
 800a540:	0800a57d 	.word	0x0800a57d
 800a544:	0800a57d 	.word	0x0800a57d
 800a548:	0800a57d 	.word	0x0800a57d
 800a54c:	0800a57d 	.word	0x0800a57d
 800a550:	0800a57d 	.word	0x0800a57d
 800a554:	0800a57d 	.word	0x0800a57d
 800a558:	0800a57d 	.word	0x0800a57d
 800a55c:	0800a57d 	.word	0x0800a57d
 800a560:	0800a57d 	.word	0x0800a57d
 800a564:	0800a57d 	.word	0x0800a57d
 800a568:	0800a57d 	.word	0x0800a57d
 800a56c:	0800a57d 	.word	0x0800a57d
 800a570:	0800a57d 	.word	0x0800a57d
 800a574:	0800a57d 	.word	0x0800a57d
 800a578:	0800a57d 	.word	0x0800a57d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a57c:	bf00      	nop
  }

  return (USBD_OK);
 800a57e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a580:	4618      	mov	r0, r3
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	Buf[*Len] = '\0';  // Null-terminate for safety
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	4413      	add	r3, r2
 800a59e:	2200      	movs	r2, #0
 800a5a0:	701a      	strb	r2, [r3, #0]


	switch (Buf[0]) {
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	3b63      	subs	r3, #99	@ 0x63
 800a5a8:	2b10      	cmp	r3, #16
 800a5aa:	d835      	bhi.n	800a618 <CDC_Receive_FS+0x8c>
 800a5ac:	a201      	add	r2, pc, #4	@ (adr r2, 800a5b4 <CDC_Receive_FS+0x28>)
 800a5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b2:	bf00      	nop
 800a5b4:	0800a609 	.word	0x0800a609
 800a5b8:	0800a619 	.word	0x0800a619
 800a5bc:	0800a611 	.word	0x0800a611
 800a5c0:	0800a619 	.word	0x0800a619
 800a5c4:	0800a619 	.word	0x0800a619
 800a5c8:	0800a619 	.word	0x0800a619
 800a5cc:	0800a5f9 	.word	0x0800a5f9
 800a5d0:	0800a619 	.word	0x0800a619
 800a5d4:	0800a619 	.word	0x0800a619
 800a5d8:	0800a619 	.word	0x0800a619
 800a5dc:	0800a619 	.word	0x0800a619
 800a5e0:	0800a619 	.word	0x0800a619
 800a5e4:	0800a619 	.word	0x0800a619
 800a5e8:	0800a619 	.word	0x0800a619
 800a5ec:	0800a619 	.word	0x0800a619
 800a5f0:	0800a619 	.word	0x0800a619
 800a5f4:	0800a601 	.word	0x0800a601
		case 'i':
			gripperState = IDLE;
 800a5f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a634 <CDC_Receive_FS+0xa8>)
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	701a      	strb	r2, [r3, #0]
			break;
 800a5fe:	e00c      	b.n	800a61a <CDC_Receive_FS+0x8e>
		case 's':
			gripperState = START;
 800a600:	4b0c      	ldr	r3, [pc, #48]	@ (800a634 <CDC_Receive_FS+0xa8>)
 800a602:	2200      	movs	r2, #0
 800a604:	701a      	strb	r2, [r3, #0]
			break;
 800a606:	e008      	b.n	800a61a <CDC_Receive_FS+0x8e>
		case 'c':
			gripperState = CONTROL;
 800a608:	4b0a      	ldr	r3, [pc, #40]	@ (800a634 <CDC_Receive_FS+0xa8>)
 800a60a:	2202      	movs	r2, #2
 800a60c:	701a      	strb	r2, [r3, #0]
			break;
 800a60e:	e004      	b.n	800a61a <CDC_Receive_FS+0x8e>
		case 'e':
			gripperState = END;
 800a610:	4b08      	ldr	r3, [pc, #32]	@ (800a634 <CDC_Receive_FS+0xa8>)
 800a612:	2203      	movs	r2, #3
 800a614:	701a      	strb	r2, [r3, #0]
			break;
 800a616:	e000      	b.n	800a61a <CDC_Receive_FS+0x8e>
		default: break;
 800a618:	bf00      	nop
	}



  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a61a:	6879      	ldr	r1, [r7, #4]
 800a61c:	4806      	ldr	r0, [pc, #24]	@ (800a638 <CDC_Receive_FS+0xac>)
 800a61e:	f7fe fb57 	bl	8008cd0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a622:	4805      	ldr	r0, [pc, #20]	@ (800a638 <CDC_Receive_FS+0xac>)
 800a624:	f7fe fbb2 	bl	8008d8c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a628:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	20000000 	.word	0x20000000
 800a638:	20000ba4 	.word	0x20000ba4

0800a63c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	460b      	mov	r3, r1
 800a646:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a648:	2300      	movs	r3, #0
 800a64a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a64c:	4b0d      	ldr	r3, [pc, #52]	@ (800a684 <CDC_Transmit_FS+0x48>)
 800a64e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a652:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a65e:	2301      	movs	r3, #1
 800a660:	e00b      	b.n	800a67a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a662:	887b      	ldrh	r3, [r7, #2]
 800a664:	461a      	mov	r2, r3
 800a666:	6879      	ldr	r1, [r7, #4]
 800a668:	4806      	ldr	r0, [pc, #24]	@ (800a684 <CDC_Transmit_FS+0x48>)
 800a66a:	f7fe fb0f 	bl	8008c8c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a66e:	4805      	ldr	r0, [pc, #20]	@ (800a684 <CDC_Transmit_FS+0x48>)
 800a670:	f7fe fb4c 	bl	8008d0c <USBD_CDC_TransmitPacket>
 800a674:	4603      	mov	r3, r0
 800a676:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a678:	7bfb      	ldrb	r3, [r7, #15]
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
 800a682:	bf00      	nop
 800a684:	20000ba4 	.word	0x20000ba4

0800a688 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	4613      	mov	r3, r2
 800a694:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a696:	2300      	movs	r3, #0
 800a698:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a69a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	371c      	adds	r7, #28
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
	...

0800a6ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	6039      	str	r1, [r7, #0]
 800a6b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	2212      	movs	r2, #18
 800a6bc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a6be:	4b03      	ldr	r3, [pc, #12]	@ (800a6cc <USBD_FS_DeviceDescriptor+0x20>)
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	370c      	adds	r7, #12
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr
 800a6cc:	200000cc 	.word	0x200000cc

0800a6d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	6039      	str	r1, [r7, #0]
 800a6da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	2204      	movs	r2, #4
 800a6e0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a6e2:	4b03      	ldr	r3, [pc, #12]	@ (800a6f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr
 800a6f0:	200000e0 	.word	0x200000e0

0800a6f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b082      	sub	sp, #8
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	6039      	str	r1, [r7, #0]
 800a6fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a700:	79fb      	ldrb	r3, [r7, #7]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d105      	bne.n	800a712 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a706:	683a      	ldr	r2, [r7, #0]
 800a708:	4907      	ldr	r1, [pc, #28]	@ (800a728 <USBD_FS_ProductStrDescriptor+0x34>)
 800a70a:	4808      	ldr	r0, [pc, #32]	@ (800a72c <USBD_FS_ProductStrDescriptor+0x38>)
 800a70c:	f7ff fda0 	bl	800a250 <USBD_GetString>
 800a710:	e004      	b.n	800a71c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a712:	683a      	ldr	r2, [r7, #0]
 800a714:	4904      	ldr	r1, [pc, #16]	@ (800a728 <USBD_FS_ProductStrDescriptor+0x34>)
 800a716:	4805      	ldr	r0, [pc, #20]	@ (800a72c <USBD_FS_ProductStrDescriptor+0x38>)
 800a718:	f7ff fd9a 	bl	800a250 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a71c:	4b02      	ldr	r3, [pc, #8]	@ (800a728 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3708      	adds	r7, #8
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	20001e80 	.word	0x20001e80
 800a72c:	0800dc34 	.word	0x0800dc34

0800a730 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	4603      	mov	r3, r0
 800a738:	6039      	str	r1, [r7, #0]
 800a73a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a73c:	683a      	ldr	r2, [r7, #0]
 800a73e:	4904      	ldr	r1, [pc, #16]	@ (800a750 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a740:	4804      	ldr	r0, [pc, #16]	@ (800a754 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a742:	f7ff fd85 	bl	800a250 <USBD_GetString>
  return USBD_StrDesc;
 800a746:	4b02      	ldr	r3, [pc, #8]	@ (800a750 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3708      	adds	r7, #8
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}
 800a750:	20001e80 	.word	0x20001e80
 800a754:	0800dc4c 	.word	0x0800dc4c

0800a758 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	4603      	mov	r3, r0
 800a760:	6039      	str	r1, [r7, #0]
 800a762:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	221a      	movs	r2, #26
 800a768:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a76a:	f000 f843 	bl	800a7f4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a76e:	4b02      	ldr	r3, [pc, #8]	@ (800a778 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	200000e4 	.word	0x200000e4

0800a77c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	4603      	mov	r3, r0
 800a784:	6039      	str	r1, [r7, #0]
 800a786:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a788:	79fb      	ldrb	r3, [r7, #7]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d105      	bne.n	800a79a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a78e:	683a      	ldr	r2, [r7, #0]
 800a790:	4907      	ldr	r1, [pc, #28]	@ (800a7b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a792:	4808      	ldr	r0, [pc, #32]	@ (800a7b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a794:	f7ff fd5c 	bl	800a250 <USBD_GetString>
 800a798:	e004      	b.n	800a7a4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a79a:	683a      	ldr	r2, [r7, #0]
 800a79c:	4904      	ldr	r1, [pc, #16]	@ (800a7b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a79e:	4805      	ldr	r0, [pc, #20]	@ (800a7b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a7a0:	f7ff fd56 	bl	800a250 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7a4:	4b02      	ldr	r3, [pc, #8]	@ (800a7b0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	20001e80 	.word	0x20001e80
 800a7b4:	0800dc60 	.word	0x0800dc60

0800a7b8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b082      	sub	sp, #8
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	4603      	mov	r3, r0
 800a7c0:	6039      	str	r1, [r7, #0]
 800a7c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a7c4:	79fb      	ldrb	r3, [r7, #7]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d105      	bne.n	800a7d6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a7ca:	683a      	ldr	r2, [r7, #0]
 800a7cc:	4907      	ldr	r1, [pc, #28]	@ (800a7ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a7ce:	4808      	ldr	r0, [pc, #32]	@ (800a7f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a7d0:	f7ff fd3e 	bl	800a250 <USBD_GetString>
 800a7d4:	e004      	b.n	800a7e0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a7d6:	683a      	ldr	r2, [r7, #0]
 800a7d8:	4904      	ldr	r1, [pc, #16]	@ (800a7ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a7da:	4805      	ldr	r0, [pc, #20]	@ (800a7f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a7dc:	f7ff fd38 	bl	800a250 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7e0:	4b02      	ldr	r3, [pc, #8]	@ (800a7ec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3708      	adds	r7, #8
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}
 800a7ea:	bf00      	nop
 800a7ec:	20001e80 	.word	0x20001e80
 800a7f0:	0800dc6c 	.word	0x0800dc6c

0800a7f4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a7fa:	4b0f      	ldr	r3, [pc, #60]	@ (800a838 <Get_SerialNum+0x44>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a800:	4b0e      	ldr	r3, [pc, #56]	@ (800a83c <Get_SerialNum+0x48>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a806:	4b0e      	ldr	r3, [pc, #56]	@ (800a840 <Get_SerialNum+0x4c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a80c:	68fa      	ldr	r2, [r7, #12]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4413      	add	r3, r2
 800a812:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d009      	beq.n	800a82e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a81a:	2208      	movs	r2, #8
 800a81c:	4909      	ldr	r1, [pc, #36]	@ (800a844 <Get_SerialNum+0x50>)
 800a81e:	68f8      	ldr	r0, [r7, #12]
 800a820:	f000 f814 	bl	800a84c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a824:	2204      	movs	r2, #4
 800a826:	4908      	ldr	r1, [pc, #32]	@ (800a848 <Get_SerialNum+0x54>)
 800a828:	68b8      	ldr	r0, [r7, #8]
 800a82a:	f000 f80f 	bl	800a84c <IntToUnicode>
  }
}
 800a82e:	bf00      	nop
 800a830:	3710      	adds	r7, #16
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}
 800a836:	bf00      	nop
 800a838:	1fff7a10 	.word	0x1fff7a10
 800a83c:	1fff7a14 	.word	0x1fff7a14
 800a840:	1fff7a18 	.word	0x1fff7a18
 800a844:	200000e6 	.word	0x200000e6
 800a848:	200000f6 	.word	0x200000f6

0800a84c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	4613      	mov	r3, r2
 800a858:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a85a:	2300      	movs	r3, #0
 800a85c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a85e:	2300      	movs	r3, #0
 800a860:	75fb      	strb	r3, [r7, #23]
 800a862:	e027      	b.n	800a8b4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	0f1b      	lsrs	r3, r3, #28
 800a868:	2b09      	cmp	r3, #9
 800a86a:	d80b      	bhi.n	800a884 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	0f1b      	lsrs	r3, r3, #28
 800a870:	b2da      	uxtb	r2, r3
 800a872:	7dfb      	ldrb	r3, [r7, #23]
 800a874:	005b      	lsls	r3, r3, #1
 800a876:	4619      	mov	r1, r3
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	440b      	add	r3, r1
 800a87c:	3230      	adds	r2, #48	@ 0x30
 800a87e:	b2d2      	uxtb	r2, r2
 800a880:	701a      	strb	r2, [r3, #0]
 800a882:	e00a      	b.n	800a89a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	0f1b      	lsrs	r3, r3, #28
 800a888:	b2da      	uxtb	r2, r3
 800a88a:	7dfb      	ldrb	r3, [r7, #23]
 800a88c:	005b      	lsls	r3, r3, #1
 800a88e:	4619      	mov	r1, r3
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	440b      	add	r3, r1
 800a894:	3237      	adds	r2, #55	@ 0x37
 800a896:	b2d2      	uxtb	r2, r2
 800a898:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	011b      	lsls	r3, r3, #4
 800a89e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a8a0:	7dfb      	ldrb	r3, [r7, #23]
 800a8a2:	005b      	lsls	r3, r3, #1
 800a8a4:	3301      	adds	r3, #1
 800a8a6:	68ba      	ldr	r2, [r7, #8]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a8ae:	7dfb      	ldrb	r3, [r7, #23]
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	75fb      	strb	r3, [r7, #23]
 800a8b4:	7dfa      	ldrb	r2, [r7, #23]
 800a8b6:	79fb      	ldrb	r3, [r7, #7]
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d3d3      	bcc.n	800a864 <IntToUnicode+0x18>
  }
}
 800a8bc:	bf00      	nop
 800a8be:	bf00      	nop
 800a8c0:	371c      	adds	r7, #28
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr
	...

0800a8cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08a      	sub	sp, #40	@ 0x28
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8d4:	f107 0314 	add.w	r3, r7, #20
 800a8d8:	2200      	movs	r2, #0
 800a8da:	601a      	str	r2, [r3, #0]
 800a8dc:	605a      	str	r2, [r3, #4]
 800a8de:	609a      	str	r2, [r3, #8]
 800a8e0:	60da      	str	r2, [r3, #12]
 800a8e2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8ec:	d147      	bne.n	800a97e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	613b      	str	r3, [r7, #16]
 800a8f2:	4b25      	ldr	r3, [pc, #148]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a8f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8f6:	4a24      	ldr	r2, [pc, #144]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a8f8:	f043 0301 	orr.w	r3, r3, #1
 800a8fc:	6313      	str	r3, [r2, #48]	@ 0x30
 800a8fe:	4b22      	ldr	r3, [pc, #136]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	613b      	str	r3, [r7, #16]
 800a908:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a90a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a90e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a910:	2300      	movs	r3, #0
 800a912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a914:	2300      	movs	r3, #0
 800a916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a918:	f107 0314 	add.w	r3, r7, #20
 800a91c:	4619      	mov	r1, r3
 800a91e:	481b      	ldr	r0, [pc, #108]	@ (800a98c <HAL_PCD_MspInit+0xc0>)
 800a920:	f7f8 fa56 	bl	8002dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a924:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a92a:	2302      	movs	r3, #2
 800a92c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a92e:	2300      	movs	r3, #0
 800a930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a932:	2300      	movs	r3, #0
 800a934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a936:	230a      	movs	r3, #10
 800a938:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a93a:	f107 0314 	add.w	r3, r7, #20
 800a93e:	4619      	mov	r1, r3
 800a940:	4812      	ldr	r0, [pc, #72]	@ (800a98c <HAL_PCD_MspInit+0xc0>)
 800a942:	f7f8 fa45 	bl	8002dd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a946:	4b10      	ldr	r3, [pc, #64]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a94a:	4a0f      	ldr	r2, [pc, #60]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a94c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a950:	6353      	str	r3, [r2, #52]	@ 0x34
 800a952:	2300      	movs	r3, #0
 800a954:	60fb      	str	r3, [r7, #12]
 800a956:	4b0c      	ldr	r3, [pc, #48]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a95a:	4a0b      	ldr	r2, [pc, #44]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a95c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a960:	6453      	str	r3, [r2, #68]	@ 0x44
 800a962:	4b09      	ldr	r3, [pc, #36]	@ (800a988 <HAL_PCD_MspInit+0xbc>)
 800a964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a96a:	60fb      	str	r3, [r7, #12]
 800a96c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a96e:	2200      	movs	r2, #0
 800a970:	2100      	movs	r1, #0
 800a972:	2043      	movs	r0, #67	@ 0x43
 800a974:	f7f8 f97b 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a978:	2043      	movs	r0, #67	@ 0x43
 800a97a:	f7f8 f994 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a97e:	bf00      	nop
 800a980:	3728      	adds	r7, #40	@ 0x28
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	40023800 	.word	0x40023800
 800a98c:	40020000 	.word	0x40020000

0800a990 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	4610      	mov	r0, r2
 800a9a8:	f7fe fad9 	bl	8008f5e <USBD_LL_SetupStage>
}
 800a9ac:	bf00      	nop
 800a9ae:	3708      	adds	r7, #8
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}

0800a9b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b082      	sub	sp, #8
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	460b      	mov	r3, r1
 800a9be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a9c6:	78fa      	ldrb	r2, [r7, #3]
 800a9c8:	6879      	ldr	r1, [r7, #4]
 800a9ca:	4613      	mov	r3, r2
 800a9cc:	00db      	lsls	r3, r3, #3
 800a9ce:	4413      	add	r3, r2
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	440b      	add	r3, r1
 800a9d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	78fb      	ldrb	r3, [r7, #3]
 800a9dc:	4619      	mov	r1, r3
 800a9de:	f7fe fb13 	bl	8009008 <USBD_LL_DataOutStage>
}
 800a9e2:	bf00      	nop
 800a9e4:	3708      	adds	r7, #8
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b082      	sub	sp, #8
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	6078      	str	r0, [r7, #4]
 800a9f2:	460b      	mov	r3, r1
 800a9f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a9fc:	78fa      	ldrb	r2, [r7, #3]
 800a9fe:	6879      	ldr	r1, [r7, #4]
 800aa00:	4613      	mov	r3, r2
 800aa02:	00db      	lsls	r3, r3, #3
 800aa04:	4413      	add	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	440b      	add	r3, r1
 800aa0a:	3320      	adds	r3, #32
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	78fb      	ldrb	r3, [r7, #3]
 800aa10:	4619      	mov	r1, r3
 800aa12:	f7fe fbb5 	bl	8009180 <USBD_LL_DataInStage>
}
 800aa16:	bf00      	nop
 800aa18:	3708      	adds	r7, #8
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}

0800aa1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b082      	sub	sp, #8
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7fe fcf9 	bl	8009424 <USBD_LL_SOF>
}
 800aa32:	bf00      	nop
 800aa34:	3708      	adds	r7, #8
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}

0800aa3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa3a:	b580      	push	{r7, lr}
 800aa3c:	b084      	sub	sp, #16
 800aa3e:	af00      	add	r7, sp, #0
 800aa40:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aa42:	2301      	movs	r3, #1
 800aa44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	79db      	ldrb	r3, [r3, #7]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d102      	bne.n	800aa54 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73fb      	strb	r3, [r7, #15]
 800aa52:	e008      	b.n	800aa66 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	79db      	ldrb	r3, [r3, #7]
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d102      	bne.n	800aa62 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	73fb      	strb	r3, [r7, #15]
 800aa60:	e001      	b.n	800aa66 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800aa62:	f7f7 f853 	bl	8001b0c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aa6c:	7bfa      	ldrb	r2, [r7, #15]
 800aa6e:	4611      	mov	r1, r2
 800aa70:	4618      	mov	r0, r3
 800aa72:	f7fe fc93 	bl	800939c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7fe fc3a 	bl	80092f6 <USBD_LL_Reset>
}
 800aa82:	bf00      	nop
 800aa84:	3710      	adds	r7, #16
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
	...

0800aa8c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b082      	sub	sp, #8
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7fe fc8e 	bl	80093bc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	6812      	ldr	r2, [r2, #0]
 800aaae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800aab2:	f043 0301 	orr.w	r3, r3, #1
 800aab6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	7adb      	ldrb	r3, [r3, #11]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d005      	beq.n	800aacc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aac0:	4b04      	ldr	r3, [pc, #16]	@ (800aad4 <HAL_PCD_SuspendCallback+0x48>)
 800aac2:	691b      	ldr	r3, [r3, #16]
 800aac4:	4a03      	ldr	r2, [pc, #12]	@ (800aad4 <HAL_PCD_SuspendCallback+0x48>)
 800aac6:	f043 0306 	orr.w	r3, r3, #6
 800aaca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aacc:	bf00      	nop
 800aace:	3708      	adds	r7, #8
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}
 800aad4:	e000ed00 	.word	0xe000ed00

0800aad8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fe fc84 	bl	80093f4 <USBD_LL_Resume>
}
 800aaec:	bf00      	nop
 800aaee:	3708      	adds	r7, #8
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b082      	sub	sp, #8
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	460b      	mov	r3, r1
 800aafe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab06:	78fa      	ldrb	r2, [r7, #3]
 800ab08:	4611      	mov	r1, r2
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f7fe fcdc 	bl	80094c8 <USBD_LL_IsoOUTIncomplete>
}
 800ab10:	bf00      	nop
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b082      	sub	sp, #8
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab2a:	78fa      	ldrb	r2, [r7, #3]
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7fe fc98 	bl	8009464 <USBD_LL_IsoINIncomplete>
}
 800ab34:	bf00      	nop
 800ab36:	3708      	adds	r7, #8
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7fe fcee 	bl	800952c <USBD_LL_DevConnected>
}
 800ab50:	bf00      	nop
 800ab52:	3708      	adds	r7, #8
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd80      	pop	{r7, pc}

0800ab58 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b082      	sub	sp, #8
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fe fceb 	bl	8009542 <USBD_LL_DevDisconnected>
}
 800ab6c:	bf00      	nop
 800ab6e:	3708      	adds	r7, #8
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d13c      	bne.n	800abfe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ab84:	4a20      	ldr	r2, [pc, #128]	@ (800ac08 <USBD_LL_Init+0x94>)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a1e      	ldr	r2, [pc, #120]	@ (800ac08 <USBD_LL_Init+0x94>)
 800ab90:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ab94:	4b1c      	ldr	r3, [pc, #112]	@ (800ac08 <USBD_LL_Init+0x94>)
 800ab96:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ab9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ab9c:	4b1a      	ldr	r3, [pc, #104]	@ (800ac08 <USBD_LL_Init+0x94>)
 800ab9e:	2204      	movs	r2, #4
 800aba0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aba2:	4b19      	ldr	r3, [pc, #100]	@ (800ac08 <USBD_LL_Init+0x94>)
 800aba4:	2202      	movs	r2, #2
 800aba6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aba8:	4b17      	ldr	r3, [pc, #92]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abaa:	2200      	movs	r2, #0
 800abac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800abae:	4b16      	ldr	r3, [pc, #88]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abb0:	2202      	movs	r2, #2
 800abb2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800abb4:	4b14      	ldr	r3, [pc, #80]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abb6:	2200      	movs	r2, #0
 800abb8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800abba:	4b13      	ldr	r3, [pc, #76]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abbc:	2200      	movs	r2, #0
 800abbe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800abc0:	4b11      	ldr	r3, [pc, #68]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800abc6:	4b10      	ldr	r3, [pc, #64]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abc8:	2200      	movs	r2, #0
 800abca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800abcc:	4b0e      	ldr	r3, [pc, #56]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abce:	2200      	movs	r2, #0
 800abd0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800abd2:	480d      	ldr	r0, [pc, #52]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abd4:	f7f9 f8b0 	bl	8003d38 <HAL_PCD_Init>
 800abd8:	4603      	mov	r3, r0
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d001      	beq.n	800abe2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800abde:	f7f6 ff95 	bl	8001b0c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800abe2:	2180      	movs	r1, #128	@ 0x80
 800abe4:	4808      	ldr	r0, [pc, #32]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abe6:	f7fa fadc 	bl	80051a2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800abea:	2240      	movs	r2, #64	@ 0x40
 800abec:	2100      	movs	r1, #0
 800abee:	4806      	ldr	r0, [pc, #24]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abf0:	f7fa fa90 	bl	8005114 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800abf4:	2280      	movs	r2, #128	@ 0x80
 800abf6:	2101      	movs	r1, #1
 800abf8:	4803      	ldr	r0, [pc, #12]	@ (800ac08 <USBD_LL_Init+0x94>)
 800abfa:	f7fa fa8b 	bl	8005114 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800abfe:	2300      	movs	r3, #0
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3708      	adds	r7, #8
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	20002080 	.word	0x20002080

0800ac0c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac14:	2300      	movs	r3, #0
 800ac16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7f9 f997 	bl	8003f56 <HAL_PCD_Start>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac2c:	7bfb      	ldrb	r3, [r7, #15]
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f000 f942 	bl	800aeb8 <USBD_Get_USB_Status>
 800ac34:	4603      	mov	r3, r0
 800ac36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac38:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b084      	sub	sp, #16
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
 800ac4a:	4608      	mov	r0, r1
 800ac4c:	4611      	mov	r1, r2
 800ac4e:	461a      	mov	r2, r3
 800ac50:	4603      	mov	r3, r0
 800ac52:	70fb      	strb	r3, [r7, #3]
 800ac54:	460b      	mov	r3, r1
 800ac56:	70bb      	strb	r3, [r7, #2]
 800ac58:	4613      	mov	r3, r2
 800ac5a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac60:	2300      	movs	r3, #0
 800ac62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ac6a:	78bb      	ldrb	r3, [r7, #2]
 800ac6c:	883a      	ldrh	r2, [r7, #0]
 800ac6e:	78f9      	ldrb	r1, [r7, #3]
 800ac70:	f7f9 fe6b 	bl	800494a <HAL_PCD_EP_Open>
 800ac74:	4603      	mov	r3, r0
 800ac76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f000 f91c 	bl	800aeb8 <USBD_Get_USB_Status>
 800ac80:	4603      	mov	r3, r0
 800ac82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3710      	adds	r7, #16
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}

0800ac8e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac8e:	b580      	push	{r7, lr}
 800ac90:	b084      	sub	sp, #16
 800ac92:	af00      	add	r7, sp, #0
 800ac94:	6078      	str	r0, [r7, #4]
 800ac96:	460b      	mov	r3, r1
 800ac98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aca8:	78fa      	ldrb	r2, [r7, #3]
 800acaa:	4611      	mov	r1, r2
 800acac:	4618      	mov	r0, r3
 800acae:	f7f9 feb6 	bl	8004a1e <HAL_PCD_EP_Close>
 800acb2:	4603      	mov	r3, r0
 800acb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acb6:	7bfb      	ldrb	r3, [r7, #15]
 800acb8:	4618      	mov	r0, r3
 800acba:	f000 f8fd 	bl	800aeb8 <USBD_Get_USB_Status>
 800acbe:	4603      	mov	r3, r0
 800acc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800acc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3710      	adds	r7, #16
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
 800acd4:	460b      	mov	r3, r1
 800acd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acd8:	2300      	movs	r3, #0
 800acda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acdc:	2300      	movs	r3, #0
 800acde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ace6:	78fa      	ldrb	r2, [r7, #3]
 800ace8:	4611      	mov	r1, r2
 800acea:	4618      	mov	r0, r3
 800acec:	f7f9 ff6e 	bl	8004bcc <HAL_PCD_EP_SetStall>
 800acf0:	4603      	mov	r3, r0
 800acf2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acf4:	7bfb      	ldrb	r3, [r7, #15]
 800acf6:	4618      	mov	r0, r3
 800acf8:	f000 f8de 	bl	800aeb8 <USBD_Get_USB_Status>
 800acfc:	4603      	mov	r3, r0
 800acfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad00:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3710      	adds	r7, #16
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}

0800ad0a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad0a:	b580      	push	{r7, lr}
 800ad0c:	b084      	sub	sp, #16
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
 800ad12:	460b      	mov	r3, r1
 800ad14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad24:	78fa      	ldrb	r2, [r7, #3]
 800ad26:	4611      	mov	r1, r2
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7f9 ffb2 	bl	8004c92 <HAL_PCD_EP_ClrStall>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad32:	7bfb      	ldrb	r3, [r7, #15]
 800ad34:	4618      	mov	r0, r3
 800ad36:	f000 f8bf 	bl	800aeb8 <USBD_Get_USB_Status>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3710      	adds	r7, #16
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	460b      	mov	r3, r1
 800ad52:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad5a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ad5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	da0b      	bge.n	800ad7c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ad64:	78fb      	ldrb	r3, [r7, #3]
 800ad66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad6a:	68f9      	ldr	r1, [r7, #12]
 800ad6c:	4613      	mov	r3, r2
 800ad6e:	00db      	lsls	r3, r3, #3
 800ad70:	4413      	add	r3, r2
 800ad72:	009b      	lsls	r3, r3, #2
 800ad74:	440b      	add	r3, r1
 800ad76:	3316      	adds	r3, #22
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	e00b      	b.n	800ad94 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ad7c:	78fb      	ldrb	r3, [r7, #3]
 800ad7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad82:	68f9      	ldr	r1, [r7, #12]
 800ad84:	4613      	mov	r3, r2
 800ad86:	00db      	lsls	r3, r3, #3
 800ad88:	4413      	add	r3, r2
 800ad8a:	009b      	lsls	r3, r3, #2
 800ad8c:	440b      	add	r3, r1
 800ad8e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ad92:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3714      	adds	r7, #20
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b084      	sub	sp, #16
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	460b      	mov	r3, r1
 800adaa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adac:	2300      	movs	r3, #0
 800adae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adb0:	2300      	movs	r3, #0
 800adb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800adba:	78fa      	ldrb	r2, [r7, #3]
 800adbc:	4611      	mov	r1, r2
 800adbe:	4618      	mov	r0, r3
 800adc0:	f7f9 fd9f 	bl	8004902 <HAL_PCD_SetAddress>
 800adc4:	4603      	mov	r3, r0
 800adc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adc8:	7bfb      	ldrb	r3, [r7, #15]
 800adca:	4618      	mov	r0, r3
 800adcc:	f000 f874 	bl	800aeb8 <USBD_Get_USB_Status>
 800add0:	4603      	mov	r3, r0
 800add2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800add4:	7bbb      	ldrb	r3, [r7, #14]
}
 800add6:	4618      	mov	r0, r3
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}

0800adde <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800adde:	b580      	push	{r7, lr}
 800ade0:	b086      	sub	sp, #24
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	60f8      	str	r0, [r7, #12]
 800ade6:	607a      	str	r2, [r7, #4]
 800ade8:	603b      	str	r3, [r7, #0]
 800adea:	460b      	mov	r3, r1
 800adec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adee:	2300      	movs	r3, #0
 800adf0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800adfc:	7af9      	ldrb	r1, [r7, #11]
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	f7f9 fea9 	bl	8004b58 <HAL_PCD_EP_Transmit>
 800ae06:	4603      	mov	r3, r0
 800ae08:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae0a:	7dfb      	ldrb	r3, [r7, #23]
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f000 f853 	bl	800aeb8 <USBD_Get_USB_Status>
 800ae12:	4603      	mov	r3, r0
 800ae14:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ae16:	7dbb      	ldrb	r3, [r7, #22]
}
 800ae18:	4618      	mov	r0, r3
 800ae1a:	3718      	adds	r7, #24
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b086      	sub	sp, #24
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	60f8      	str	r0, [r7, #12]
 800ae28:	607a      	str	r2, [r7, #4]
 800ae2a:	603b      	str	r3, [r7, #0]
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae30:	2300      	movs	r3, #0
 800ae32:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae34:	2300      	movs	r3, #0
 800ae36:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ae3e:	7af9      	ldrb	r1, [r7, #11]
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	687a      	ldr	r2, [r7, #4]
 800ae44:	f7f9 fe35 	bl	8004ab2 <HAL_PCD_EP_Receive>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae4c:	7dfb      	ldrb	r3, [r7, #23]
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f000 f832 	bl	800aeb8 <USBD_Get_USB_Status>
 800ae54:	4603      	mov	r3, r0
 800ae56:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ae58:	7dbb      	ldrb	r3, [r7, #22]
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3718      	adds	r7, #24
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}

0800ae62 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae62:	b580      	push	{r7, lr}
 800ae64:	b082      	sub	sp, #8
 800ae66:	af00      	add	r7, sp, #0
 800ae68:	6078      	str	r0, [r7, #4]
 800ae6a:	460b      	mov	r3, r1
 800ae6c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae74:	78fa      	ldrb	r2, [r7, #3]
 800ae76:	4611      	mov	r1, r2
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f7f9 fe55 	bl	8004b28 <HAL_PCD_EP_GetRxCount>
 800ae7e:	4603      	mov	r3, r0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ae90:	4b03      	ldr	r3, [pc, #12]	@ (800aea0 <USBD_static_malloc+0x18>)
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	370c      	adds	r7, #12
 800ae96:	46bd      	mov	sp, r7
 800ae98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9c:	4770      	bx	lr
 800ae9e:	bf00      	nop
 800aea0:	20002564 	.word	0x20002564

0800aea4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b083      	sub	sp, #12
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]

}
 800aeac:	bf00      	nop
 800aeae:	370c      	adds	r7, #12
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr

0800aeb8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b085      	sub	sp, #20
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	4603      	mov	r3, r0
 800aec0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aec2:	2300      	movs	r3, #0
 800aec4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aec6:	79fb      	ldrb	r3, [r7, #7]
 800aec8:	2b03      	cmp	r3, #3
 800aeca:	d817      	bhi.n	800aefc <USBD_Get_USB_Status+0x44>
 800aecc:	a201      	add	r2, pc, #4	@ (adr r2, 800aed4 <USBD_Get_USB_Status+0x1c>)
 800aece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aed2:	bf00      	nop
 800aed4:	0800aee5 	.word	0x0800aee5
 800aed8:	0800aeeb 	.word	0x0800aeeb
 800aedc:	0800aef1 	.word	0x0800aef1
 800aee0:	0800aef7 	.word	0x0800aef7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800aee4:	2300      	movs	r3, #0
 800aee6:	73fb      	strb	r3, [r7, #15]
    break;
 800aee8:	e00b      	b.n	800af02 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aeea:	2303      	movs	r3, #3
 800aeec:	73fb      	strb	r3, [r7, #15]
    break;
 800aeee:	e008      	b.n	800af02 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aef0:	2301      	movs	r3, #1
 800aef2:	73fb      	strb	r3, [r7, #15]
    break;
 800aef4:	e005      	b.n	800af02 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aef6:	2303      	movs	r3, #3
 800aef8:	73fb      	strb	r3, [r7, #15]
    break;
 800aefa:	e002      	b.n	800af02 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aefc:	2303      	movs	r3, #3
 800aefe:	73fb      	strb	r3, [r7, #15]
    break;
 800af00:	bf00      	nop
  }
  return usb_status;
 800af02:	7bfb      	ldrb	r3, [r7, #15]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <__cvt>:
 800af10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af14:	ec57 6b10 	vmov	r6, r7, d0
 800af18:	2f00      	cmp	r7, #0
 800af1a:	460c      	mov	r4, r1
 800af1c:	4619      	mov	r1, r3
 800af1e:	463b      	mov	r3, r7
 800af20:	bfbb      	ittet	lt
 800af22:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800af26:	461f      	movlt	r7, r3
 800af28:	2300      	movge	r3, #0
 800af2a:	232d      	movlt	r3, #45	@ 0x2d
 800af2c:	700b      	strb	r3, [r1, #0]
 800af2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af30:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800af34:	4691      	mov	r9, r2
 800af36:	f023 0820 	bic.w	r8, r3, #32
 800af3a:	bfbc      	itt	lt
 800af3c:	4632      	movlt	r2, r6
 800af3e:	4616      	movlt	r6, r2
 800af40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800af44:	d005      	beq.n	800af52 <__cvt+0x42>
 800af46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800af4a:	d100      	bne.n	800af4e <__cvt+0x3e>
 800af4c:	3401      	adds	r4, #1
 800af4e:	2102      	movs	r1, #2
 800af50:	e000      	b.n	800af54 <__cvt+0x44>
 800af52:	2103      	movs	r1, #3
 800af54:	ab03      	add	r3, sp, #12
 800af56:	9301      	str	r3, [sp, #4]
 800af58:	ab02      	add	r3, sp, #8
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	ec47 6b10 	vmov	d0, r6, r7
 800af60:	4653      	mov	r3, sl
 800af62:	4622      	mov	r2, r4
 800af64:	f000 fe70 	bl	800bc48 <_dtoa_r>
 800af68:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800af6c:	4605      	mov	r5, r0
 800af6e:	d119      	bne.n	800afa4 <__cvt+0x94>
 800af70:	f019 0f01 	tst.w	r9, #1
 800af74:	d00e      	beq.n	800af94 <__cvt+0x84>
 800af76:	eb00 0904 	add.w	r9, r0, r4
 800af7a:	2200      	movs	r2, #0
 800af7c:	2300      	movs	r3, #0
 800af7e:	4630      	mov	r0, r6
 800af80:	4639      	mov	r1, r7
 800af82:	f7f5 fda1 	bl	8000ac8 <__aeabi_dcmpeq>
 800af86:	b108      	cbz	r0, 800af8c <__cvt+0x7c>
 800af88:	f8cd 900c 	str.w	r9, [sp, #12]
 800af8c:	2230      	movs	r2, #48	@ 0x30
 800af8e:	9b03      	ldr	r3, [sp, #12]
 800af90:	454b      	cmp	r3, r9
 800af92:	d31e      	bcc.n	800afd2 <__cvt+0xc2>
 800af94:	9b03      	ldr	r3, [sp, #12]
 800af96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af98:	1b5b      	subs	r3, r3, r5
 800af9a:	4628      	mov	r0, r5
 800af9c:	6013      	str	r3, [r2, #0]
 800af9e:	b004      	add	sp, #16
 800afa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afa4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800afa8:	eb00 0904 	add.w	r9, r0, r4
 800afac:	d1e5      	bne.n	800af7a <__cvt+0x6a>
 800afae:	7803      	ldrb	r3, [r0, #0]
 800afb0:	2b30      	cmp	r3, #48	@ 0x30
 800afb2:	d10a      	bne.n	800afca <__cvt+0xba>
 800afb4:	2200      	movs	r2, #0
 800afb6:	2300      	movs	r3, #0
 800afb8:	4630      	mov	r0, r6
 800afba:	4639      	mov	r1, r7
 800afbc:	f7f5 fd84 	bl	8000ac8 <__aeabi_dcmpeq>
 800afc0:	b918      	cbnz	r0, 800afca <__cvt+0xba>
 800afc2:	f1c4 0401 	rsb	r4, r4, #1
 800afc6:	f8ca 4000 	str.w	r4, [sl]
 800afca:	f8da 3000 	ldr.w	r3, [sl]
 800afce:	4499      	add	r9, r3
 800afd0:	e7d3      	b.n	800af7a <__cvt+0x6a>
 800afd2:	1c59      	adds	r1, r3, #1
 800afd4:	9103      	str	r1, [sp, #12]
 800afd6:	701a      	strb	r2, [r3, #0]
 800afd8:	e7d9      	b.n	800af8e <__cvt+0x7e>

0800afda <__exponent>:
 800afda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afdc:	2900      	cmp	r1, #0
 800afde:	bfba      	itte	lt
 800afe0:	4249      	neglt	r1, r1
 800afe2:	232d      	movlt	r3, #45	@ 0x2d
 800afe4:	232b      	movge	r3, #43	@ 0x2b
 800afe6:	2909      	cmp	r1, #9
 800afe8:	7002      	strb	r2, [r0, #0]
 800afea:	7043      	strb	r3, [r0, #1]
 800afec:	dd29      	ble.n	800b042 <__exponent+0x68>
 800afee:	f10d 0307 	add.w	r3, sp, #7
 800aff2:	461d      	mov	r5, r3
 800aff4:	270a      	movs	r7, #10
 800aff6:	461a      	mov	r2, r3
 800aff8:	fbb1 f6f7 	udiv	r6, r1, r7
 800affc:	fb07 1416 	mls	r4, r7, r6, r1
 800b000:	3430      	adds	r4, #48	@ 0x30
 800b002:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b006:	460c      	mov	r4, r1
 800b008:	2c63      	cmp	r4, #99	@ 0x63
 800b00a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b00e:	4631      	mov	r1, r6
 800b010:	dcf1      	bgt.n	800aff6 <__exponent+0x1c>
 800b012:	3130      	adds	r1, #48	@ 0x30
 800b014:	1e94      	subs	r4, r2, #2
 800b016:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b01a:	1c41      	adds	r1, r0, #1
 800b01c:	4623      	mov	r3, r4
 800b01e:	42ab      	cmp	r3, r5
 800b020:	d30a      	bcc.n	800b038 <__exponent+0x5e>
 800b022:	f10d 0309 	add.w	r3, sp, #9
 800b026:	1a9b      	subs	r3, r3, r2
 800b028:	42ac      	cmp	r4, r5
 800b02a:	bf88      	it	hi
 800b02c:	2300      	movhi	r3, #0
 800b02e:	3302      	adds	r3, #2
 800b030:	4403      	add	r3, r0
 800b032:	1a18      	subs	r0, r3, r0
 800b034:	b003      	add	sp, #12
 800b036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b038:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b03c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b040:	e7ed      	b.n	800b01e <__exponent+0x44>
 800b042:	2330      	movs	r3, #48	@ 0x30
 800b044:	3130      	adds	r1, #48	@ 0x30
 800b046:	7083      	strb	r3, [r0, #2]
 800b048:	70c1      	strb	r1, [r0, #3]
 800b04a:	1d03      	adds	r3, r0, #4
 800b04c:	e7f1      	b.n	800b032 <__exponent+0x58>
	...

0800b050 <_printf_float>:
 800b050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b054:	b08d      	sub	sp, #52	@ 0x34
 800b056:	460c      	mov	r4, r1
 800b058:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b05c:	4616      	mov	r6, r2
 800b05e:	461f      	mov	r7, r3
 800b060:	4605      	mov	r5, r0
 800b062:	f000 fcef 	bl	800ba44 <_localeconv_r>
 800b066:	6803      	ldr	r3, [r0, #0]
 800b068:	9304      	str	r3, [sp, #16]
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7f5 f900 	bl	8000270 <strlen>
 800b070:	2300      	movs	r3, #0
 800b072:	930a      	str	r3, [sp, #40]	@ 0x28
 800b074:	f8d8 3000 	ldr.w	r3, [r8]
 800b078:	9005      	str	r0, [sp, #20]
 800b07a:	3307      	adds	r3, #7
 800b07c:	f023 0307 	bic.w	r3, r3, #7
 800b080:	f103 0208 	add.w	r2, r3, #8
 800b084:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b088:	f8d4 b000 	ldr.w	fp, [r4]
 800b08c:	f8c8 2000 	str.w	r2, [r8]
 800b090:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b094:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b098:	9307      	str	r3, [sp, #28]
 800b09a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b09e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b0a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0a6:	4b9c      	ldr	r3, [pc, #624]	@ (800b318 <_printf_float+0x2c8>)
 800b0a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0ac:	f7f5 fd3e 	bl	8000b2c <__aeabi_dcmpun>
 800b0b0:	bb70      	cbnz	r0, 800b110 <_printf_float+0xc0>
 800b0b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0b6:	4b98      	ldr	r3, [pc, #608]	@ (800b318 <_printf_float+0x2c8>)
 800b0b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0bc:	f7f5 fd18 	bl	8000af0 <__aeabi_dcmple>
 800b0c0:	bb30      	cbnz	r0, 800b110 <_printf_float+0xc0>
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	4640      	mov	r0, r8
 800b0c8:	4649      	mov	r1, r9
 800b0ca:	f7f5 fd07 	bl	8000adc <__aeabi_dcmplt>
 800b0ce:	b110      	cbz	r0, 800b0d6 <_printf_float+0x86>
 800b0d0:	232d      	movs	r3, #45	@ 0x2d
 800b0d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0d6:	4a91      	ldr	r2, [pc, #580]	@ (800b31c <_printf_float+0x2cc>)
 800b0d8:	4b91      	ldr	r3, [pc, #580]	@ (800b320 <_printf_float+0x2d0>)
 800b0da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b0de:	bf8c      	ite	hi
 800b0e0:	4690      	movhi	r8, r2
 800b0e2:	4698      	movls	r8, r3
 800b0e4:	2303      	movs	r3, #3
 800b0e6:	6123      	str	r3, [r4, #16]
 800b0e8:	f02b 0304 	bic.w	r3, fp, #4
 800b0ec:	6023      	str	r3, [r4, #0]
 800b0ee:	f04f 0900 	mov.w	r9, #0
 800b0f2:	9700      	str	r7, [sp, #0]
 800b0f4:	4633      	mov	r3, r6
 800b0f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	f000 f9d2 	bl	800b4a4 <_printf_common>
 800b100:	3001      	adds	r0, #1
 800b102:	f040 808d 	bne.w	800b220 <_printf_float+0x1d0>
 800b106:	f04f 30ff 	mov.w	r0, #4294967295
 800b10a:	b00d      	add	sp, #52	@ 0x34
 800b10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b110:	4642      	mov	r2, r8
 800b112:	464b      	mov	r3, r9
 800b114:	4640      	mov	r0, r8
 800b116:	4649      	mov	r1, r9
 800b118:	f7f5 fd08 	bl	8000b2c <__aeabi_dcmpun>
 800b11c:	b140      	cbz	r0, 800b130 <_printf_float+0xe0>
 800b11e:	464b      	mov	r3, r9
 800b120:	2b00      	cmp	r3, #0
 800b122:	bfbc      	itt	lt
 800b124:	232d      	movlt	r3, #45	@ 0x2d
 800b126:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b12a:	4a7e      	ldr	r2, [pc, #504]	@ (800b324 <_printf_float+0x2d4>)
 800b12c:	4b7e      	ldr	r3, [pc, #504]	@ (800b328 <_printf_float+0x2d8>)
 800b12e:	e7d4      	b.n	800b0da <_printf_float+0x8a>
 800b130:	6863      	ldr	r3, [r4, #4]
 800b132:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b136:	9206      	str	r2, [sp, #24]
 800b138:	1c5a      	adds	r2, r3, #1
 800b13a:	d13b      	bne.n	800b1b4 <_printf_float+0x164>
 800b13c:	2306      	movs	r3, #6
 800b13e:	6063      	str	r3, [r4, #4]
 800b140:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b144:	2300      	movs	r3, #0
 800b146:	6022      	str	r2, [r4, #0]
 800b148:	9303      	str	r3, [sp, #12]
 800b14a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b14c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b150:	ab09      	add	r3, sp, #36	@ 0x24
 800b152:	9300      	str	r3, [sp, #0]
 800b154:	6861      	ldr	r1, [r4, #4]
 800b156:	ec49 8b10 	vmov	d0, r8, r9
 800b15a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b15e:	4628      	mov	r0, r5
 800b160:	f7ff fed6 	bl	800af10 <__cvt>
 800b164:	9b06      	ldr	r3, [sp, #24]
 800b166:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b168:	2b47      	cmp	r3, #71	@ 0x47
 800b16a:	4680      	mov	r8, r0
 800b16c:	d129      	bne.n	800b1c2 <_printf_float+0x172>
 800b16e:	1cc8      	adds	r0, r1, #3
 800b170:	db02      	blt.n	800b178 <_printf_float+0x128>
 800b172:	6863      	ldr	r3, [r4, #4]
 800b174:	4299      	cmp	r1, r3
 800b176:	dd41      	ble.n	800b1fc <_printf_float+0x1ac>
 800b178:	f1aa 0a02 	sub.w	sl, sl, #2
 800b17c:	fa5f fa8a 	uxtb.w	sl, sl
 800b180:	3901      	subs	r1, #1
 800b182:	4652      	mov	r2, sl
 800b184:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b188:	9109      	str	r1, [sp, #36]	@ 0x24
 800b18a:	f7ff ff26 	bl	800afda <__exponent>
 800b18e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b190:	1813      	adds	r3, r2, r0
 800b192:	2a01      	cmp	r2, #1
 800b194:	4681      	mov	r9, r0
 800b196:	6123      	str	r3, [r4, #16]
 800b198:	dc02      	bgt.n	800b1a0 <_printf_float+0x150>
 800b19a:	6822      	ldr	r2, [r4, #0]
 800b19c:	07d2      	lsls	r2, r2, #31
 800b19e:	d501      	bpl.n	800b1a4 <_printf_float+0x154>
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	6123      	str	r3, [r4, #16]
 800b1a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d0a2      	beq.n	800b0f2 <_printf_float+0xa2>
 800b1ac:	232d      	movs	r3, #45	@ 0x2d
 800b1ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1b2:	e79e      	b.n	800b0f2 <_printf_float+0xa2>
 800b1b4:	9a06      	ldr	r2, [sp, #24]
 800b1b6:	2a47      	cmp	r2, #71	@ 0x47
 800b1b8:	d1c2      	bne.n	800b140 <_printf_float+0xf0>
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d1c0      	bne.n	800b140 <_printf_float+0xf0>
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e7bd      	b.n	800b13e <_printf_float+0xee>
 800b1c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b1c6:	d9db      	bls.n	800b180 <_printf_float+0x130>
 800b1c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b1cc:	d118      	bne.n	800b200 <_printf_float+0x1b0>
 800b1ce:	2900      	cmp	r1, #0
 800b1d0:	6863      	ldr	r3, [r4, #4]
 800b1d2:	dd0b      	ble.n	800b1ec <_printf_float+0x19c>
 800b1d4:	6121      	str	r1, [r4, #16]
 800b1d6:	b913      	cbnz	r3, 800b1de <_printf_float+0x18e>
 800b1d8:	6822      	ldr	r2, [r4, #0]
 800b1da:	07d0      	lsls	r0, r2, #31
 800b1dc:	d502      	bpl.n	800b1e4 <_printf_float+0x194>
 800b1de:	3301      	adds	r3, #1
 800b1e0:	440b      	add	r3, r1
 800b1e2:	6123      	str	r3, [r4, #16]
 800b1e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b1e6:	f04f 0900 	mov.w	r9, #0
 800b1ea:	e7db      	b.n	800b1a4 <_printf_float+0x154>
 800b1ec:	b913      	cbnz	r3, 800b1f4 <_printf_float+0x1a4>
 800b1ee:	6822      	ldr	r2, [r4, #0]
 800b1f0:	07d2      	lsls	r2, r2, #31
 800b1f2:	d501      	bpl.n	800b1f8 <_printf_float+0x1a8>
 800b1f4:	3302      	adds	r3, #2
 800b1f6:	e7f4      	b.n	800b1e2 <_printf_float+0x192>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e7f2      	b.n	800b1e2 <_printf_float+0x192>
 800b1fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b202:	4299      	cmp	r1, r3
 800b204:	db05      	blt.n	800b212 <_printf_float+0x1c2>
 800b206:	6823      	ldr	r3, [r4, #0]
 800b208:	6121      	str	r1, [r4, #16]
 800b20a:	07d8      	lsls	r0, r3, #31
 800b20c:	d5ea      	bpl.n	800b1e4 <_printf_float+0x194>
 800b20e:	1c4b      	adds	r3, r1, #1
 800b210:	e7e7      	b.n	800b1e2 <_printf_float+0x192>
 800b212:	2900      	cmp	r1, #0
 800b214:	bfd4      	ite	le
 800b216:	f1c1 0202 	rsble	r2, r1, #2
 800b21a:	2201      	movgt	r2, #1
 800b21c:	4413      	add	r3, r2
 800b21e:	e7e0      	b.n	800b1e2 <_printf_float+0x192>
 800b220:	6823      	ldr	r3, [r4, #0]
 800b222:	055a      	lsls	r2, r3, #21
 800b224:	d407      	bmi.n	800b236 <_printf_float+0x1e6>
 800b226:	6923      	ldr	r3, [r4, #16]
 800b228:	4642      	mov	r2, r8
 800b22a:	4631      	mov	r1, r6
 800b22c:	4628      	mov	r0, r5
 800b22e:	47b8      	blx	r7
 800b230:	3001      	adds	r0, #1
 800b232:	d12b      	bne.n	800b28c <_printf_float+0x23c>
 800b234:	e767      	b.n	800b106 <_printf_float+0xb6>
 800b236:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b23a:	f240 80dd 	bls.w	800b3f8 <_printf_float+0x3a8>
 800b23e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b242:	2200      	movs	r2, #0
 800b244:	2300      	movs	r3, #0
 800b246:	f7f5 fc3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d033      	beq.n	800b2b6 <_printf_float+0x266>
 800b24e:	4a37      	ldr	r2, [pc, #220]	@ (800b32c <_printf_float+0x2dc>)
 800b250:	2301      	movs	r3, #1
 800b252:	4631      	mov	r1, r6
 800b254:	4628      	mov	r0, r5
 800b256:	47b8      	blx	r7
 800b258:	3001      	adds	r0, #1
 800b25a:	f43f af54 	beq.w	800b106 <_printf_float+0xb6>
 800b25e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b262:	4543      	cmp	r3, r8
 800b264:	db02      	blt.n	800b26c <_printf_float+0x21c>
 800b266:	6823      	ldr	r3, [r4, #0]
 800b268:	07d8      	lsls	r0, r3, #31
 800b26a:	d50f      	bpl.n	800b28c <_printf_float+0x23c>
 800b26c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b270:	4631      	mov	r1, r6
 800b272:	4628      	mov	r0, r5
 800b274:	47b8      	blx	r7
 800b276:	3001      	adds	r0, #1
 800b278:	f43f af45 	beq.w	800b106 <_printf_float+0xb6>
 800b27c:	f04f 0900 	mov.w	r9, #0
 800b280:	f108 38ff 	add.w	r8, r8, #4294967295
 800b284:	f104 0a1a 	add.w	sl, r4, #26
 800b288:	45c8      	cmp	r8, r9
 800b28a:	dc09      	bgt.n	800b2a0 <_printf_float+0x250>
 800b28c:	6823      	ldr	r3, [r4, #0]
 800b28e:	079b      	lsls	r3, r3, #30
 800b290:	f100 8103 	bmi.w	800b49a <_printf_float+0x44a>
 800b294:	68e0      	ldr	r0, [r4, #12]
 800b296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b298:	4298      	cmp	r0, r3
 800b29a:	bfb8      	it	lt
 800b29c:	4618      	movlt	r0, r3
 800b29e:	e734      	b.n	800b10a <_printf_float+0xba>
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	4652      	mov	r2, sl
 800b2a4:	4631      	mov	r1, r6
 800b2a6:	4628      	mov	r0, r5
 800b2a8:	47b8      	blx	r7
 800b2aa:	3001      	adds	r0, #1
 800b2ac:	f43f af2b 	beq.w	800b106 <_printf_float+0xb6>
 800b2b0:	f109 0901 	add.w	r9, r9, #1
 800b2b4:	e7e8      	b.n	800b288 <_printf_float+0x238>
 800b2b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	dc39      	bgt.n	800b330 <_printf_float+0x2e0>
 800b2bc:	4a1b      	ldr	r2, [pc, #108]	@ (800b32c <_printf_float+0x2dc>)
 800b2be:	2301      	movs	r3, #1
 800b2c0:	4631      	mov	r1, r6
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	47b8      	blx	r7
 800b2c6:	3001      	adds	r0, #1
 800b2c8:	f43f af1d 	beq.w	800b106 <_printf_float+0xb6>
 800b2cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b2d0:	ea59 0303 	orrs.w	r3, r9, r3
 800b2d4:	d102      	bne.n	800b2dc <_printf_float+0x28c>
 800b2d6:	6823      	ldr	r3, [r4, #0]
 800b2d8:	07d9      	lsls	r1, r3, #31
 800b2da:	d5d7      	bpl.n	800b28c <_printf_float+0x23c>
 800b2dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2e0:	4631      	mov	r1, r6
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	47b8      	blx	r7
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	f43f af0d 	beq.w	800b106 <_printf_float+0xb6>
 800b2ec:	f04f 0a00 	mov.w	sl, #0
 800b2f0:	f104 0b1a 	add.w	fp, r4, #26
 800b2f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f6:	425b      	negs	r3, r3
 800b2f8:	4553      	cmp	r3, sl
 800b2fa:	dc01      	bgt.n	800b300 <_printf_float+0x2b0>
 800b2fc:	464b      	mov	r3, r9
 800b2fe:	e793      	b.n	800b228 <_printf_float+0x1d8>
 800b300:	2301      	movs	r3, #1
 800b302:	465a      	mov	r2, fp
 800b304:	4631      	mov	r1, r6
 800b306:	4628      	mov	r0, r5
 800b308:	47b8      	blx	r7
 800b30a:	3001      	adds	r0, #1
 800b30c:	f43f aefb 	beq.w	800b106 <_printf_float+0xb6>
 800b310:	f10a 0a01 	add.w	sl, sl, #1
 800b314:	e7ee      	b.n	800b2f4 <_printf_float+0x2a4>
 800b316:	bf00      	nop
 800b318:	7fefffff 	.word	0x7fefffff
 800b31c:	0800dc98 	.word	0x0800dc98
 800b320:	0800dc94 	.word	0x0800dc94
 800b324:	0800dca0 	.word	0x0800dca0
 800b328:	0800dc9c 	.word	0x0800dc9c
 800b32c:	0800dca4 	.word	0x0800dca4
 800b330:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b332:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b336:	4553      	cmp	r3, sl
 800b338:	bfa8      	it	ge
 800b33a:	4653      	movge	r3, sl
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	4699      	mov	r9, r3
 800b340:	dc36      	bgt.n	800b3b0 <_printf_float+0x360>
 800b342:	f04f 0b00 	mov.w	fp, #0
 800b346:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b34a:	f104 021a 	add.w	r2, r4, #26
 800b34e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b350:	9306      	str	r3, [sp, #24]
 800b352:	eba3 0309 	sub.w	r3, r3, r9
 800b356:	455b      	cmp	r3, fp
 800b358:	dc31      	bgt.n	800b3be <_printf_float+0x36e>
 800b35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b35c:	459a      	cmp	sl, r3
 800b35e:	dc3a      	bgt.n	800b3d6 <_printf_float+0x386>
 800b360:	6823      	ldr	r3, [r4, #0]
 800b362:	07da      	lsls	r2, r3, #31
 800b364:	d437      	bmi.n	800b3d6 <_printf_float+0x386>
 800b366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b368:	ebaa 0903 	sub.w	r9, sl, r3
 800b36c:	9b06      	ldr	r3, [sp, #24]
 800b36e:	ebaa 0303 	sub.w	r3, sl, r3
 800b372:	4599      	cmp	r9, r3
 800b374:	bfa8      	it	ge
 800b376:	4699      	movge	r9, r3
 800b378:	f1b9 0f00 	cmp.w	r9, #0
 800b37c:	dc33      	bgt.n	800b3e6 <_printf_float+0x396>
 800b37e:	f04f 0800 	mov.w	r8, #0
 800b382:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b386:	f104 0b1a 	add.w	fp, r4, #26
 800b38a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b38c:	ebaa 0303 	sub.w	r3, sl, r3
 800b390:	eba3 0309 	sub.w	r3, r3, r9
 800b394:	4543      	cmp	r3, r8
 800b396:	f77f af79 	ble.w	800b28c <_printf_float+0x23c>
 800b39a:	2301      	movs	r3, #1
 800b39c:	465a      	mov	r2, fp
 800b39e:	4631      	mov	r1, r6
 800b3a0:	4628      	mov	r0, r5
 800b3a2:	47b8      	blx	r7
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	f43f aeae 	beq.w	800b106 <_printf_float+0xb6>
 800b3aa:	f108 0801 	add.w	r8, r8, #1
 800b3ae:	e7ec      	b.n	800b38a <_printf_float+0x33a>
 800b3b0:	4642      	mov	r2, r8
 800b3b2:	4631      	mov	r1, r6
 800b3b4:	4628      	mov	r0, r5
 800b3b6:	47b8      	blx	r7
 800b3b8:	3001      	adds	r0, #1
 800b3ba:	d1c2      	bne.n	800b342 <_printf_float+0x2f2>
 800b3bc:	e6a3      	b.n	800b106 <_printf_float+0xb6>
 800b3be:	2301      	movs	r3, #1
 800b3c0:	4631      	mov	r1, r6
 800b3c2:	4628      	mov	r0, r5
 800b3c4:	9206      	str	r2, [sp, #24]
 800b3c6:	47b8      	blx	r7
 800b3c8:	3001      	adds	r0, #1
 800b3ca:	f43f ae9c 	beq.w	800b106 <_printf_float+0xb6>
 800b3ce:	9a06      	ldr	r2, [sp, #24]
 800b3d0:	f10b 0b01 	add.w	fp, fp, #1
 800b3d4:	e7bb      	b.n	800b34e <_printf_float+0x2fe>
 800b3d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3da:	4631      	mov	r1, r6
 800b3dc:	4628      	mov	r0, r5
 800b3de:	47b8      	blx	r7
 800b3e0:	3001      	adds	r0, #1
 800b3e2:	d1c0      	bne.n	800b366 <_printf_float+0x316>
 800b3e4:	e68f      	b.n	800b106 <_printf_float+0xb6>
 800b3e6:	9a06      	ldr	r2, [sp, #24]
 800b3e8:	464b      	mov	r3, r9
 800b3ea:	4442      	add	r2, r8
 800b3ec:	4631      	mov	r1, r6
 800b3ee:	4628      	mov	r0, r5
 800b3f0:	47b8      	blx	r7
 800b3f2:	3001      	adds	r0, #1
 800b3f4:	d1c3      	bne.n	800b37e <_printf_float+0x32e>
 800b3f6:	e686      	b.n	800b106 <_printf_float+0xb6>
 800b3f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b3fc:	f1ba 0f01 	cmp.w	sl, #1
 800b400:	dc01      	bgt.n	800b406 <_printf_float+0x3b6>
 800b402:	07db      	lsls	r3, r3, #31
 800b404:	d536      	bpl.n	800b474 <_printf_float+0x424>
 800b406:	2301      	movs	r3, #1
 800b408:	4642      	mov	r2, r8
 800b40a:	4631      	mov	r1, r6
 800b40c:	4628      	mov	r0, r5
 800b40e:	47b8      	blx	r7
 800b410:	3001      	adds	r0, #1
 800b412:	f43f ae78 	beq.w	800b106 <_printf_float+0xb6>
 800b416:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b41a:	4631      	mov	r1, r6
 800b41c:	4628      	mov	r0, r5
 800b41e:	47b8      	blx	r7
 800b420:	3001      	adds	r0, #1
 800b422:	f43f ae70 	beq.w	800b106 <_printf_float+0xb6>
 800b426:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b42a:	2200      	movs	r2, #0
 800b42c:	2300      	movs	r3, #0
 800b42e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b432:	f7f5 fb49 	bl	8000ac8 <__aeabi_dcmpeq>
 800b436:	b9c0      	cbnz	r0, 800b46a <_printf_float+0x41a>
 800b438:	4653      	mov	r3, sl
 800b43a:	f108 0201 	add.w	r2, r8, #1
 800b43e:	4631      	mov	r1, r6
 800b440:	4628      	mov	r0, r5
 800b442:	47b8      	blx	r7
 800b444:	3001      	adds	r0, #1
 800b446:	d10c      	bne.n	800b462 <_printf_float+0x412>
 800b448:	e65d      	b.n	800b106 <_printf_float+0xb6>
 800b44a:	2301      	movs	r3, #1
 800b44c:	465a      	mov	r2, fp
 800b44e:	4631      	mov	r1, r6
 800b450:	4628      	mov	r0, r5
 800b452:	47b8      	blx	r7
 800b454:	3001      	adds	r0, #1
 800b456:	f43f ae56 	beq.w	800b106 <_printf_float+0xb6>
 800b45a:	f108 0801 	add.w	r8, r8, #1
 800b45e:	45d0      	cmp	r8, sl
 800b460:	dbf3      	blt.n	800b44a <_printf_float+0x3fa>
 800b462:	464b      	mov	r3, r9
 800b464:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b468:	e6df      	b.n	800b22a <_printf_float+0x1da>
 800b46a:	f04f 0800 	mov.w	r8, #0
 800b46e:	f104 0b1a 	add.w	fp, r4, #26
 800b472:	e7f4      	b.n	800b45e <_printf_float+0x40e>
 800b474:	2301      	movs	r3, #1
 800b476:	4642      	mov	r2, r8
 800b478:	e7e1      	b.n	800b43e <_printf_float+0x3ee>
 800b47a:	2301      	movs	r3, #1
 800b47c:	464a      	mov	r2, r9
 800b47e:	4631      	mov	r1, r6
 800b480:	4628      	mov	r0, r5
 800b482:	47b8      	blx	r7
 800b484:	3001      	adds	r0, #1
 800b486:	f43f ae3e 	beq.w	800b106 <_printf_float+0xb6>
 800b48a:	f108 0801 	add.w	r8, r8, #1
 800b48e:	68e3      	ldr	r3, [r4, #12]
 800b490:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b492:	1a5b      	subs	r3, r3, r1
 800b494:	4543      	cmp	r3, r8
 800b496:	dcf0      	bgt.n	800b47a <_printf_float+0x42a>
 800b498:	e6fc      	b.n	800b294 <_printf_float+0x244>
 800b49a:	f04f 0800 	mov.w	r8, #0
 800b49e:	f104 0919 	add.w	r9, r4, #25
 800b4a2:	e7f4      	b.n	800b48e <_printf_float+0x43e>

0800b4a4 <_printf_common>:
 800b4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a8:	4616      	mov	r6, r2
 800b4aa:	4698      	mov	r8, r3
 800b4ac:	688a      	ldr	r2, [r1, #8]
 800b4ae:	690b      	ldr	r3, [r1, #16]
 800b4b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	bfb8      	it	lt
 800b4b8:	4613      	movlt	r3, r2
 800b4ba:	6033      	str	r3, [r6, #0]
 800b4bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b4c0:	4607      	mov	r7, r0
 800b4c2:	460c      	mov	r4, r1
 800b4c4:	b10a      	cbz	r2, 800b4ca <_printf_common+0x26>
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	6033      	str	r3, [r6, #0]
 800b4ca:	6823      	ldr	r3, [r4, #0]
 800b4cc:	0699      	lsls	r1, r3, #26
 800b4ce:	bf42      	ittt	mi
 800b4d0:	6833      	ldrmi	r3, [r6, #0]
 800b4d2:	3302      	addmi	r3, #2
 800b4d4:	6033      	strmi	r3, [r6, #0]
 800b4d6:	6825      	ldr	r5, [r4, #0]
 800b4d8:	f015 0506 	ands.w	r5, r5, #6
 800b4dc:	d106      	bne.n	800b4ec <_printf_common+0x48>
 800b4de:	f104 0a19 	add.w	sl, r4, #25
 800b4e2:	68e3      	ldr	r3, [r4, #12]
 800b4e4:	6832      	ldr	r2, [r6, #0]
 800b4e6:	1a9b      	subs	r3, r3, r2
 800b4e8:	42ab      	cmp	r3, r5
 800b4ea:	dc26      	bgt.n	800b53a <_printf_common+0x96>
 800b4ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b4f0:	6822      	ldr	r2, [r4, #0]
 800b4f2:	3b00      	subs	r3, #0
 800b4f4:	bf18      	it	ne
 800b4f6:	2301      	movne	r3, #1
 800b4f8:	0692      	lsls	r2, r2, #26
 800b4fa:	d42b      	bmi.n	800b554 <_printf_common+0xb0>
 800b4fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b500:	4641      	mov	r1, r8
 800b502:	4638      	mov	r0, r7
 800b504:	47c8      	blx	r9
 800b506:	3001      	adds	r0, #1
 800b508:	d01e      	beq.n	800b548 <_printf_common+0xa4>
 800b50a:	6823      	ldr	r3, [r4, #0]
 800b50c:	6922      	ldr	r2, [r4, #16]
 800b50e:	f003 0306 	and.w	r3, r3, #6
 800b512:	2b04      	cmp	r3, #4
 800b514:	bf02      	ittt	eq
 800b516:	68e5      	ldreq	r5, [r4, #12]
 800b518:	6833      	ldreq	r3, [r6, #0]
 800b51a:	1aed      	subeq	r5, r5, r3
 800b51c:	68a3      	ldr	r3, [r4, #8]
 800b51e:	bf0c      	ite	eq
 800b520:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b524:	2500      	movne	r5, #0
 800b526:	4293      	cmp	r3, r2
 800b528:	bfc4      	itt	gt
 800b52a:	1a9b      	subgt	r3, r3, r2
 800b52c:	18ed      	addgt	r5, r5, r3
 800b52e:	2600      	movs	r6, #0
 800b530:	341a      	adds	r4, #26
 800b532:	42b5      	cmp	r5, r6
 800b534:	d11a      	bne.n	800b56c <_printf_common+0xc8>
 800b536:	2000      	movs	r0, #0
 800b538:	e008      	b.n	800b54c <_printf_common+0xa8>
 800b53a:	2301      	movs	r3, #1
 800b53c:	4652      	mov	r2, sl
 800b53e:	4641      	mov	r1, r8
 800b540:	4638      	mov	r0, r7
 800b542:	47c8      	blx	r9
 800b544:	3001      	adds	r0, #1
 800b546:	d103      	bne.n	800b550 <_printf_common+0xac>
 800b548:	f04f 30ff 	mov.w	r0, #4294967295
 800b54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b550:	3501      	adds	r5, #1
 800b552:	e7c6      	b.n	800b4e2 <_printf_common+0x3e>
 800b554:	18e1      	adds	r1, r4, r3
 800b556:	1c5a      	adds	r2, r3, #1
 800b558:	2030      	movs	r0, #48	@ 0x30
 800b55a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b55e:	4422      	add	r2, r4
 800b560:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b564:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b568:	3302      	adds	r3, #2
 800b56a:	e7c7      	b.n	800b4fc <_printf_common+0x58>
 800b56c:	2301      	movs	r3, #1
 800b56e:	4622      	mov	r2, r4
 800b570:	4641      	mov	r1, r8
 800b572:	4638      	mov	r0, r7
 800b574:	47c8      	blx	r9
 800b576:	3001      	adds	r0, #1
 800b578:	d0e6      	beq.n	800b548 <_printf_common+0xa4>
 800b57a:	3601      	adds	r6, #1
 800b57c:	e7d9      	b.n	800b532 <_printf_common+0x8e>
	...

0800b580 <_printf_i>:
 800b580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b584:	7e0f      	ldrb	r7, [r1, #24]
 800b586:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b588:	2f78      	cmp	r7, #120	@ 0x78
 800b58a:	4691      	mov	r9, r2
 800b58c:	4680      	mov	r8, r0
 800b58e:	460c      	mov	r4, r1
 800b590:	469a      	mov	sl, r3
 800b592:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b596:	d807      	bhi.n	800b5a8 <_printf_i+0x28>
 800b598:	2f62      	cmp	r7, #98	@ 0x62
 800b59a:	d80a      	bhi.n	800b5b2 <_printf_i+0x32>
 800b59c:	2f00      	cmp	r7, #0
 800b59e:	f000 80d1 	beq.w	800b744 <_printf_i+0x1c4>
 800b5a2:	2f58      	cmp	r7, #88	@ 0x58
 800b5a4:	f000 80b8 	beq.w	800b718 <_printf_i+0x198>
 800b5a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b5b0:	e03a      	b.n	800b628 <_printf_i+0xa8>
 800b5b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b5b6:	2b15      	cmp	r3, #21
 800b5b8:	d8f6      	bhi.n	800b5a8 <_printf_i+0x28>
 800b5ba:	a101      	add	r1, pc, #4	@ (adr r1, 800b5c0 <_printf_i+0x40>)
 800b5bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5c0:	0800b619 	.word	0x0800b619
 800b5c4:	0800b62d 	.word	0x0800b62d
 800b5c8:	0800b5a9 	.word	0x0800b5a9
 800b5cc:	0800b5a9 	.word	0x0800b5a9
 800b5d0:	0800b5a9 	.word	0x0800b5a9
 800b5d4:	0800b5a9 	.word	0x0800b5a9
 800b5d8:	0800b62d 	.word	0x0800b62d
 800b5dc:	0800b5a9 	.word	0x0800b5a9
 800b5e0:	0800b5a9 	.word	0x0800b5a9
 800b5e4:	0800b5a9 	.word	0x0800b5a9
 800b5e8:	0800b5a9 	.word	0x0800b5a9
 800b5ec:	0800b72b 	.word	0x0800b72b
 800b5f0:	0800b657 	.word	0x0800b657
 800b5f4:	0800b6e5 	.word	0x0800b6e5
 800b5f8:	0800b5a9 	.word	0x0800b5a9
 800b5fc:	0800b5a9 	.word	0x0800b5a9
 800b600:	0800b74d 	.word	0x0800b74d
 800b604:	0800b5a9 	.word	0x0800b5a9
 800b608:	0800b657 	.word	0x0800b657
 800b60c:	0800b5a9 	.word	0x0800b5a9
 800b610:	0800b5a9 	.word	0x0800b5a9
 800b614:	0800b6ed 	.word	0x0800b6ed
 800b618:	6833      	ldr	r3, [r6, #0]
 800b61a:	1d1a      	adds	r2, r3, #4
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	6032      	str	r2, [r6, #0]
 800b620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b624:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b628:	2301      	movs	r3, #1
 800b62a:	e09c      	b.n	800b766 <_printf_i+0x1e6>
 800b62c:	6833      	ldr	r3, [r6, #0]
 800b62e:	6820      	ldr	r0, [r4, #0]
 800b630:	1d19      	adds	r1, r3, #4
 800b632:	6031      	str	r1, [r6, #0]
 800b634:	0606      	lsls	r6, r0, #24
 800b636:	d501      	bpl.n	800b63c <_printf_i+0xbc>
 800b638:	681d      	ldr	r5, [r3, #0]
 800b63a:	e003      	b.n	800b644 <_printf_i+0xc4>
 800b63c:	0645      	lsls	r5, r0, #25
 800b63e:	d5fb      	bpl.n	800b638 <_printf_i+0xb8>
 800b640:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b644:	2d00      	cmp	r5, #0
 800b646:	da03      	bge.n	800b650 <_printf_i+0xd0>
 800b648:	232d      	movs	r3, #45	@ 0x2d
 800b64a:	426d      	negs	r5, r5
 800b64c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b650:	4858      	ldr	r0, [pc, #352]	@ (800b7b4 <_printf_i+0x234>)
 800b652:	230a      	movs	r3, #10
 800b654:	e011      	b.n	800b67a <_printf_i+0xfa>
 800b656:	6821      	ldr	r1, [r4, #0]
 800b658:	6833      	ldr	r3, [r6, #0]
 800b65a:	0608      	lsls	r0, r1, #24
 800b65c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b660:	d402      	bmi.n	800b668 <_printf_i+0xe8>
 800b662:	0649      	lsls	r1, r1, #25
 800b664:	bf48      	it	mi
 800b666:	b2ad      	uxthmi	r5, r5
 800b668:	2f6f      	cmp	r7, #111	@ 0x6f
 800b66a:	4852      	ldr	r0, [pc, #328]	@ (800b7b4 <_printf_i+0x234>)
 800b66c:	6033      	str	r3, [r6, #0]
 800b66e:	bf14      	ite	ne
 800b670:	230a      	movne	r3, #10
 800b672:	2308      	moveq	r3, #8
 800b674:	2100      	movs	r1, #0
 800b676:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b67a:	6866      	ldr	r6, [r4, #4]
 800b67c:	60a6      	str	r6, [r4, #8]
 800b67e:	2e00      	cmp	r6, #0
 800b680:	db05      	blt.n	800b68e <_printf_i+0x10e>
 800b682:	6821      	ldr	r1, [r4, #0]
 800b684:	432e      	orrs	r6, r5
 800b686:	f021 0104 	bic.w	r1, r1, #4
 800b68a:	6021      	str	r1, [r4, #0]
 800b68c:	d04b      	beq.n	800b726 <_printf_i+0x1a6>
 800b68e:	4616      	mov	r6, r2
 800b690:	fbb5 f1f3 	udiv	r1, r5, r3
 800b694:	fb03 5711 	mls	r7, r3, r1, r5
 800b698:	5dc7      	ldrb	r7, [r0, r7]
 800b69a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b69e:	462f      	mov	r7, r5
 800b6a0:	42bb      	cmp	r3, r7
 800b6a2:	460d      	mov	r5, r1
 800b6a4:	d9f4      	bls.n	800b690 <_printf_i+0x110>
 800b6a6:	2b08      	cmp	r3, #8
 800b6a8:	d10b      	bne.n	800b6c2 <_printf_i+0x142>
 800b6aa:	6823      	ldr	r3, [r4, #0]
 800b6ac:	07df      	lsls	r7, r3, #31
 800b6ae:	d508      	bpl.n	800b6c2 <_printf_i+0x142>
 800b6b0:	6923      	ldr	r3, [r4, #16]
 800b6b2:	6861      	ldr	r1, [r4, #4]
 800b6b4:	4299      	cmp	r1, r3
 800b6b6:	bfde      	ittt	le
 800b6b8:	2330      	movle	r3, #48	@ 0x30
 800b6ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b6be:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b6c2:	1b92      	subs	r2, r2, r6
 800b6c4:	6122      	str	r2, [r4, #16]
 800b6c6:	f8cd a000 	str.w	sl, [sp]
 800b6ca:	464b      	mov	r3, r9
 800b6cc:	aa03      	add	r2, sp, #12
 800b6ce:	4621      	mov	r1, r4
 800b6d0:	4640      	mov	r0, r8
 800b6d2:	f7ff fee7 	bl	800b4a4 <_printf_common>
 800b6d6:	3001      	adds	r0, #1
 800b6d8:	d14a      	bne.n	800b770 <_printf_i+0x1f0>
 800b6da:	f04f 30ff 	mov.w	r0, #4294967295
 800b6de:	b004      	add	sp, #16
 800b6e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6e4:	6823      	ldr	r3, [r4, #0]
 800b6e6:	f043 0320 	orr.w	r3, r3, #32
 800b6ea:	6023      	str	r3, [r4, #0]
 800b6ec:	4832      	ldr	r0, [pc, #200]	@ (800b7b8 <_printf_i+0x238>)
 800b6ee:	2778      	movs	r7, #120	@ 0x78
 800b6f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b6f4:	6823      	ldr	r3, [r4, #0]
 800b6f6:	6831      	ldr	r1, [r6, #0]
 800b6f8:	061f      	lsls	r7, r3, #24
 800b6fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800b6fe:	d402      	bmi.n	800b706 <_printf_i+0x186>
 800b700:	065f      	lsls	r7, r3, #25
 800b702:	bf48      	it	mi
 800b704:	b2ad      	uxthmi	r5, r5
 800b706:	6031      	str	r1, [r6, #0]
 800b708:	07d9      	lsls	r1, r3, #31
 800b70a:	bf44      	itt	mi
 800b70c:	f043 0320 	orrmi.w	r3, r3, #32
 800b710:	6023      	strmi	r3, [r4, #0]
 800b712:	b11d      	cbz	r5, 800b71c <_printf_i+0x19c>
 800b714:	2310      	movs	r3, #16
 800b716:	e7ad      	b.n	800b674 <_printf_i+0xf4>
 800b718:	4826      	ldr	r0, [pc, #152]	@ (800b7b4 <_printf_i+0x234>)
 800b71a:	e7e9      	b.n	800b6f0 <_printf_i+0x170>
 800b71c:	6823      	ldr	r3, [r4, #0]
 800b71e:	f023 0320 	bic.w	r3, r3, #32
 800b722:	6023      	str	r3, [r4, #0]
 800b724:	e7f6      	b.n	800b714 <_printf_i+0x194>
 800b726:	4616      	mov	r6, r2
 800b728:	e7bd      	b.n	800b6a6 <_printf_i+0x126>
 800b72a:	6833      	ldr	r3, [r6, #0]
 800b72c:	6825      	ldr	r5, [r4, #0]
 800b72e:	6961      	ldr	r1, [r4, #20]
 800b730:	1d18      	adds	r0, r3, #4
 800b732:	6030      	str	r0, [r6, #0]
 800b734:	062e      	lsls	r6, r5, #24
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	d501      	bpl.n	800b73e <_printf_i+0x1be>
 800b73a:	6019      	str	r1, [r3, #0]
 800b73c:	e002      	b.n	800b744 <_printf_i+0x1c4>
 800b73e:	0668      	lsls	r0, r5, #25
 800b740:	d5fb      	bpl.n	800b73a <_printf_i+0x1ba>
 800b742:	8019      	strh	r1, [r3, #0]
 800b744:	2300      	movs	r3, #0
 800b746:	6123      	str	r3, [r4, #16]
 800b748:	4616      	mov	r6, r2
 800b74a:	e7bc      	b.n	800b6c6 <_printf_i+0x146>
 800b74c:	6833      	ldr	r3, [r6, #0]
 800b74e:	1d1a      	adds	r2, r3, #4
 800b750:	6032      	str	r2, [r6, #0]
 800b752:	681e      	ldr	r6, [r3, #0]
 800b754:	6862      	ldr	r2, [r4, #4]
 800b756:	2100      	movs	r1, #0
 800b758:	4630      	mov	r0, r6
 800b75a:	f7f4 fd39 	bl	80001d0 <memchr>
 800b75e:	b108      	cbz	r0, 800b764 <_printf_i+0x1e4>
 800b760:	1b80      	subs	r0, r0, r6
 800b762:	6060      	str	r0, [r4, #4]
 800b764:	6863      	ldr	r3, [r4, #4]
 800b766:	6123      	str	r3, [r4, #16]
 800b768:	2300      	movs	r3, #0
 800b76a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b76e:	e7aa      	b.n	800b6c6 <_printf_i+0x146>
 800b770:	6923      	ldr	r3, [r4, #16]
 800b772:	4632      	mov	r2, r6
 800b774:	4649      	mov	r1, r9
 800b776:	4640      	mov	r0, r8
 800b778:	47d0      	blx	sl
 800b77a:	3001      	adds	r0, #1
 800b77c:	d0ad      	beq.n	800b6da <_printf_i+0x15a>
 800b77e:	6823      	ldr	r3, [r4, #0]
 800b780:	079b      	lsls	r3, r3, #30
 800b782:	d413      	bmi.n	800b7ac <_printf_i+0x22c>
 800b784:	68e0      	ldr	r0, [r4, #12]
 800b786:	9b03      	ldr	r3, [sp, #12]
 800b788:	4298      	cmp	r0, r3
 800b78a:	bfb8      	it	lt
 800b78c:	4618      	movlt	r0, r3
 800b78e:	e7a6      	b.n	800b6de <_printf_i+0x15e>
 800b790:	2301      	movs	r3, #1
 800b792:	4632      	mov	r2, r6
 800b794:	4649      	mov	r1, r9
 800b796:	4640      	mov	r0, r8
 800b798:	47d0      	blx	sl
 800b79a:	3001      	adds	r0, #1
 800b79c:	d09d      	beq.n	800b6da <_printf_i+0x15a>
 800b79e:	3501      	adds	r5, #1
 800b7a0:	68e3      	ldr	r3, [r4, #12]
 800b7a2:	9903      	ldr	r1, [sp, #12]
 800b7a4:	1a5b      	subs	r3, r3, r1
 800b7a6:	42ab      	cmp	r3, r5
 800b7a8:	dcf2      	bgt.n	800b790 <_printf_i+0x210>
 800b7aa:	e7eb      	b.n	800b784 <_printf_i+0x204>
 800b7ac:	2500      	movs	r5, #0
 800b7ae:	f104 0619 	add.w	r6, r4, #25
 800b7b2:	e7f5      	b.n	800b7a0 <_printf_i+0x220>
 800b7b4:	0800dca6 	.word	0x0800dca6
 800b7b8:	0800dcb7 	.word	0x0800dcb7

0800b7bc <std>:
 800b7bc:	2300      	movs	r3, #0
 800b7be:	b510      	push	{r4, lr}
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	e9c0 3300 	strd	r3, r3, [r0]
 800b7c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7ca:	6083      	str	r3, [r0, #8]
 800b7cc:	8181      	strh	r1, [r0, #12]
 800b7ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800b7d0:	81c2      	strh	r2, [r0, #14]
 800b7d2:	6183      	str	r3, [r0, #24]
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	2208      	movs	r2, #8
 800b7d8:	305c      	adds	r0, #92	@ 0x5c
 800b7da:	f000 f92a 	bl	800ba32 <memset>
 800b7de:	4b0d      	ldr	r3, [pc, #52]	@ (800b814 <std+0x58>)
 800b7e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b818 <std+0x5c>)
 800b7e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b7e6:	4b0d      	ldr	r3, [pc, #52]	@ (800b81c <std+0x60>)
 800b7e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800b820 <std+0x64>)
 800b7ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800b7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800b824 <std+0x68>)
 800b7f0:	6224      	str	r4, [r4, #32]
 800b7f2:	429c      	cmp	r4, r3
 800b7f4:	d006      	beq.n	800b804 <std+0x48>
 800b7f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b7fa:	4294      	cmp	r4, r2
 800b7fc:	d002      	beq.n	800b804 <std+0x48>
 800b7fe:	33d0      	adds	r3, #208	@ 0xd0
 800b800:	429c      	cmp	r4, r3
 800b802:	d105      	bne.n	800b810 <std+0x54>
 800b804:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b80c:	f000 b98e 	b.w	800bb2c <__retarget_lock_init_recursive>
 800b810:	bd10      	pop	{r4, pc}
 800b812:	bf00      	nop
 800b814:	0800b9ad 	.word	0x0800b9ad
 800b818:	0800b9cf 	.word	0x0800b9cf
 800b81c:	0800ba07 	.word	0x0800ba07
 800b820:	0800ba2b 	.word	0x0800ba2b
 800b824:	20002784 	.word	0x20002784

0800b828 <stdio_exit_handler>:
 800b828:	4a02      	ldr	r2, [pc, #8]	@ (800b834 <stdio_exit_handler+0xc>)
 800b82a:	4903      	ldr	r1, [pc, #12]	@ (800b838 <stdio_exit_handler+0x10>)
 800b82c:	4803      	ldr	r0, [pc, #12]	@ (800b83c <stdio_exit_handler+0x14>)
 800b82e:	f000 b869 	b.w	800b904 <_fwalk_sglue>
 800b832:	bf00      	nop
 800b834:	20000100 	.word	0x20000100
 800b838:	0800d495 	.word	0x0800d495
 800b83c:	20000110 	.word	0x20000110

0800b840 <cleanup_stdio>:
 800b840:	6841      	ldr	r1, [r0, #4]
 800b842:	4b0c      	ldr	r3, [pc, #48]	@ (800b874 <cleanup_stdio+0x34>)
 800b844:	4299      	cmp	r1, r3
 800b846:	b510      	push	{r4, lr}
 800b848:	4604      	mov	r4, r0
 800b84a:	d001      	beq.n	800b850 <cleanup_stdio+0x10>
 800b84c:	f001 fe22 	bl	800d494 <_fflush_r>
 800b850:	68a1      	ldr	r1, [r4, #8]
 800b852:	4b09      	ldr	r3, [pc, #36]	@ (800b878 <cleanup_stdio+0x38>)
 800b854:	4299      	cmp	r1, r3
 800b856:	d002      	beq.n	800b85e <cleanup_stdio+0x1e>
 800b858:	4620      	mov	r0, r4
 800b85a:	f001 fe1b 	bl	800d494 <_fflush_r>
 800b85e:	68e1      	ldr	r1, [r4, #12]
 800b860:	4b06      	ldr	r3, [pc, #24]	@ (800b87c <cleanup_stdio+0x3c>)
 800b862:	4299      	cmp	r1, r3
 800b864:	d004      	beq.n	800b870 <cleanup_stdio+0x30>
 800b866:	4620      	mov	r0, r4
 800b868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b86c:	f001 be12 	b.w	800d494 <_fflush_r>
 800b870:	bd10      	pop	{r4, pc}
 800b872:	bf00      	nop
 800b874:	20002784 	.word	0x20002784
 800b878:	200027ec 	.word	0x200027ec
 800b87c:	20002854 	.word	0x20002854

0800b880 <global_stdio_init.part.0>:
 800b880:	b510      	push	{r4, lr}
 800b882:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b0 <global_stdio_init.part.0+0x30>)
 800b884:	4c0b      	ldr	r4, [pc, #44]	@ (800b8b4 <global_stdio_init.part.0+0x34>)
 800b886:	4a0c      	ldr	r2, [pc, #48]	@ (800b8b8 <global_stdio_init.part.0+0x38>)
 800b888:	601a      	str	r2, [r3, #0]
 800b88a:	4620      	mov	r0, r4
 800b88c:	2200      	movs	r2, #0
 800b88e:	2104      	movs	r1, #4
 800b890:	f7ff ff94 	bl	800b7bc <std>
 800b894:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b898:	2201      	movs	r2, #1
 800b89a:	2109      	movs	r1, #9
 800b89c:	f7ff ff8e 	bl	800b7bc <std>
 800b8a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b8a4:	2202      	movs	r2, #2
 800b8a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8aa:	2112      	movs	r1, #18
 800b8ac:	f7ff bf86 	b.w	800b7bc <std>
 800b8b0:	200028bc 	.word	0x200028bc
 800b8b4:	20002784 	.word	0x20002784
 800b8b8:	0800b829 	.word	0x0800b829

0800b8bc <__sfp_lock_acquire>:
 800b8bc:	4801      	ldr	r0, [pc, #4]	@ (800b8c4 <__sfp_lock_acquire+0x8>)
 800b8be:	f000 b936 	b.w	800bb2e <__retarget_lock_acquire_recursive>
 800b8c2:	bf00      	nop
 800b8c4:	200028c5 	.word	0x200028c5

0800b8c8 <__sfp_lock_release>:
 800b8c8:	4801      	ldr	r0, [pc, #4]	@ (800b8d0 <__sfp_lock_release+0x8>)
 800b8ca:	f000 b931 	b.w	800bb30 <__retarget_lock_release_recursive>
 800b8ce:	bf00      	nop
 800b8d0:	200028c5 	.word	0x200028c5

0800b8d4 <__sinit>:
 800b8d4:	b510      	push	{r4, lr}
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	f7ff fff0 	bl	800b8bc <__sfp_lock_acquire>
 800b8dc:	6a23      	ldr	r3, [r4, #32]
 800b8de:	b11b      	cbz	r3, 800b8e8 <__sinit+0x14>
 800b8e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8e4:	f7ff bff0 	b.w	800b8c8 <__sfp_lock_release>
 800b8e8:	4b04      	ldr	r3, [pc, #16]	@ (800b8fc <__sinit+0x28>)
 800b8ea:	6223      	str	r3, [r4, #32]
 800b8ec:	4b04      	ldr	r3, [pc, #16]	@ (800b900 <__sinit+0x2c>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d1f5      	bne.n	800b8e0 <__sinit+0xc>
 800b8f4:	f7ff ffc4 	bl	800b880 <global_stdio_init.part.0>
 800b8f8:	e7f2      	b.n	800b8e0 <__sinit+0xc>
 800b8fa:	bf00      	nop
 800b8fc:	0800b841 	.word	0x0800b841
 800b900:	200028bc 	.word	0x200028bc

0800b904 <_fwalk_sglue>:
 800b904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b908:	4607      	mov	r7, r0
 800b90a:	4688      	mov	r8, r1
 800b90c:	4614      	mov	r4, r2
 800b90e:	2600      	movs	r6, #0
 800b910:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b914:	f1b9 0901 	subs.w	r9, r9, #1
 800b918:	d505      	bpl.n	800b926 <_fwalk_sglue+0x22>
 800b91a:	6824      	ldr	r4, [r4, #0]
 800b91c:	2c00      	cmp	r4, #0
 800b91e:	d1f7      	bne.n	800b910 <_fwalk_sglue+0xc>
 800b920:	4630      	mov	r0, r6
 800b922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b926:	89ab      	ldrh	r3, [r5, #12]
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d907      	bls.n	800b93c <_fwalk_sglue+0x38>
 800b92c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b930:	3301      	adds	r3, #1
 800b932:	d003      	beq.n	800b93c <_fwalk_sglue+0x38>
 800b934:	4629      	mov	r1, r5
 800b936:	4638      	mov	r0, r7
 800b938:	47c0      	blx	r8
 800b93a:	4306      	orrs	r6, r0
 800b93c:	3568      	adds	r5, #104	@ 0x68
 800b93e:	e7e9      	b.n	800b914 <_fwalk_sglue+0x10>

0800b940 <sniprintf>:
 800b940:	b40c      	push	{r2, r3}
 800b942:	b530      	push	{r4, r5, lr}
 800b944:	4b18      	ldr	r3, [pc, #96]	@ (800b9a8 <sniprintf+0x68>)
 800b946:	1e0c      	subs	r4, r1, #0
 800b948:	681d      	ldr	r5, [r3, #0]
 800b94a:	b09d      	sub	sp, #116	@ 0x74
 800b94c:	da08      	bge.n	800b960 <sniprintf+0x20>
 800b94e:	238b      	movs	r3, #139	@ 0x8b
 800b950:	602b      	str	r3, [r5, #0]
 800b952:	f04f 30ff 	mov.w	r0, #4294967295
 800b956:	b01d      	add	sp, #116	@ 0x74
 800b958:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b95c:	b002      	add	sp, #8
 800b95e:	4770      	bx	lr
 800b960:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b964:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b968:	f04f 0300 	mov.w	r3, #0
 800b96c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b96e:	bf14      	ite	ne
 800b970:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b974:	4623      	moveq	r3, r4
 800b976:	9304      	str	r3, [sp, #16]
 800b978:	9307      	str	r3, [sp, #28]
 800b97a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b97e:	9002      	str	r0, [sp, #8]
 800b980:	9006      	str	r0, [sp, #24]
 800b982:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b986:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b988:	ab21      	add	r3, sp, #132	@ 0x84
 800b98a:	a902      	add	r1, sp, #8
 800b98c:	4628      	mov	r0, r5
 800b98e:	9301      	str	r3, [sp, #4]
 800b990:	f001 fc00 	bl	800d194 <_svfiprintf_r>
 800b994:	1c43      	adds	r3, r0, #1
 800b996:	bfbc      	itt	lt
 800b998:	238b      	movlt	r3, #139	@ 0x8b
 800b99a:	602b      	strlt	r3, [r5, #0]
 800b99c:	2c00      	cmp	r4, #0
 800b99e:	d0da      	beq.n	800b956 <sniprintf+0x16>
 800b9a0:	9b02      	ldr	r3, [sp, #8]
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	701a      	strb	r2, [r3, #0]
 800b9a6:	e7d6      	b.n	800b956 <sniprintf+0x16>
 800b9a8:	2000010c 	.word	0x2000010c

0800b9ac <__sread>:
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	460c      	mov	r4, r1
 800b9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9b4:	f000 f86c 	bl	800ba90 <_read_r>
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	bfab      	itete	ge
 800b9bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b9be:	89a3      	ldrhlt	r3, [r4, #12]
 800b9c0:	181b      	addge	r3, r3, r0
 800b9c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b9c6:	bfac      	ite	ge
 800b9c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b9ca:	81a3      	strhlt	r3, [r4, #12]
 800b9cc:	bd10      	pop	{r4, pc}

0800b9ce <__swrite>:
 800b9ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d2:	461f      	mov	r7, r3
 800b9d4:	898b      	ldrh	r3, [r1, #12]
 800b9d6:	05db      	lsls	r3, r3, #23
 800b9d8:	4605      	mov	r5, r0
 800b9da:	460c      	mov	r4, r1
 800b9dc:	4616      	mov	r6, r2
 800b9de:	d505      	bpl.n	800b9ec <__swrite+0x1e>
 800b9e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9e4:	2302      	movs	r3, #2
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f000 f840 	bl	800ba6c <_lseek_r>
 800b9ec:	89a3      	ldrh	r3, [r4, #12]
 800b9ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b9f6:	81a3      	strh	r3, [r4, #12]
 800b9f8:	4632      	mov	r2, r6
 800b9fa:	463b      	mov	r3, r7
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba02:	f000 b857 	b.w	800bab4 <_write_r>

0800ba06 <__sseek>:
 800ba06:	b510      	push	{r4, lr}
 800ba08:	460c      	mov	r4, r1
 800ba0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba0e:	f000 f82d 	bl	800ba6c <_lseek_r>
 800ba12:	1c43      	adds	r3, r0, #1
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	bf15      	itete	ne
 800ba18:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ba1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ba1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ba22:	81a3      	strheq	r3, [r4, #12]
 800ba24:	bf18      	it	ne
 800ba26:	81a3      	strhne	r3, [r4, #12]
 800ba28:	bd10      	pop	{r4, pc}

0800ba2a <__sclose>:
 800ba2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba2e:	f000 b80d 	b.w	800ba4c <_close_r>

0800ba32 <memset>:
 800ba32:	4402      	add	r2, r0
 800ba34:	4603      	mov	r3, r0
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d100      	bne.n	800ba3c <memset+0xa>
 800ba3a:	4770      	bx	lr
 800ba3c:	f803 1b01 	strb.w	r1, [r3], #1
 800ba40:	e7f9      	b.n	800ba36 <memset+0x4>
	...

0800ba44 <_localeconv_r>:
 800ba44:	4800      	ldr	r0, [pc, #0]	@ (800ba48 <_localeconv_r+0x4>)
 800ba46:	4770      	bx	lr
 800ba48:	2000024c 	.word	0x2000024c

0800ba4c <_close_r>:
 800ba4c:	b538      	push	{r3, r4, r5, lr}
 800ba4e:	4d06      	ldr	r5, [pc, #24]	@ (800ba68 <_close_r+0x1c>)
 800ba50:	2300      	movs	r3, #0
 800ba52:	4604      	mov	r4, r0
 800ba54:	4608      	mov	r0, r1
 800ba56:	602b      	str	r3, [r5, #0]
 800ba58:	f7f6 fb26 	bl	80020a8 <_close>
 800ba5c:	1c43      	adds	r3, r0, #1
 800ba5e:	d102      	bne.n	800ba66 <_close_r+0x1a>
 800ba60:	682b      	ldr	r3, [r5, #0]
 800ba62:	b103      	cbz	r3, 800ba66 <_close_r+0x1a>
 800ba64:	6023      	str	r3, [r4, #0]
 800ba66:	bd38      	pop	{r3, r4, r5, pc}
 800ba68:	200028c0 	.word	0x200028c0

0800ba6c <_lseek_r>:
 800ba6c:	b538      	push	{r3, r4, r5, lr}
 800ba6e:	4d07      	ldr	r5, [pc, #28]	@ (800ba8c <_lseek_r+0x20>)
 800ba70:	4604      	mov	r4, r0
 800ba72:	4608      	mov	r0, r1
 800ba74:	4611      	mov	r1, r2
 800ba76:	2200      	movs	r2, #0
 800ba78:	602a      	str	r2, [r5, #0]
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	f7f6 fb3b 	bl	80020f6 <_lseek>
 800ba80:	1c43      	adds	r3, r0, #1
 800ba82:	d102      	bne.n	800ba8a <_lseek_r+0x1e>
 800ba84:	682b      	ldr	r3, [r5, #0]
 800ba86:	b103      	cbz	r3, 800ba8a <_lseek_r+0x1e>
 800ba88:	6023      	str	r3, [r4, #0]
 800ba8a:	bd38      	pop	{r3, r4, r5, pc}
 800ba8c:	200028c0 	.word	0x200028c0

0800ba90 <_read_r>:
 800ba90:	b538      	push	{r3, r4, r5, lr}
 800ba92:	4d07      	ldr	r5, [pc, #28]	@ (800bab0 <_read_r+0x20>)
 800ba94:	4604      	mov	r4, r0
 800ba96:	4608      	mov	r0, r1
 800ba98:	4611      	mov	r1, r2
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	602a      	str	r2, [r5, #0]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	f7f6 fac9 	bl	8002036 <_read>
 800baa4:	1c43      	adds	r3, r0, #1
 800baa6:	d102      	bne.n	800baae <_read_r+0x1e>
 800baa8:	682b      	ldr	r3, [r5, #0]
 800baaa:	b103      	cbz	r3, 800baae <_read_r+0x1e>
 800baac:	6023      	str	r3, [r4, #0]
 800baae:	bd38      	pop	{r3, r4, r5, pc}
 800bab0:	200028c0 	.word	0x200028c0

0800bab4 <_write_r>:
 800bab4:	b538      	push	{r3, r4, r5, lr}
 800bab6:	4d07      	ldr	r5, [pc, #28]	@ (800bad4 <_write_r+0x20>)
 800bab8:	4604      	mov	r4, r0
 800baba:	4608      	mov	r0, r1
 800babc:	4611      	mov	r1, r2
 800babe:	2200      	movs	r2, #0
 800bac0:	602a      	str	r2, [r5, #0]
 800bac2:	461a      	mov	r2, r3
 800bac4:	f7f6 fad4 	bl	8002070 <_write>
 800bac8:	1c43      	adds	r3, r0, #1
 800baca:	d102      	bne.n	800bad2 <_write_r+0x1e>
 800bacc:	682b      	ldr	r3, [r5, #0]
 800bace:	b103      	cbz	r3, 800bad2 <_write_r+0x1e>
 800bad0:	6023      	str	r3, [r4, #0]
 800bad2:	bd38      	pop	{r3, r4, r5, pc}
 800bad4:	200028c0 	.word	0x200028c0

0800bad8 <__errno>:
 800bad8:	4b01      	ldr	r3, [pc, #4]	@ (800bae0 <__errno+0x8>)
 800bada:	6818      	ldr	r0, [r3, #0]
 800badc:	4770      	bx	lr
 800bade:	bf00      	nop
 800bae0:	2000010c 	.word	0x2000010c

0800bae4 <__libc_init_array>:
 800bae4:	b570      	push	{r4, r5, r6, lr}
 800bae6:	4d0d      	ldr	r5, [pc, #52]	@ (800bb1c <__libc_init_array+0x38>)
 800bae8:	4c0d      	ldr	r4, [pc, #52]	@ (800bb20 <__libc_init_array+0x3c>)
 800baea:	1b64      	subs	r4, r4, r5
 800baec:	10a4      	asrs	r4, r4, #2
 800baee:	2600      	movs	r6, #0
 800baf0:	42a6      	cmp	r6, r4
 800baf2:	d109      	bne.n	800bb08 <__libc_init_array+0x24>
 800baf4:	4d0b      	ldr	r5, [pc, #44]	@ (800bb24 <__libc_init_array+0x40>)
 800baf6:	4c0c      	ldr	r4, [pc, #48]	@ (800bb28 <__libc_init_array+0x44>)
 800baf8:	f002 f86a 	bl	800dbd0 <_init>
 800bafc:	1b64      	subs	r4, r4, r5
 800bafe:	10a4      	asrs	r4, r4, #2
 800bb00:	2600      	movs	r6, #0
 800bb02:	42a6      	cmp	r6, r4
 800bb04:	d105      	bne.n	800bb12 <__libc_init_array+0x2e>
 800bb06:	bd70      	pop	{r4, r5, r6, pc}
 800bb08:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb0c:	4798      	blx	r3
 800bb0e:	3601      	adds	r6, #1
 800bb10:	e7ee      	b.n	800baf0 <__libc_init_array+0xc>
 800bb12:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb16:	4798      	blx	r3
 800bb18:	3601      	adds	r6, #1
 800bb1a:	e7f2      	b.n	800bb02 <__libc_init_array+0x1e>
 800bb1c:	0800e014 	.word	0x0800e014
 800bb20:	0800e014 	.word	0x0800e014
 800bb24:	0800e014 	.word	0x0800e014
 800bb28:	0800e018 	.word	0x0800e018

0800bb2c <__retarget_lock_init_recursive>:
 800bb2c:	4770      	bx	lr

0800bb2e <__retarget_lock_acquire_recursive>:
 800bb2e:	4770      	bx	lr

0800bb30 <__retarget_lock_release_recursive>:
 800bb30:	4770      	bx	lr

0800bb32 <quorem>:
 800bb32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb36:	6903      	ldr	r3, [r0, #16]
 800bb38:	690c      	ldr	r4, [r1, #16]
 800bb3a:	42a3      	cmp	r3, r4
 800bb3c:	4607      	mov	r7, r0
 800bb3e:	db7e      	blt.n	800bc3e <quorem+0x10c>
 800bb40:	3c01      	subs	r4, #1
 800bb42:	f101 0814 	add.w	r8, r1, #20
 800bb46:	00a3      	lsls	r3, r4, #2
 800bb48:	f100 0514 	add.w	r5, r0, #20
 800bb4c:	9300      	str	r3, [sp, #0]
 800bb4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb52:	9301      	str	r3, [sp, #4]
 800bb54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb64:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb68:	d32e      	bcc.n	800bbc8 <quorem+0x96>
 800bb6a:	f04f 0a00 	mov.w	sl, #0
 800bb6e:	46c4      	mov	ip, r8
 800bb70:	46ae      	mov	lr, r5
 800bb72:	46d3      	mov	fp, sl
 800bb74:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bb78:	b298      	uxth	r0, r3
 800bb7a:	fb06 a000 	mla	r0, r6, r0, sl
 800bb7e:	0c02      	lsrs	r2, r0, #16
 800bb80:	0c1b      	lsrs	r3, r3, #16
 800bb82:	fb06 2303 	mla	r3, r6, r3, r2
 800bb86:	f8de 2000 	ldr.w	r2, [lr]
 800bb8a:	b280      	uxth	r0, r0
 800bb8c:	b292      	uxth	r2, r2
 800bb8e:	1a12      	subs	r2, r2, r0
 800bb90:	445a      	add	r2, fp
 800bb92:	f8de 0000 	ldr.w	r0, [lr]
 800bb96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bba0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bba4:	b292      	uxth	r2, r2
 800bba6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bbaa:	45e1      	cmp	r9, ip
 800bbac:	f84e 2b04 	str.w	r2, [lr], #4
 800bbb0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bbb4:	d2de      	bcs.n	800bb74 <quorem+0x42>
 800bbb6:	9b00      	ldr	r3, [sp, #0]
 800bbb8:	58eb      	ldr	r3, [r5, r3]
 800bbba:	b92b      	cbnz	r3, 800bbc8 <quorem+0x96>
 800bbbc:	9b01      	ldr	r3, [sp, #4]
 800bbbe:	3b04      	subs	r3, #4
 800bbc0:	429d      	cmp	r5, r3
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	d32f      	bcc.n	800bc26 <quorem+0xf4>
 800bbc6:	613c      	str	r4, [r7, #16]
 800bbc8:	4638      	mov	r0, r7
 800bbca:	f001 f97f 	bl	800cecc <__mcmp>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	db25      	blt.n	800bc1e <quorem+0xec>
 800bbd2:	4629      	mov	r1, r5
 800bbd4:	2000      	movs	r0, #0
 800bbd6:	f858 2b04 	ldr.w	r2, [r8], #4
 800bbda:	f8d1 c000 	ldr.w	ip, [r1]
 800bbde:	fa1f fe82 	uxth.w	lr, r2
 800bbe2:	fa1f f38c 	uxth.w	r3, ip
 800bbe6:	eba3 030e 	sub.w	r3, r3, lr
 800bbea:	4403      	add	r3, r0
 800bbec:	0c12      	lsrs	r2, r2, #16
 800bbee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bbf2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bbf6:	b29b      	uxth	r3, r3
 800bbf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbfc:	45c1      	cmp	r9, r8
 800bbfe:	f841 3b04 	str.w	r3, [r1], #4
 800bc02:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bc06:	d2e6      	bcs.n	800bbd6 <quorem+0xa4>
 800bc08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc10:	b922      	cbnz	r2, 800bc1c <quorem+0xea>
 800bc12:	3b04      	subs	r3, #4
 800bc14:	429d      	cmp	r5, r3
 800bc16:	461a      	mov	r2, r3
 800bc18:	d30b      	bcc.n	800bc32 <quorem+0x100>
 800bc1a:	613c      	str	r4, [r7, #16]
 800bc1c:	3601      	adds	r6, #1
 800bc1e:	4630      	mov	r0, r6
 800bc20:	b003      	add	sp, #12
 800bc22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc26:	6812      	ldr	r2, [r2, #0]
 800bc28:	3b04      	subs	r3, #4
 800bc2a:	2a00      	cmp	r2, #0
 800bc2c:	d1cb      	bne.n	800bbc6 <quorem+0x94>
 800bc2e:	3c01      	subs	r4, #1
 800bc30:	e7c6      	b.n	800bbc0 <quorem+0x8e>
 800bc32:	6812      	ldr	r2, [r2, #0]
 800bc34:	3b04      	subs	r3, #4
 800bc36:	2a00      	cmp	r2, #0
 800bc38:	d1ef      	bne.n	800bc1a <quorem+0xe8>
 800bc3a:	3c01      	subs	r4, #1
 800bc3c:	e7ea      	b.n	800bc14 <quorem+0xe2>
 800bc3e:	2000      	movs	r0, #0
 800bc40:	e7ee      	b.n	800bc20 <quorem+0xee>
 800bc42:	0000      	movs	r0, r0
 800bc44:	0000      	movs	r0, r0
	...

0800bc48 <_dtoa_r>:
 800bc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc4c:	69c7      	ldr	r7, [r0, #28]
 800bc4e:	b097      	sub	sp, #92	@ 0x5c
 800bc50:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bc54:	ec55 4b10 	vmov	r4, r5, d0
 800bc58:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bc5a:	9107      	str	r1, [sp, #28]
 800bc5c:	4681      	mov	r9, r0
 800bc5e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bc60:	9311      	str	r3, [sp, #68]	@ 0x44
 800bc62:	b97f      	cbnz	r7, 800bc84 <_dtoa_r+0x3c>
 800bc64:	2010      	movs	r0, #16
 800bc66:	f000 fe09 	bl	800c87c <malloc>
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	f8c9 001c 	str.w	r0, [r9, #28]
 800bc70:	b920      	cbnz	r0, 800bc7c <_dtoa_r+0x34>
 800bc72:	4ba9      	ldr	r3, [pc, #676]	@ (800bf18 <_dtoa_r+0x2d0>)
 800bc74:	21ef      	movs	r1, #239	@ 0xef
 800bc76:	48a9      	ldr	r0, [pc, #676]	@ (800bf1c <_dtoa_r+0x2d4>)
 800bc78:	f001 fc6c 	bl	800d554 <__assert_func>
 800bc7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bc80:	6007      	str	r7, [r0, #0]
 800bc82:	60c7      	str	r7, [r0, #12]
 800bc84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bc88:	6819      	ldr	r1, [r3, #0]
 800bc8a:	b159      	cbz	r1, 800bca4 <_dtoa_r+0x5c>
 800bc8c:	685a      	ldr	r2, [r3, #4]
 800bc8e:	604a      	str	r2, [r1, #4]
 800bc90:	2301      	movs	r3, #1
 800bc92:	4093      	lsls	r3, r2
 800bc94:	608b      	str	r3, [r1, #8]
 800bc96:	4648      	mov	r0, r9
 800bc98:	f000 fee6 	bl	800ca68 <_Bfree>
 800bc9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bca0:	2200      	movs	r2, #0
 800bca2:	601a      	str	r2, [r3, #0]
 800bca4:	1e2b      	subs	r3, r5, #0
 800bca6:	bfb9      	ittee	lt
 800bca8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bcac:	9305      	strlt	r3, [sp, #20]
 800bcae:	2300      	movge	r3, #0
 800bcb0:	6033      	strge	r3, [r6, #0]
 800bcb2:	9f05      	ldr	r7, [sp, #20]
 800bcb4:	4b9a      	ldr	r3, [pc, #616]	@ (800bf20 <_dtoa_r+0x2d8>)
 800bcb6:	bfbc      	itt	lt
 800bcb8:	2201      	movlt	r2, #1
 800bcba:	6032      	strlt	r2, [r6, #0]
 800bcbc:	43bb      	bics	r3, r7
 800bcbe:	d112      	bne.n	800bce6 <_dtoa_r+0x9e>
 800bcc0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bcc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bcc6:	6013      	str	r3, [r2, #0]
 800bcc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bccc:	4323      	orrs	r3, r4
 800bcce:	f000 855a 	beq.w	800c786 <_dtoa_r+0xb3e>
 800bcd2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bcd4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bf34 <_dtoa_r+0x2ec>
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	f000 855c 	beq.w	800c796 <_dtoa_r+0xb4e>
 800bcde:	f10a 0303 	add.w	r3, sl, #3
 800bce2:	f000 bd56 	b.w	800c792 <_dtoa_r+0xb4a>
 800bce6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bcea:	2200      	movs	r2, #0
 800bcec:	ec51 0b17 	vmov	r0, r1, d7
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bcf6:	f7f4 fee7 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcfa:	4680      	mov	r8, r0
 800bcfc:	b158      	cbz	r0, 800bd16 <_dtoa_r+0xce>
 800bcfe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bd00:	2301      	movs	r3, #1
 800bd02:	6013      	str	r3, [r2, #0]
 800bd04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd06:	b113      	cbz	r3, 800bd0e <_dtoa_r+0xc6>
 800bd08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bd0a:	4b86      	ldr	r3, [pc, #536]	@ (800bf24 <_dtoa_r+0x2dc>)
 800bd0c:	6013      	str	r3, [r2, #0]
 800bd0e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bf38 <_dtoa_r+0x2f0>
 800bd12:	f000 bd40 	b.w	800c796 <_dtoa_r+0xb4e>
 800bd16:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bd1a:	aa14      	add	r2, sp, #80	@ 0x50
 800bd1c:	a915      	add	r1, sp, #84	@ 0x54
 800bd1e:	4648      	mov	r0, r9
 800bd20:	f001 f984 	bl	800d02c <__d2b>
 800bd24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bd28:	9002      	str	r0, [sp, #8]
 800bd2a:	2e00      	cmp	r6, #0
 800bd2c:	d078      	beq.n	800be20 <_dtoa_r+0x1d8>
 800bd2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd30:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bd34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bd40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bd44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bd48:	4619      	mov	r1, r3
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	4b76      	ldr	r3, [pc, #472]	@ (800bf28 <_dtoa_r+0x2e0>)
 800bd4e:	f7f4 fa9b 	bl	8000288 <__aeabi_dsub>
 800bd52:	a36b      	add	r3, pc, #428	@ (adr r3, 800bf00 <_dtoa_r+0x2b8>)
 800bd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd58:	f7f4 fc4e 	bl	80005f8 <__aeabi_dmul>
 800bd5c:	a36a      	add	r3, pc, #424	@ (adr r3, 800bf08 <_dtoa_r+0x2c0>)
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 fa93 	bl	800028c <__adddf3>
 800bd66:	4604      	mov	r4, r0
 800bd68:	4630      	mov	r0, r6
 800bd6a:	460d      	mov	r5, r1
 800bd6c:	f7f4 fbda 	bl	8000524 <__aeabi_i2d>
 800bd70:	a367      	add	r3, pc, #412	@ (adr r3, 800bf10 <_dtoa_r+0x2c8>)
 800bd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd76:	f7f4 fc3f 	bl	80005f8 <__aeabi_dmul>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	460b      	mov	r3, r1
 800bd7e:	4620      	mov	r0, r4
 800bd80:	4629      	mov	r1, r5
 800bd82:	f7f4 fa83 	bl	800028c <__adddf3>
 800bd86:	4604      	mov	r4, r0
 800bd88:	460d      	mov	r5, r1
 800bd8a:	f7f4 fee5 	bl	8000b58 <__aeabi_d2iz>
 800bd8e:	2200      	movs	r2, #0
 800bd90:	4607      	mov	r7, r0
 800bd92:	2300      	movs	r3, #0
 800bd94:	4620      	mov	r0, r4
 800bd96:	4629      	mov	r1, r5
 800bd98:	f7f4 fea0 	bl	8000adc <__aeabi_dcmplt>
 800bd9c:	b140      	cbz	r0, 800bdb0 <_dtoa_r+0x168>
 800bd9e:	4638      	mov	r0, r7
 800bda0:	f7f4 fbc0 	bl	8000524 <__aeabi_i2d>
 800bda4:	4622      	mov	r2, r4
 800bda6:	462b      	mov	r3, r5
 800bda8:	f7f4 fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdac:	b900      	cbnz	r0, 800bdb0 <_dtoa_r+0x168>
 800bdae:	3f01      	subs	r7, #1
 800bdb0:	2f16      	cmp	r7, #22
 800bdb2:	d852      	bhi.n	800be5a <_dtoa_r+0x212>
 800bdb4:	4b5d      	ldr	r3, [pc, #372]	@ (800bf2c <_dtoa_r+0x2e4>)
 800bdb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bdc2:	f7f4 fe8b 	bl	8000adc <__aeabi_dcmplt>
 800bdc6:	2800      	cmp	r0, #0
 800bdc8:	d049      	beq.n	800be5e <_dtoa_r+0x216>
 800bdca:	3f01      	subs	r7, #1
 800bdcc:	2300      	movs	r3, #0
 800bdce:	9310      	str	r3, [sp, #64]	@ 0x40
 800bdd0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bdd2:	1b9b      	subs	r3, r3, r6
 800bdd4:	1e5a      	subs	r2, r3, #1
 800bdd6:	bf45      	ittet	mi
 800bdd8:	f1c3 0301 	rsbmi	r3, r3, #1
 800bddc:	9300      	strmi	r3, [sp, #0]
 800bdde:	2300      	movpl	r3, #0
 800bde0:	2300      	movmi	r3, #0
 800bde2:	9206      	str	r2, [sp, #24]
 800bde4:	bf54      	ite	pl
 800bde6:	9300      	strpl	r3, [sp, #0]
 800bde8:	9306      	strmi	r3, [sp, #24]
 800bdea:	2f00      	cmp	r7, #0
 800bdec:	db39      	blt.n	800be62 <_dtoa_r+0x21a>
 800bdee:	9b06      	ldr	r3, [sp, #24]
 800bdf0:	970d      	str	r7, [sp, #52]	@ 0x34
 800bdf2:	443b      	add	r3, r7
 800bdf4:	9306      	str	r3, [sp, #24]
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	9308      	str	r3, [sp, #32]
 800bdfa:	9b07      	ldr	r3, [sp, #28]
 800bdfc:	2b09      	cmp	r3, #9
 800bdfe:	d863      	bhi.n	800bec8 <_dtoa_r+0x280>
 800be00:	2b05      	cmp	r3, #5
 800be02:	bfc4      	itt	gt
 800be04:	3b04      	subgt	r3, #4
 800be06:	9307      	strgt	r3, [sp, #28]
 800be08:	9b07      	ldr	r3, [sp, #28]
 800be0a:	f1a3 0302 	sub.w	r3, r3, #2
 800be0e:	bfcc      	ite	gt
 800be10:	2400      	movgt	r4, #0
 800be12:	2401      	movle	r4, #1
 800be14:	2b03      	cmp	r3, #3
 800be16:	d863      	bhi.n	800bee0 <_dtoa_r+0x298>
 800be18:	e8df f003 	tbb	[pc, r3]
 800be1c:	2b375452 	.word	0x2b375452
 800be20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800be24:	441e      	add	r6, r3
 800be26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800be2a:	2b20      	cmp	r3, #32
 800be2c:	bfc1      	itttt	gt
 800be2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800be32:	409f      	lslgt	r7, r3
 800be34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800be38:	fa24 f303 	lsrgt.w	r3, r4, r3
 800be3c:	bfd6      	itet	le
 800be3e:	f1c3 0320 	rsble	r3, r3, #32
 800be42:	ea47 0003 	orrgt.w	r0, r7, r3
 800be46:	fa04 f003 	lslle.w	r0, r4, r3
 800be4a:	f7f4 fb5b 	bl	8000504 <__aeabi_ui2d>
 800be4e:	2201      	movs	r2, #1
 800be50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800be54:	3e01      	subs	r6, #1
 800be56:	9212      	str	r2, [sp, #72]	@ 0x48
 800be58:	e776      	b.n	800bd48 <_dtoa_r+0x100>
 800be5a:	2301      	movs	r3, #1
 800be5c:	e7b7      	b.n	800bdce <_dtoa_r+0x186>
 800be5e:	9010      	str	r0, [sp, #64]	@ 0x40
 800be60:	e7b6      	b.n	800bdd0 <_dtoa_r+0x188>
 800be62:	9b00      	ldr	r3, [sp, #0]
 800be64:	1bdb      	subs	r3, r3, r7
 800be66:	9300      	str	r3, [sp, #0]
 800be68:	427b      	negs	r3, r7
 800be6a:	9308      	str	r3, [sp, #32]
 800be6c:	2300      	movs	r3, #0
 800be6e:	930d      	str	r3, [sp, #52]	@ 0x34
 800be70:	e7c3      	b.n	800bdfa <_dtoa_r+0x1b2>
 800be72:	2301      	movs	r3, #1
 800be74:	9309      	str	r3, [sp, #36]	@ 0x24
 800be76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be78:	eb07 0b03 	add.w	fp, r7, r3
 800be7c:	f10b 0301 	add.w	r3, fp, #1
 800be80:	2b01      	cmp	r3, #1
 800be82:	9303      	str	r3, [sp, #12]
 800be84:	bfb8      	it	lt
 800be86:	2301      	movlt	r3, #1
 800be88:	e006      	b.n	800be98 <_dtoa_r+0x250>
 800be8a:	2301      	movs	r3, #1
 800be8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be90:	2b00      	cmp	r3, #0
 800be92:	dd28      	ble.n	800bee6 <_dtoa_r+0x29e>
 800be94:	469b      	mov	fp, r3
 800be96:	9303      	str	r3, [sp, #12]
 800be98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800be9c:	2100      	movs	r1, #0
 800be9e:	2204      	movs	r2, #4
 800bea0:	f102 0514 	add.w	r5, r2, #20
 800bea4:	429d      	cmp	r5, r3
 800bea6:	d926      	bls.n	800bef6 <_dtoa_r+0x2ae>
 800bea8:	6041      	str	r1, [r0, #4]
 800beaa:	4648      	mov	r0, r9
 800beac:	f000 fd9c 	bl	800c9e8 <_Balloc>
 800beb0:	4682      	mov	sl, r0
 800beb2:	2800      	cmp	r0, #0
 800beb4:	d142      	bne.n	800bf3c <_dtoa_r+0x2f4>
 800beb6:	4b1e      	ldr	r3, [pc, #120]	@ (800bf30 <_dtoa_r+0x2e8>)
 800beb8:	4602      	mov	r2, r0
 800beba:	f240 11af 	movw	r1, #431	@ 0x1af
 800bebe:	e6da      	b.n	800bc76 <_dtoa_r+0x2e>
 800bec0:	2300      	movs	r3, #0
 800bec2:	e7e3      	b.n	800be8c <_dtoa_r+0x244>
 800bec4:	2300      	movs	r3, #0
 800bec6:	e7d5      	b.n	800be74 <_dtoa_r+0x22c>
 800bec8:	2401      	movs	r4, #1
 800beca:	2300      	movs	r3, #0
 800becc:	9307      	str	r3, [sp, #28]
 800bece:	9409      	str	r4, [sp, #36]	@ 0x24
 800bed0:	f04f 3bff 	mov.w	fp, #4294967295
 800bed4:	2200      	movs	r2, #0
 800bed6:	f8cd b00c 	str.w	fp, [sp, #12]
 800beda:	2312      	movs	r3, #18
 800bedc:	920c      	str	r2, [sp, #48]	@ 0x30
 800bede:	e7db      	b.n	800be98 <_dtoa_r+0x250>
 800bee0:	2301      	movs	r3, #1
 800bee2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bee4:	e7f4      	b.n	800bed0 <_dtoa_r+0x288>
 800bee6:	f04f 0b01 	mov.w	fp, #1
 800beea:	f8cd b00c 	str.w	fp, [sp, #12]
 800beee:	465b      	mov	r3, fp
 800bef0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bef4:	e7d0      	b.n	800be98 <_dtoa_r+0x250>
 800bef6:	3101      	adds	r1, #1
 800bef8:	0052      	lsls	r2, r2, #1
 800befa:	e7d1      	b.n	800bea0 <_dtoa_r+0x258>
 800befc:	f3af 8000 	nop.w
 800bf00:	636f4361 	.word	0x636f4361
 800bf04:	3fd287a7 	.word	0x3fd287a7
 800bf08:	8b60c8b3 	.word	0x8b60c8b3
 800bf0c:	3fc68a28 	.word	0x3fc68a28
 800bf10:	509f79fb 	.word	0x509f79fb
 800bf14:	3fd34413 	.word	0x3fd34413
 800bf18:	0800dcd5 	.word	0x0800dcd5
 800bf1c:	0800dcec 	.word	0x0800dcec
 800bf20:	7ff00000 	.word	0x7ff00000
 800bf24:	0800dca5 	.word	0x0800dca5
 800bf28:	3ff80000 	.word	0x3ff80000
 800bf2c:	0800de40 	.word	0x0800de40
 800bf30:	0800dd44 	.word	0x0800dd44
 800bf34:	0800dcd1 	.word	0x0800dcd1
 800bf38:	0800dca4 	.word	0x0800dca4
 800bf3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf40:	6018      	str	r0, [r3, #0]
 800bf42:	9b03      	ldr	r3, [sp, #12]
 800bf44:	2b0e      	cmp	r3, #14
 800bf46:	f200 80a1 	bhi.w	800c08c <_dtoa_r+0x444>
 800bf4a:	2c00      	cmp	r4, #0
 800bf4c:	f000 809e 	beq.w	800c08c <_dtoa_r+0x444>
 800bf50:	2f00      	cmp	r7, #0
 800bf52:	dd33      	ble.n	800bfbc <_dtoa_r+0x374>
 800bf54:	4b9c      	ldr	r3, [pc, #624]	@ (800c1c8 <_dtoa_r+0x580>)
 800bf56:	f007 020f 	and.w	r2, r7, #15
 800bf5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf5e:	ed93 7b00 	vldr	d7, [r3]
 800bf62:	05f8      	lsls	r0, r7, #23
 800bf64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bf68:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bf6c:	d516      	bpl.n	800bf9c <_dtoa_r+0x354>
 800bf6e:	4b97      	ldr	r3, [pc, #604]	@ (800c1cc <_dtoa_r+0x584>)
 800bf70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bf74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bf78:	f7f4 fc68 	bl	800084c <__aeabi_ddiv>
 800bf7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf80:	f004 040f 	and.w	r4, r4, #15
 800bf84:	2603      	movs	r6, #3
 800bf86:	4d91      	ldr	r5, [pc, #580]	@ (800c1cc <_dtoa_r+0x584>)
 800bf88:	b954      	cbnz	r4, 800bfa0 <_dtoa_r+0x358>
 800bf8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bf8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf92:	f7f4 fc5b 	bl	800084c <__aeabi_ddiv>
 800bf96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf9a:	e028      	b.n	800bfee <_dtoa_r+0x3a6>
 800bf9c:	2602      	movs	r6, #2
 800bf9e:	e7f2      	b.n	800bf86 <_dtoa_r+0x33e>
 800bfa0:	07e1      	lsls	r1, r4, #31
 800bfa2:	d508      	bpl.n	800bfb6 <_dtoa_r+0x36e>
 800bfa4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bfa8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bfac:	f7f4 fb24 	bl	80005f8 <__aeabi_dmul>
 800bfb0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bfb4:	3601      	adds	r6, #1
 800bfb6:	1064      	asrs	r4, r4, #1
 800bfb8:	3508      	adds	r5, #8
 800bfba:	e7e5      	b.n	800bf88 <_dtoa_r+0x340>
 800bfbc:	f000 80af 	beq.w	800c11e <_dtoa_r+0x4d6>
 800bfc0:	427c      	negs	r4, r7
 800bfc2:	4b81      	ldr	r3, [pc, #516]	@ (800c1c8 <_dtoa_r+0x580>)
 800bfc4:	4d81      	ldr	r5, [pc, #516]	@ (800c1cc <_dtoa_r+0x584>)
 800bfc6:	f004 020f 	and.w	r2, r4, #15
 800bfca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bfce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bfd6:	f7f4 fb0f 	bl	80005f8 <__aeabi_dmul>
 800bfda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bfde:	1124      	asrs	r4, r4, #4
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	2602      	movs	r6, #2
 800bfe4:	2c00      	cmp	r4, #0
 800bfe6:	f040 808f 	bne.w	800c108 <_dtoa_r+0x4c0>
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1d3      	bne.n	800bf96 <_dtoa_r+0x34e>
 800bfee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bff0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	f000 8094 	beq.w	800c122 <_dtoa_r+0x4da>
 800bffa:	4b75      	ldr	r3, [pc, #468]	@ (800c1d0 <_dtoa_r+0x588>)
 800bffc:	2200      	movs	r2, #0
 800bffe:	4620      	mov	r0, r4
 800c000:	4629      	mov	r1, r5
 800c002:	f7f4 fd6b 	bl	8000adc <__aeabi_dcmplt>
 800c006:	2800      	cmp	r0, #0
 800c008:	f000 808b 	beq.w	800c122 <_dtoa_r+0x4da>
 800c00c:	9b03      	ldr	r3, [sp, #12]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	f000 8087 	beq.w	800c122 <_dtoa_r+0x4da>
 800c014:	f1bb 0f00 	cmp.w	fp, #0
 800c018:	dd34      	ble.n	800c084 <_dtoa_r+0x43c>
 800c01a:	4620      	mov	r0, r4
 800c01c:	4b6d      	ldr	r3, [pc, #436]	@ (800c1d4 <_dtoa_r+0x58c>)
 800c01e:	2200      	movs	r2, #0
 800c020:	4629      	mov	r1, r5
 800c022:	f7f4 fae9 	bl	80005f8 <__aeabi_dmul>
 800c026:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c02a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c02e:	3601      	adds	r6, #1
 800c030:	465c      	mov	r4, fp
 800c032:	4630      	mov	r0, r6
 800c034:	f7f4 fa76 	bl	8000524 <__aeabi_i2d>
 800c038:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c03c:	f7f4 fadc 	bl	80005f8 <__aeabi_dmul>
 800c040:	4b65      	ldr	r3, [pc, #404]	@ (800c1d8 <_dtoa_r+0x590>)
 800c042:	2200      	movs	r2, #0
 800c044:	f7f4 f922 	bl	800028c <__adddf3>
 800c048:	4605      	mov	r5, r0
 800c04a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c04e:	2c00      	cmp	r4, #0
 800c050:	d16a      	bne.n	800c128 <_dtoa_r+0x4e0>
 800c052:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c056:	4b61      	ldr	r3, [pc, #388]	@ (800c1dc <_dtoa_r+0x594>)
 800c058:	2200      	movs	r2, #0
 800c05a:	f7f4 f915 	bl	8000288 <__aeabi_dsub>
 800c05e:	4602      	mov	r2, r0
 800c060:	460b      	mov	r3, r1
 800c062:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c066:	462a      	mov	r2, r5
 800c068:	4633      	mov	r3, r6
 800c06a:	f7f4 fd55 	bl	8000b18 <__aeabi_dcmpgt>
 800c06e:	2800      	cmp	r0, #0
 800c070:	f040 8298 	bne.w	800c5a4 <_dtoa_r+0x95c>
 800c074:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c078:	462a      	mov	r2, r5
 800c07a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c07e:	f7f4 fd2d 	bl	8000adc <__aeabi_dcmplt>
 800c082:	bb38      	cbnz	r0, 800c0d4 <_dtoa_r+0x48c>
 800c084:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c088:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c08c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c08e:	2b00      	cmp	r3, #0
 800c090:	f2c0 8157 	blt.w	800c342 <_dtoa_r+0x6fa>
 800c094:	2f0e      	cmp	r7, #14
 800c096:	f300 8154 	bgt.w	800c342 <_dtoa_r+0x6fa>
 800c09a:	4b4b      	ldr	r3, [pc, #300]	@ (800c1c8 <_dtoa_r+0x580>)
 800c09c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c0a0:	ed93 7b00 	vldr	d7, [r3]
 800c0a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	ed8d 7b00 	vstr	d7, [sp]
 800c0ac:	f280 80e5 	bge.w	800c27a <_dtoa_r+0x632>
 800c0b0:	9b03      	ldr	r3, [sp, #12]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f300 80e1 	bgt.w	800c27a <_dtoa_r+0x632>
 800c0b8:	d10c      	bne.n	800c0d4 <_dtoa_r+0x48c>
 800c0ba:	4b48      	ldr	r3, [pc, #288]	@ (800c1dc <_dtoa_r+0x594>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	ec51 0b17 	vmov	r0, r1, d7
 800c0c2:	f7f4 fa99 	bl	80005f8 <__aeabi_dmul>
 800c0c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0ca:	f7f4 fd1b 	bl	8000b04 <__aeabi_dcmpge>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	f000 8266 	beq.w	800c5a0 <_dtoa_r+0x958>
 800c0d4:	2400      	movs	r4, #0
 800c0d6:	4625      	mov	r5, r4
 800c0d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0da:	4656      	mov	r6, sl
 800c0dc:	ea6f 0803 	mvn.w	r8, r3
 800c0e0:	2700      	movs	r7, #0
 800c0e2:	4621      	mov	r1, r4
 800c0e4:	4648      	mov	r0, r9
 800c0e6:	f000 fcbf 	bl	800ca68 <_Bfree>
 800c0ea:	2d00      	cmp	r5, #0
 800c0ec:	f000 80bd 	beq.w	800c26a <_dtoa_r+0x622>
 800c0f0:	b12f      	cbz	r7, 800c0fe <_dtoa_r+0x4b6>
 800c0f2:	42af      	cmp	r7, r5
 800c0f4:	d003      	beq.n	800c0fe <_dtoa_r+0x4b6>
 800c0f6:	4639      	mov	r1, r7
 800c0f8:	4648      	mov	r0, r9
 800c0fa:	f000 fcb5 	bl	800ca68 <_Bfree>
 800c0fe:	4629      	mov	r1, r5
 800c100:	4648      	mov	r0, r9
 800c102:	f000 fcb1 	bl	800ca68 <_Bfree>
 800c106:	e0b0      	b.n	800c26a <_dtoa_r+0x622>
 800c108:	07e2      	lsls	r2, r4, #31
 800c10a:	d505      	bpl.n	800c118 <_dtoa_r+0x4d0>
 800c10c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c110:	f7f4 fa72 	bl	80005f8 <__aeabi_dmul>
 800c114:	3601      	adds	r6, #1
 800c116:	2301      	movs	r3, #1
 800c118:	1064      	asrs	r4, r4, #1
 800c11a:	3508      	adds	r5, #8
 800c11c:	e762      	b.n	800bfe4 <_dtoa_r+0x39c>
 800c11e:	2602      	movs	r6, #2
 800c120:	e765      	b.n	800bfee <_dtoa_r+0x3a6>
 800c122:	9c03      	ldr	r4, [sp, #12]
 800c124:	46b8      	mov	r8, r7
 800c126:	e784      	b.n	800c032 <_dtoa_r+0x3ea>
 800c128:	4b27      	ldr	r3, [pc, #156]	@ (800c1c8 <_dtoa_r+0x580>)
 800c12a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c12c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c130:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c134:	4454      	add	r4, sl
 800c136:	2900      	cmp	r1, #0
 800c138:	d054      	beq.n	800c1e4 <_dtoa_r+0x59c>
 800c13a:	4929      	ldr	r1, [pc, #164]	@ (800c1e0 <_dtoa_r+0x598>)
 800c13c:	2000      	movs	r0, #0
 800c13e:	f7f4 fb85 	bl	800084c <__aeabi_ddiv>
 800c142:	4633      	mov	r3, r6
 800c144:	462a      	mov	r2, r5
 800c146:	f7f4 f89f 	bl	8000288 <__aeabi_dsub>
 800c14a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c14e:	4656      	mov	r6, sl
 800c150:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c154:	f7f4 fd00 	bl	8000b58 <__aeabi_d2iz>
 800c158:	4605      	mov	r5, r0
 800c15a:	f7f4 f9e3 	bl	8000524 <__aeabi_i2d>
 800c15e:	4602      	mov	r2, r0
 800c160:	460b      	mov	r3, r1
 800c162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c166:	f7f4 f88f 	bl	8000288 <__aeabi_dsub>
 800c16a:	3530      	adds	r5, #48	@ 0x30
 800c16c:	4602      	mov	r2, r0
 800c16e:	460b      	mov	r3, r1
 800c170:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c174:	f806 5b01 	strb.w	r5, [r6], #1
 800c178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c17c:	f7f4 fcae 	bl	8000adc <__aeabi_dcmplt>
 800c180:	2800      	cmp	r0, #0
 800c182:	d172      	bne.n	800c26a <_dtoa_r+0x622>
 800c184:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c188:	4911      	ldr	r1, [pc, #68]	@ (800c1d0 <_dtoa_r+0x588>)
 800c18a:	2000      	movs	r0, #0
 800c18c:	f7f4 f87c 	bl	8000288 <__aeabi_dsub>
 800c190:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c194:	f7f4 fca2 	bl	8000adc <__aeabi_dcmplt>
 800c198:	2800      	cmp	r0, #0
 800c19a:	f040 80b4 	bne.w	800c306 <_dtoa_r+0x6be>
 800c19e:	42a6      	cmp	r6, r4
 800c1a0:	f43f af70 	beq.w	800c084 <_dtoa_r+0x43c>
 800c1a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c1a8:	4b0a      	ldr	r3, [pc, #40]	@ (800c1d4 <_dtoa_r+0x58c>)
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f7f4 fa24 	bl	80005f8 <__aeabi_dmul>
 800c1b0:	4b08      	ldr	r3, [pc, #32]	@ (800c1d4 <_dtoa_r+0x58c>)
 800c1b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1bc:	f7f4 fa1c 	bl	80005f8 <__aeabi_dmul>
 800c1c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1c4:	e7c4      	b.n	800c150 <_dtoa_r+0x508>
 800c1c6:	bf00      	nop
 800c1c8:	0800de40 	.word	0x0800de40
 800c1cc:	0800de18 	.word	0x0800de18
 800c1d0:	3ff00000 	.word	0x3ff00000
 800c1d4:	40240000 	.word	0x40240000
 800c1d8:	401c0000 	.word	0x401c0000
 800c1dc:	40140000 	.word	0x40140000
 800c1e0:	3fe00000 	.word	0x3fe00000
 800c1e4:	4631      	mov	r1, r6
 800c1e6:	4628      	mov	r0, r5
 800c1e8:	f7f4 fa06 	bl	80005f8 <__aeabi_dmul>
 800c1ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c1f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c1f2:	4656      	mov	r6, sl
 800c1f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1f8:	f7f4 fcae 	bl	8000b58 <__aeabi_d2iz>
 800c1fc:	4605      	mov	r5, r0
 800c1fe:	f7f4 f991 	bl	8000524 <__aeabi_i2d>
 800c202:	4602      	mov	r2, r0
 800c204:	460b      	mov	r3, r1
 800c206:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c20a:	f7f4 f83d 	bl	8000288 <__aeabi_dsub>
 800c20e:	3530      	adds	r5, #48	@ 0x30
 800c210:	f806 5b01 	strb.w	r5, [r6], #1
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	42a6      	cmp	r6, r4
 800c21a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c21e:	f04f 0200 	mov.w	r2, #0
 800c222:	d124      	bne.n	800c26e <_dtoa_r+0x626>
 800c224:	4baf      	ldr	r3, [pc, #700]	@ (800c4e4 <_dtoa_r+0x89c>)
 800c226:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c22a:	f7f4 f82f 	bl	800028c <__adddf3>
 800c22e:	4602      	mov	r2, r0
 800c230:	460b      	mov	r3, r1
 800c232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c236:	f7f4 fc6f 	bl	8000b18 <__aeabi_dcmpgt>
 800c23a:	2800      	cmp	r0, #0
 800c23c:	d163      	bne.n	800c306 <_dtoa_r+0x6be>
 800c23e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c242:	49a8      	ldr	r1, [pc, #672]	@ (800c4e4 <_dtoa_r+0x89c>)
 800c244:	2000      	movs	r0, #0
 800c246:	f7f4 f81f 	bl	8000288 <__aeabi_dsub>
 800c24a:	4602      	mov	r2, r0
 800c24c:	460b      	mov	r3, r1
 800c24e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c252:	f7f4 fc43 	bl	8000adc <__aeabi_dcmplt>
 800c256:	2800      	cmp	r0, #0
 800c258:	f43f af14 	beq.w	800c084 <_dtoa_r+0x43c>
 800c25c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c25e:	1e73      	subs	r3, r6, #1
 800c260:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c262:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c266:	2b30      	cmp	r3, #48	@ 0x30
 800c268:	d0f8      	beq.n	800c25c <_dtoa_r+0x614>
 800c26a:	4647      	mov	r7, r8
 800c26c:	e03b      	b.n	800c2e6 <_dtoa_r+0x69e>
 800c26e:	4b9e      	ldr	r3, [pc, #632]	@ (800c4e8 <_dtoa_r+0x8a0>)
 800c270:	f7f4 f9c2 	bl	80005f8 <__aeabi_dmul>
 800c274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c278:	e7bc      	b.n	800c1f4 <_dtoa_r+0x5ac>
 800c27a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c27e:	4656      	mov	r6, sl
 800c280:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c284:	4620      	mov	r0, r4
 800c286:	4629      	mov	r1, r5
 800c288:	f7f4 fae0 	bl	800084c <__aeabi_ddiv>
 800c28c:	f7f4 fc64 	bl	8000b58 <__aeabi_d2iz>
 800c290:	4680      	mov	r8, r0
 800c292:	f7f4 f947 	bl	8000524 <__aeabi_i2d>
 800c296:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c29a:	f7f4 f9ad 	bl	80005f8 <__aeabi_dmul>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	4629      	mov	r1, r5
 800c2a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c2aa:	f7f3 ffed 	bl	8000288 <__aeabi_dsub>
 800c2ae:	f806 4b01 	strb.w	r4, [r6], #1
 800c2b2:	9d03      	ldr	r5, [sp, #12]
 800c2b4:	eba6 040a 	sub.w	r4, r6, sl
 800c2b8:	42a5      	cmp	r5, r4
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	460b      	mov	r3, r1
 800c2be:	d133      	bne.n	800c328 <_dtoa_r+0x6e0>
 800c2c0:	f7f3 ffe4 	bl	800028c <__adddf3>
 800c2c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2c8:	4604      	mov	r4, r0
 800c2ca:	460d      	mov	r5, r1
 800c2cc:	f7f4 fc24 	bl	8000b18 <__aeabi_dcmpgt>
 800c2d0:	b9c0      	cbnz	r0, 800c304 <_dtoa_r+0x6bc>
 800c2d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	4629      	mov	r1, r5
 800c2da:	f7f4 fbf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2de:	b110      	cbz	r0, 800c2e6 <_dtoa_r+0x69e>
 800c2e0:	f018 0f01 	tst.w	r8, #1
 800c2e4:	d10e      	bne.n	800c304 <_dtoa_r+0x6bc>
 800c2e6:	9902      	ldr	r1, [sp, #8]
 800c2e8:	4648      	mov	r0, r9
 800c2ea:	f000 fbbd 	bl	800ca68 <_Bfree>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	7033      	strb	r3, [r6, #0]
 800c2f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c2f4:	3701      	adds	r7, #1
 800c2f6:	601f      	str	r7, [r3, #0]
 800c2f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	f000 824b 	beq.w	800c796 <_dtoa_r+0xb4e>
 800c300:	601e      	str	r6, [r3, #0]
 800c302:	e248      	b.n	800c796 <_dtoa_r+0xb4e>
 800c304:	46b8      	mov	r8, r7
 800c306:	4633      	mov	r3, r6
 800c308:	461e      	mov	r6, r3
 800c30a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c30e:	2a39      	cmp	r2, #57	@ 0x39
 800c310:	d106      	bne.n	800c320 <_dtoa_r+0x6d8>
 800c312:	459a      	cmp	sl, r3
 800c314:	d1f8      	bne.n	800c308 <_dtoa_r+0x6c0>
 800c316:	2230      	movs	r2, #48	@ 0x30
 800c318:	f108 0801 	add.w	r8, r8, #1
 800c31c:	f88a 2000 	strb.w	r2, [sl]
 800c320:	781a      	ldrb	r2, [r3, #0]
 800c322:	3201      	adds	r2, #1
 800c324:	701a      	strb	r2, [r3, #0]
 800c326:	e7a0      	b.n	800c26a <_dtoa_r+0x622>
 800c328:	4b6f      	ldr	r3, [pc, #444]	@ (800c4e8 <_dtoa_r+0x8a0>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	f7f4 f964 	bl	80005f8 <__aeabi_dmul>
 800c330:	2200      	movs	r2, #0
 800c332:	2300      	movs	r3, #0
 800c334:	4604      	mov	r4, r0
 800c336:	460d      	mov	r5, r1
 800c338:	f7f4 fbc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	d09f      	beq.n	800c280 <_dtoa_r+0x638>
 800c340:	e7d1      	b.n	800c2e6 <_dtoa_r+0x69e>
 800c342:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c344:	2a00      	cmp	r2, #0
 800c346:	f000 80ea 	beq.w	800c51e <_dtoa_r+0x8d6>
 800c34a:	9a07      	ldr	r2, [sp, #28]
 800c34c:	2a01      	cmp	r2, #1
 800c34e:	f300 80cd 	bgt.w	800c4ec <_dtoa_r+0x8a4>
 800c352:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c354:	2a00      	cmp	r2, #0
 800c356:	f000 80c1 	beq.w	800c4dc <_dtoa_r+0x894>
 800c35a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c35e:	9c08      	ldr	r4, [sp, #32]
 800c360:	9e00      	ldr	r6, [sp, #0]
 800c362:	9a00      	ldr	r2, [sp, #0]
 800c364:	441a      	add	r2, r3
 800c366:	9200      	str	r2, [sp, #0]
 800c368:	9a06      	ldr	r2, [sp, #24]
 800c36a:	2101      	movs	r1, #1
 800c36c:	441a      	add	r2, r3
 800c36e:	4648      	mov	r0, r9
 800c370:	9206      	str	r2, [sp, #24]
 800c372:	f000 fc2d 	bl	800cbd0 <__i2b>
 800c376:	4605      	mov	r5, r0
 800c378:	b166      	cbz	r6, 800c394 <_dtoa_r+0x74c>
 800c37a:	9b06      	ldr	r3, [sp, #24]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	dd09      	ble.n	800c394 <_dtoa_r+0x74c>
 800c380:	42b3      	cmp	r3, r6
 800c382:	9a00      	ldr	r2, [sp, #0]
 800c384:	bfa8      	it	ge
 800c386:	4633      	movge	r3, r6
 800c388:	1ad2      	subs	r2, r2, r3
 800c38a:	9200      	str	r2, [sp, #0]
 800c38c:	9a06      	ldr	r2, [sp, #24]
 800c38e:	1af6      	subs	r6, r6, r3
 800c390:	1ad3      	subs	r3, r2, r3
 800c392:	9306      	str	r3, [sp, #24]
 800c394:	9b08      	ldr	r3, [sp, #32]
 800c396:	b30b      	cbz	r3, 800c3dc <_dtoa_r+0x794>
 800c398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	f000 80c6 	beq.w	800c52c <_dtoa_r+0x8e4>
 800c3a0:	2c00      	cmp	r4, #0
 800c3a2:	f000 80c0 	beq.w	800c526 <_dtoa_r+0x8de>
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	4622      	mov	r2, r4
 800c3aa:	4648      	mov	r0, r9
 800c3ac:	f000 fcc8 	bl	800cd40 <__pow5mult>
 800c3b0:	9a02      	ldr	r2, [sp, #8]
 800c3b2:	4601      	mov	r1, r0
 800c3b4:	4605      	mov	r5, r0
 800c3b6:	4648      	mov	r0, r9
 800c3b8:	f000 fc20 	bl	800cbfc <__multiply>
 800c3bc:	9902      	ldr	r1, [sp, #8]
 800c3be:	4680      	mov	r8, r0
 800c3c0:	4648      	mov	r0, r9
 800c3c2:	f000 fb51 	bl	800ca68 <_Bfree>
 800c3c6:	9b08      	ldr	r3, [sp, #32]
 800c3c8:	1b1b      	subs	r3, r3, r4
 800c3ca:	9308      	str	r3, [sp, #32]
 800c3cc:	f000 80b1 	beq.w	800c532 <_dtoa_r+0x8ea>
 800c3d0:	9a08      	ldr	r2, [sp, #32]
 800c3d2:	4641      	mov	r1, r8
 800c3d4:	4648      	mov	r0, r9
 800c3d6:	f000 fcb3 	bl	800cd40 <__pow5mult>
 800c3da:	9002      	str	r0, [sp, #8]
 800c3dc:	2101      	movs	r1, #1
 800c3de:	4648      	mov	r0, r9
 800c3e0:	f000 fbf6 	bl	800cbd0 <__i2b>
 800c3e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3e6:	4604      	mov	r4, r0
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	f000 81d8 	beq.w	800c79e <_dtoa_r+0xb56>
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	4601      	mov	r1, r0
 800c3f2:	4648      	mov	r0, r9
 800c3f4:	f000 fca4 	bl	800cd40 <__pow5mult>
 800c3f8:	9b07      	ldr	r3, [sp, #28]
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	4604      	mov	r4, r0
 800c3fe:	f300 809f 	bgt.w	800c540 <_dtoa_r+0x8f8>
 800c402:	9b04      	ldr	r3, [sp, #16]
 800c404:	2b00      	cmp	r3, #0
 800c406:	f040 8097 	bne.w	800c538 <_dtoa_r+0x8f0>
 800c40a:	9b05      	ldr	r3, [sp, #20]
 800c40c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c410:	2b00      	cmp	r3, #0
 800c412:	f040 8093 	bne.w	800c53c <_dtoa_r+0x8f4>
 800c416:	9b05      	ldr	r3, [sp, #20]
 800c418:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c41c:	0d1b      	lsrs	r3, r3, #20
 800c41e:	051b      	lsls	r3, r3, #20
 800c420:	b133      	cbz	r3, 800c430 <_dtoa_r+0x7e8>
 800c422:	9b00      	ldr	r3, [sp, #0]
 800c424:	3301      	adds	r3, #1
 800c426:	9300      	str	r3, [sp, #0]
 800c428:	9b06      	ldr	r3, [sp, #24]
 800c42a:	3301      	adds	r3, #1
 800c42c:	9306      	str	r3, [sp, #24]
 800c42e:	2301      	movs	r3, #1
 800c430:	9308      	str	r3, [sp, #32]
 800c432:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c434:	2b00      	cmp	r3, #0
 800c436:	f000 81b8 	beq.w	800c7aa <_dtoa_r+0xb62>
 800c43a:	6923      	ldr	r3, [r4, #16]
 800c43c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c440:	6918      	ldr	r0, [r3, #16]
 800c442:	f000 fb79 	bl	800cb38 <__hi0bits>
 800c446:	f1c0 0020 	rsb	r0, r0, #32
 800c44a:	9b06      	ldr	r3, [sp, #24]
 800c44c:	4418      	add	r0, r3
 800c44e:	f010 001f 	ands.w	r0, r0, #31
 800c452:	f000 8082 	beq.w	800c55a <_dtoa_r+0x912>
 800c456:	f1c0 0320 	rsb	r3, r0, #32
 800c45a:	2b04      	cmp	r3, #4
 800c45c:	dd73      	ble.n	800c546 <_dtoa_r+0x8fe>
 800c45e:	9b00      	ldr	r3, [sp, #0]
 800c460:	f1c0 001c 	rsb	r0, r0, #28
 800c464:	4403      	add	r3, r0
 800c466:	9300      	str	r3, [sp, #0]
 800c468:	9b06      	ldr	r3, [sp, #24]
 800c46a:	4403      	add	r3, r0
 800c46c:	4406      	add	r6, r0
 800c46e:	9306      	str	r3, [sp, #24]
 800c470:	9b00      	ldr	r3, [sp, #0]
 800c472:	2b00      	cmp	r3, #0
 800c474:	dd05      	ble.n	800c482 <_dtoa_r+0x83a>
 800c476:	9902      	ldr	r1, [sp, #8]
 800c478:	461a      	mov	r2, r3
 800c47a:	4648      	mov	r0, r9
 800c47c:	f000 fcba 	bl	800cdf4 <__lshift>
 800c480:	9002      	str	r0, [sp, #8]
 800c482:	9b06      	ldr	r3, [sp, #24]
 800c484:	2b00      	cmp	r3, #0
 800c486:	dd05      	ble.n	800c494 <_dtoa_r+0x84c>
 800c488:	4621      	mov	r1, r4
 800c48a:	461a      	mov	r2, r3
 800c48c:	4648      	mov	r0, r9
 800c48e:	f000 fcb1 	bl	800cdf4 <__lshift>
 800c492:	4604      	mov	r4, r0
 800c494:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c496:	2b00      	cmp	r3, #0
 800c498:	d061      	beq.n	800c55e <_dtoa_r+0x916>
 800c49a:	9802      	ldr	r0, [sp, #8]
 800c49c:	4621      	mov	r1, r4
 800c49e:	f000 fd15 	bl	800cecc <__mcmp>
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	da5b      	bge.n	800c55e <_dtoa_r+0x916>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	9902      	ldr	r1, [sp, #8]
 800c4aa:	220a      	movs	r2, #10
 800c4ac:	4648      	mov	r0, r9
 800c4ae:	f000 fafd 	bl	800caac <__multadd>
 800c4b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b4:	9002      	str	r0, [sp, #8]
 800c4b6:	f107 38ff 	add.w	r8, r7, #4294967295
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	f000 8177 	beq.w	800c7ae <_dtoa_r+0xb66>
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	220a      	movs	r2, #10
 800c4c6:	4648      	mov	r0, r9
 800c4c8:	f000 faf0 	bl	800caac <__multadd>
 800c4cc:	f1bb 0f00 	cmp.w	fp, #0
 800c4d0:	4605      	mov	r5, r0
 800c4d2:	dc6f      	bgt.n	800c5b4 <_dtoa_r+0x96c>
 800c4d4:	9b07      	ldr	r3, [sp, #28]
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	dc49      	bgt.n	800c56e <_dtoa_r+0x926>
 800c4da:	e06b      	b.n	800c5b4 <_dtoa_r+0x96c>
 800c4dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c4de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c4e2:	e73c      	b.n	800c35e <_dtoa_r+0x716>
 800c4e4:	3fe00000 	.word	0x3fe00000
 800c4e8:	40240000 	.word	0x40240000
 800c4ec:	9b03      	ldr	r3, [sp, #12]
 800c4ee:	1e5c      	subs	r4, r3, #1
 800c4f0:	9b08      	ldr	r3, [sp, #32]
 800c4f2:	42a3      	cmp	r3, r4
 800c4f4:	db09      	blt.n	800c50a <_dtoa_r+0x8c2>
 800c4f6:	1b1c      	subs	r4, r3, r4
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	f6bf af30 	bge.w	800c360 <_dtoa_r+0x718>
 800c500:	9b00      	ldr	r3, [sp, #0]
 800c502:	9a03      	ldr	r2, [sp, #12]
 800c504:	1a9e      	subs	r6, r3, r2
 800c506:	2300      	movs	r3, #0
 800c508:	e72b      	b.n	800c362 <_dtoa_r+0x71a>
 800c50a:	9b08      	ldr	r3, [sp, #32]
 800c50c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c50e:	9408      	str	r4, [sp, #32]
 800c510:	1ae3      	subs	r3, r4, r3
 800c512:	441a      	add	r2, r3
 800c514:	9e00      	ldr	r6, [sp, #0]
 800c516:	9b03      	ldr	r3, [sp, #12]
 800c518:	920d      	str	r2, [sp, #52]	@ 0x34
 800c51a:	2400      	movs	r4, #0
 800c51c:	e721      	b.n	800c362 <_dtoa_r+0x71a>
 800c51e:	9c08      	ldr	r4, [sp, #32]
 800c520:	9e00      	ldr	r6, [sp, #0]
 800c522:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c524:	e728      	b.n	800c378 <_dtoa_r+0x730>
 800c526:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c52a:	e751      	b.n	800c3d0 <_dtoa_r+0x788>
 800c52c:	9a08      	ldr	r2, [sp, #32]
 800c52e:	9902      	ldr	r1, [sp, #8]
 800c530:	e750      	b.n	800c3d4 <_dtoa_r+0x78c>
 800c532:	f8cd 8008 	str.w	r8, [sp, #8]
 800c536:	e751      	b.n	800c3dc <_dtoa_r+0x794>
 800c538:	2300      	movs	r3, #0
 800c53a:	e779      	b.n	800c430 <_dtoa_r+0x7e8>
 800c53c:	9b04      	ldr	r3, [sp, #16]
 800c53e:	e777      	b.n	800c430 <_dtoa_r+0x7e8>
 800c540:	2300      	movs	r3, #0
 800c542:	9308      	str	r3, [sp, #32]
 800c544:	e779      	b.n	800c43a <_dtoa_r+0x7f2>
 800c546:	d093      	beq.n	800c470 <_dtoa_r+0x828>
 800c548:	9a00      	ldr	r2, [sp, #0]
 800c54a:	331c      	adds	r3, #28
 800c54c:	441a      	add	r2, r3
 800c54e:	9200      	str	r2, [sp, #0]
 800c550:	9a06      	ldr	r2, [sp, #24]
 800c552:	441a      	add	r2, r3
 800c554:	441e      	add	r6, r3
 800c556:	9206      	str	r2, [sp, #24]
 800c558:	e78a      	b.n	800c470 <_dtoa_r+0x828>
 800c55a:	4603      	mov	r3, r0
 800c55c:	e7f4      	b.n	800c548 <_dtoa_r+0x900>
 800c55e:	9b03      	ldr	r3, [sp, #12]
 800c560:	2b00      	cmp	r3, #0
 800c562:	46b8      	mov	r8, r7
 800c564:	dc20      	bgt.n	800c5a8 <_dtoa_r+0x960>
 800c566:	469b      	mov	fp, r3
 800c568:	9b07      	ldr	r3, [sp, #28]
 800c56a:	2b02      	cmp	r3, #2
 800c56c:	dd1e      	ble.n	800c5ac <_dtoa_r+0x964>
 800c56e:	f1bb 0f00 	cmp.w	fp, #0
 800c572:	f47f adb1 	bne.w	800c0d8 <_dtoa_r+0x490>
 800c576:	4621      	mov	r1, r4
 800c578:	465b      	mov	r3, fp
 800c57a:	2205      	movs	r2, #5
 800c57c:	4648      	mov	r0, r9
 800c57e:	f000 fa95 	bl	800caac <__multadd>
 800c582:	4601      	mov	r1, r0
 800c584:	4604      	mov	r4, r0
 800c586:	9802      	ldr	r0, [sp, #8]
 800c588:	f000 fca0 	bl	800cecc <__mcmp>
 800c58c:	2800      	cmp	r0, #0
 800c58e:	f77f ada3 	ble.w	800c0d8 <_dtoa_r+0x490>
 800c592:	4656      	mov	r6, sl
 800c594:	2331      	movs	r3, #49	@ 0x31
 800c596:	f806 3b01 	strb.w	r3, [r6], #1
 800c59a:	f108 0801 	add.w	r8, r8, #1
 800c59e:	e59f      	b.n	800c0e0 <_dtoa_r+0x498>
 800c5a0:	9c03      	ldr	r4, [sp, #12]
 800c5a2:	46b8      	mov	r8, r7
 800c5a4:	4625      	mov	r5, r4
 800c5a6:	e7f4      	b.n	800c592 <_dtoa_r+0x94a>
 800c5a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c5ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	f000 8101 	beq.w	800c7b6 <_dtoa_r+0xb6e>
 800c5b4:	2e00      	cmp	r6, #0
 800c5b6:	dd05      	ble.n	800c5c4 <_dtoa_r+0x97c>
 800c5b8:	4629      	mov	r1, r5
 800c5ba:	4632      	mov	r2, r6
 800c5bc:	4648      	mov	r0, r9
 800c5be:	f000 fc19 	bl	800cdf4 <__lshift>
 800c5c2:	4605      	mov	r5, r0
 800c5c4:	9b08      	ldr	r3, [sp, #32]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d05c      	beq.n	800c684 <_dtoa_r+0xa3c>
 800c5ca:	6869      	ldr	r1, [r5, #4]
 800c5cc:	4648      	mov	r0, r9
 800c5ce:	f000 fa0b 	bl	800c9e8 <_Balloc>
 800c5d2:	4606      	mov	r6, r0
 800c5d4:	b928      	cbnz	r0, 800c5e2 <_dtoa_r+0x99a>
 800c5d6:	4b82      	ldr	r3, [pc, #520]	@ (800c7e0 <_dtoa_r+0xb98>)
 800c5d8:	4602      	mov	r2, r0
 800c5da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c5de:	f7ff bb4a 	b.w	800bc76 <_dtoa_r+0x2e>
 800c5e2:	692a      	ldr	r2, [r5, #16]
 800c5e4:	3202      	adds	r2, #2
 800c5e6:	0092      	lsls	r2, r2, #2
 800c5e8:	f105 010c 	add.w	r1, r5, #12
 800c5ec:	300c      	adds	r0, #12
 800c5ee:	f000 ffa3 	bl	800d538 <memcpy>
 800c5f2:	2201      	movs	r2, #1
 800c5f4:	4631      	mov	r1, r6
 800c5f6:	4648      	mov	r0, r9
 800c5f8:	f000 fbfc 	bl	800cdf4 <__lshift>
 800c5fc:	f10a 0301 	add.w	r3, sl, #1
 800c600:	9300      	str	r3, [sp, #0]
 800c602:	eb0a 030b 	add.w	r3, sl, fp
 800c606:	9308      	str	r3, [sp, #32]
 800c608:	9b04      	ldr	r3, [sp, #16]
 800c60a:	f003 0301 	and.w	r3, r3, #1
 800c60e:	462f      	mov	r7, r5
 800c610:	9306      	str	r3, [sp, #24]
 800c612:	4605      	mov	r5, r0
 800c614:	9b00      	ldr	r3, [sp, #0]
 800c616:	9802      	ldr	r0, [sp, #8]
 800c618:	4621      	mov	r1, r4
 800c61a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c61e:	f7ff fa88 	bl	800bb32 <quorem>
 800c622:	4603      	mov	r3, r0
 800c624:	3330      	adds	r3, #48	@ 0x30
 800c626:	9003      	str	r0, [sp, #12]
 800c628:	4639      	mov	r1, r7
 800c62a:	9802      	ldr	r0, [sp, #8]
 800c62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c62e:	f000 fc4d 	bl	800cecc <__mcmp>
 800c632:	462a      	mov	r2, r5
 800c634:	9004      	str	r0, [sp, #16]
 800c636:	4621      	mov	r1, r4
 800c638:	4648      	mov	r0, r9
 800c63a:	f000 fc63 	bl	800cf04 <__mdiff>
 800c63e:	68c2      	ldr	r2, [r0, #12]
 800c640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c642:	4606      	mov	r6, r0
 800c644:	bb02      	cbnz	r2, 800c688 <_dtoa_r+0xa40>
 800c646:	4601      	mov	r1, r0
 800c648:	9802      	ldr	r0, [sp, #8]
 800c64a:	f000 fc3f 	bl	800cecc <__mcmp>
 800c64e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c650:	4602      	mov	r2, r0
 800c652:	4631      	mov	r1, r6
 800c654:	4648      	mov	r0, r9
 800c656:	920c      	str	r2, [sp, #48]	@ 0x30
 800c658:	9309      	str	r3, [sp, #36]	@ 0x24
 800c65a:	f000 fa05 	bl	800ca68 <_Bfree>
 800c65e:	9b07      	ldr	r3, [sp, #28]
 800c660:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c662:	9e00      	ldr	r6, [sp, #0]
 800c664:	ea42 0103 	orr.w	r1, r2, r3
 800c668:	9b06      	ldr	r3, [sp, #24]
 800c66a:	4319      	orrs	r1, r3
 800c66c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c66e:	d10d      	bne.n	800c68c <_dtoa_r+0xa44>
 800c670:	2b39      	cmp	r3, #57	@ 0x39
 800c672:	d027      	beq.n	800c6c4 <_dtoa_r+0xa7c>
 800c674:	9a04      	ldr	r2, [sp, #16]
 800c676:	2a00      	cmp	r2, #0
 800c678:	dd01      	ble.n	800c67e <_dtoa_r+0xa36>
 800c67a:	9b03      	ldr	r3, [sp, #12]
 800c67c:	3331      	adds	r3, #49	@ 0x31
 800c67e:	f88b 3000 	strb.w	r3, [fp]
 800c682:	e52e      	b.n	800c0e2 <_dtoa_r+0x49a>
 800c684:	4628      	mov	r0, r5
 800c686:	e7b9      	b.n	800c5fc <_dtoa_r+0x9b4>
 800c688:	2201      	movs	r2, #1
 800c68a:	e7e2      	b.n	800c652 <_dtoa_r+0xa0a>
 800c68c:	9904      	ldr	r1, [sp, #16]
 800c68e:	2900      	cmp	r1, #0
 800c690:	db04      	blt.n	800c69c <_dtoa_r+0xa54>
 800c692:	9807      	ldr	r0, [sp, #28]
 800c694:	4301      	orrs	r1, r0
 800c696:	9806      	ldr	r0, [sp, #24]
 800c698:	4301      	orrs	r1, r0
 800c69a:	d120      	bne.n	800c6de <_dtoa_r+0xa96>
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	ddee      	ble.n	800c67e <_dtoa_r+0xa36>
 800c6a0:	9902      	ldr	r1, [sp, #8]
 800c6a2:	9300      	str	r3, [sp, #0]
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	4648      	mov	r0, r9
 800c6a8:	f000 fba4 	bl	800cdf4 <__lshift>
 800c6ac:	4621      	mov	r1, r4
 800c6ae:	9002      	str	r0, [sp, #8]
 800c6b0:	f000 fc0c 	bl	800cecc <__mcmp>
 800c6b4:	2800      	cmp	r0, #0
 800c6b6:	9b00      	ldr	r3, [sp, #0]
 800c6b8:	dc02      	bgt.n	800c6c0 <_dtoa_r+0xa78>
 800c6ba:	d1e0      	bne.n	800c67e <_dtoa_r+0xa36>
 800c6bc:	07da      	lsls	r2, r3, #31
 800c6be:	d5de      	bpl.n	800c67e <_dtoa_r+0xa36>
 800c6c0:	2b39      	cmp	r3, #57	@ 0x39
 800c6c2:	d1da      	bne.n	800c67a <_dtoa_r+0xa32>
 800c6c4:	2339      	movs	r3, #57	@ 0x39
 800c6c6:	f88b 3000 	strb.w	r3, [fp]
 800c6ca:	4633      	mov	r3, r6
 800c6cc:	461e      	mov	r6, r3
 800c6ce:	3b01      	subs	r3, #1
 800c6d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c6d4:	2a39      	cmp	r2, #57	@ 0x39
 800c6d6:	d04e      	beq.n	800c776 <_dtoa_r+0xb2e>
 800c6d8:	3201      	adds	r2, #1
 800c6da:	701a      	strb	r2, [r3, #0]
 800c6dc:	e501      	b.n	800c0e2 <_dtoa_r+0x49a>
 800c6de:	2a00      	cmp	r2, #0
 800c6e0:	dd03      	ble.n	800c6ea <_dtoa_r+0xaa2>
 800c6e2:	2b39      	cmp	r3, #57	@ 0x39
 800c6e4:	d0ee      	beq.n	800c6c4 <_dtoa_r+0xa7c>
 800c6e6:	3301      	adds	r3, #1
 800c6e8:	e7c9      	b.n	800c67e <_dtoa_r+0xa36>
 800c6ea:	9a00      	ldr	r2, [sp, #0]
 800c6ec:	9908      	ldr	r1, [sp, #32]
 800c6ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c6f2:	428a      	cmp	r2, r1
 800c6f4:	d028      	beq.n	800c748 <_dtoa_r+0xb00>
 800c6f6:	9902      	ldr	r1, [sp, #8]
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	220a      	movs	r2, #10
 800c6fc:	4648      	mov	r0, r9
 800c6fe:	f000 f9d5 	bl	800caac <__multadd>
 800c702:	42af      	cmp	r7, r5
 800c704:	9002      	str	r0, [sp, #8]
 800c706:	f04f 0300 	mov.w	r3, #0
 800c70a:	f04f 020a 	mov.w	r2, #10
 800c70e:	4639      	mov	r1, r7
 800c710:	4648      	mov	r0, r9
 800c712:	d107      	bne.n	800c724 <_dtoa_r+0xadc>
 800c714:	f000 f9ca 	bl	800caac <__multadd>
 800c718:	4607      	mov	r7, r0
 800c71a:	4605      	mov	r5, r0
 800c71c:	9b00      	ldr	r3, [sp, #0]
 800c71e:	3301      	adds	r3, #1
 800c720:	9300      	str	r3, [sp, #0]
 800c722:	e777      	b.n	800c614 <_dtoa_r+0x9cc>
 800c724:	f000 f9c2 	bl	800caac <__multadd>
 800c728:	4629      	mov	r1, r5
 800c72a:	4607      	mov	r7, r0
 800c72c:	2300      	movs	r3, #0
 800c72e:	220a      	movs	r2, #10
 800c730:	4648      	mov	r0, r9
 800c732:	f000 f9bb 	bl	800caac <__multadd>
 800c736:	4605      	mov	r5, r0
 800c738:	e7f0      	b.n	800c71c <_dtoa_r+0xad4>
 800c73a:	f1bb 0f00 	cmp.w	fp, #0
 800c73e:	bfcc      	ite	gt
 800c740:	465e      	movgt	r6, fp
 800c742:	2601      	movle	r6, #1
 800c744:	4456      	add	r6, sl
 800c746:	2700      	movs	r7, #0
 800c748:	9902      	ldr	r1, [sp, #8]
 800c74a:	9300      	str	r3, [sp, #0]
 800c74c:	2201      	movs	r2, #1
 800c74e:	4648      	mov	r0, r9
 800c750:	f000 fb50 	bl	800cdf4 <__lshift>
 800c754:	4621      	mov	r1, r4
 800c756:	9002      	str	r0, [sp, #8]
 800c758:	f000 fbb8 	bl	800cecc <__mcmp>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	dcb4      	bgt.n	800c6ca <_dtoa_r+0xa82>
 800c760:	d102      	bne.n	800c768 <_dtoa_r+0xb20>
 800c762:	9b00      	ldr	r3, [sp, #0]
 800c764:	07db      	lsls	r3, r3, #31
 800c766:	d4b0      	bmi.n	800c6ca <_dtoa_r+0xa82>
 800c768:	4633      	mov	r3, r6
 800c76a:	461e      	mov	r6, r3
 800c76c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c770:	2a30      	cmp	r2, #48	@ 0x30
 800c772:	d0fa      	beq.n	800c76a <_dtoa_r+0xb22>
 800c774:	e4b5      	b.n	800c0e2 <_dtoa_r+0x49a>
 800c776:	459a      	cmp	sl, r3
 800c778:	d1a8      	bne.n	800c6cc <_dtoa_r+0xa84>
 800c77a:	2331      	movs	r3, #49	@ 0x31
 800c77c:	f108 0801 	add.w	r8, r8, #1
 800c780:	f88a 3000 	strb.w	r3, [sl]
 800c784:	e4ad      	b.n	800c0e2 <_dtoa_r+0x49a>
 800c786:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c788:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c7e4 <_dtoa_r+0xb9c>
 800c78c:	b11b      	cbz	r3, 800c796 <_dtoa_r+0xb4e>
 800c78e:	f10a 0308 	add.w	r3, sl, #8
 800c792:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c794:	6013      	str	r3, [r2, #0]
 800c796:	4650      	mov	r0, sl
 800c798:	b017      	add	sp, #92	@ 0x5c
 800c79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79e:	9b07      	ldr	r3, [sp, #28]
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	f77f ae2e 	ble.w	800c402 <_dtoa_r+0x7ba>
 800c7a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7a8:	9308      	str	r3, [sp, #32]
 800c7aa:	2001      	movs	r0, #1
 800c7ac:	e64d      	b.n	800c44a <_dtoa_r+0x802>
 800c7ae:	f1bb 0f00 	cmp.w	fp, #0
 800c7b2:	f77f aed9 	ble.w	800c568 <_dtoa_r+0x920>
 800c7b6:	4656      	mov	r6, sl
 800c7b8:	9802      	ldr	r0, [sp, #8]
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	f7ff f9b9 	bl	800bb32 <quorem>
 800c7c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c7c4:	f806 3b01 	strb.w	r3, [r6], #1
 800c7c8:	eba6 020a 	sub.w	r2, r6, sl
 800c7cc:	4593      	cmp	fp, r2
 800c7ce:	ddb4      	ble.n	800c73a <_dtoa_r+0xaf2>
 800c7d0:	9902      	ldr	r1, [sp, #8]
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	220a      	movs	r2, #10
 800c7d6:	4648      	mov	r0, r9
 800c7d8:	f000 f968 	bl	800caac <__multadd>
 800c7dc:	9002      	str	r0, [sp, #8]
 800c7de:	e7eb      	b.n	800c7b8 <_dtoa_r+0xb70>
 800c7e0:	0800dd44 	.word	0x0800dd44
 800c7e4:	0800dcc8 	.word	0x0800dcc8

0800c7e8 <_free_r>:
 800c7e8:	b538      	push	{r3, r4, r5, lr}
 800c7ea:	4605      	mov	r5, r0
 800c7ec:	2900      	cmp	r1, #0
 800c7ee:	d041      	beq.n	800c874 <_free_r+0x8c>
 800c7f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7f4:	1f0c      	subs	r4, r1, #4
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	bfb8      	it	lt
 800c7fa:	18e4      	addlt	r4, r4, r3
 800c7fc:	f000 f8e8 	bl	800c9d0 <__malloc_lock>
 800c800:	4a1d      	ldr	r2, [pc, #116]	@ (800c878 <_free_r+0x90>)
 800c802:	6813      	ldr	r3, [r2, #0]
 800c804:	b933      	cbnz	r3, 800c814 <_free_r+0x2c>
 800c806:	6063      	str	r3, [r4, #4]
 800c808:	6014      	str	r4, [r2, #0]
 800c80a:	4628      	mov	r0, r5
 800c80c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c810:	f000 b8e4 	b.w	800c9dc <__malloc_unlock>
 800c814:	42a3      	cmp	r3, r4
 800c816:	d908      	bls.n	800c82a <_free_r+0x42>
 800c818:	6820      	ldr	r0, [r4, #0]
 800c81a:	1821      	adds	r1, r4, r0
 800c81c:	428b      	cmp	r3, r1
 800c81e:	bf01      	itttt	eq
 800c820:	6819      	ldreq	r1, [r3, #0]
 800c822:	685b      	ldreq	r3, [r3, #4]
 800c824:	1809      	addeq	r1, r1, r0
 800c826:	6021      	streq	r1, [r4, #0]
 800c828:	e7ed      	b.n	800c806 <_free_r+0x1e>
 800c82a:	461a      	mov	r2, r3
 800c82c:	685b      	ldr	r3, [r3, #4]
 800c82e:	b10b      	cbz	r3, 800c834 <_free_r+0x4c>
 800c830:	42a3      	cmp	r3, r4
 800c832:	d9fa      	bls.n	800c82a <_free_r+0x42>
 800c834:	6811      	ldr	r1, [r2, #0]
 800c836:	1850      	adds	r0, r2, r1
 800c838:	42a0      	cmp	r0, r4
 800c83a:	d10b      	bne.n	800c854 <_free_r+0x6c>
 800c83c:	6820      	ldr	r0, [r4, #0]
 800c83e:	4401      	add	r1, r0
 800c840:	1850      	adds	r0, r2, r1
 800c842:	4283      	cmp	r3, r0
 800c844:	6011      	str	r1, [r2, #0]
 800c846:	d1e0      	bne.n	800c80a <_free_r+0x22>
 800c848:	6818      	ldr	r0, [r3, #0]
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	6053      	str	r3, [r2, #4]
 800c84e:	4408      	add	r0, r1
 800c850:	6010      	str	r0, [r2, #0]
 800c852:	e7da      	b.n	800c80a <_free_r+0x22>
 800c854:	d902      	bls.n	800c85c <_free_r+0x74>
 800c856:	230c      	movs	r3, #12
 800c858:	602b      	str	r3, [r5, #0]
 800c85a:	e7d6      	b.n	800c80a <_free_r+0x22>
 800c85c:	6820      	ldr	r0, [r4, #0]
 800c85e:	1821      	adds	r1, r4, r0
 800c860:	428b      	cmp	r3, r1
 800c862:	bf04      	itt	eq
 800c864:	6819      	ldreq	r1, [r3, #0]
 800c866:	685b      	ldreq	r3, [r3, #4]
 800c868:	6063      	str	r3, [r4, #4]
 800c86a:	bf04      	itt	eq
 800c86c:	1809      	addeq	r1, r1, r0
 800c86e:	6021      	streq	r1, [r4, #0]
 800c870:	6054      	str	r4, [r2, #4]
 800c872:	e7ca      	b.n	800c80a <_free_r+0x22>
 800c874:	bd38      	pop	{r3, r4, r5, pc}
 800c876:	bf00      	nop
 800c878:	200028cc 	.word	0x200028cc

0800c87c <malloc>:
 800c87c:	4b02      	ldr	r3, [pc, #8]	@ (800c888 <malloc+0xc>)
 800c87e:	4601      	mov	r1, r0
 800c880:	6818      	ldr	r0, [r3, #0]
 800c882:	f000 b825 	b.w	800c8d0 <_malloc_r>
 800c886:	bf00      	nop
 800c888:	2000010c 	.word	0x2000010c

0800c88c <sbrk_aligned>:
 800c88c:	b570      	push	{r4, r5, r6, lr}
 800c88e:	4e0f      	ldr	r6, [pc, #60]	@ (800c8cc <sbrk_aligned+0x40>)
 800c890:	460c      	mov	r4, r1
 800c892:	6831      	ldr	r1, [r6, #0]
 800c894:	4605      	mov	r5, r0
 800c896:	b911      	cbnz	r1, 800c89e <sbrk_aligned+0x12>
 800c898:	f000 fe3e 	bl	800d518 <_sbrk_r>
 800c89c:	6030      	str	r0, [r6, #0]
 800c89e:	4621      	mov	r1, r4
 800c8a0:	4628      	mov	r0, r5
 800c8a2:	f000 fe39 	bl	800d518 <_sbrk_r>
 800c8a6:	1c43      	adds	r3, r0, #1
 800c8a8:	d103      	bne.n	800c8b2 <sbrk_aligned+0x26>
 800c8aa:	f04f 34ff 	mov.w	r4, #4294967295
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	bd70      	pop	{r4, r5, r6, pc}
 800c8b2:	1cc4      	adds	r4, r0, #3
 800c8b4:	f024 0403 	bic.w	r4, r4, #3
 800c8b8:	42a0      	cmp	r0, r4
 800c8ba:	d0f8      	beq.n	800c8ae <sbrk_aligned+0x22>
 800c8bc:	1a21      	subs	r1, r4, r0
 800c8be:	4628      	mov	r0, r5
 800c8c0:	f000 fe2a 	bl	800d518 <_sbrk_r>
 800c8c4:	3001      	adds	r0, #1
 800c8c6:	d1f2      	bne.n	800c8ae <sbrk_aligned+0x22>
 800c8c8:	e7ef      	b.n	800c8aa <sbrk_aligned+0x1e>
 800c8ca:	bf00      	nop
 800c8cc:	200028c8 	.word	0x200028c8

0800c8d0 <_malloc_r>:
 800c8d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8d4:	1ccd      	adds	r5, r1, #3
 800c8d6:	f025 0503 	bic.w	r5, r5, #3
 800c8da:	3508      	adds	r5, #8
 800c8dc:	2d0c      	cmp	r5, #12
 800c8de:	bf38      	it	cc
 800c8e0:	250c      	movcc	r5, #12
 800c8e2:	2d00      	cmp	r5, #0
 800c8e4:	4606      	mov	r6, r0
 800c8e6:	db01      	blt.n	800c8ec <_malloc_r+0x1c>
 800c8e8:	42a9      	cmp	r1, r5
 800c8ea:	d904      	bls.n	800c8f6 <_malloc_r+0x26>
 800c8ec:	230c      	movs	r3, #12
 800c8ee:	6033      	str	r3, [r6, #0]
 800c8f0:	2000      	movs	r0, #0
 800c8f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c9cc <_malloc_r+0xfc>
 800c8fa:	f000 f869 	bl	800c9d0 <__malloc_lock>
 800c8fe:	f8d8 3000 	ldr.w	r3, [r8]
 800c902:	461c      	mov	r4, r3
 800c904:	bb44      	cbnz	r4, 800c958 <_malloc_r+0x88>
 800c906:	4629      	mov	r1, r5
 800c908:	4630      	mov	r0, r6
 800c90a:	f7ff ffbf 	bl	800c88c <sbrk_aligned>
 800c90e:	1c43      	adds	r3, r0, #1
 800c910:	4604      	mov	r4, r0
 800c912:	d158      	bne.n	800c9c6 <_malloc_r+0xf6>
 800c914:	f8d8 4000 	ldr.w	r4, [r8]
 800c918:	4627      	mov	r7, r4
 800c91a:	2f00      	cmp	r7, #0
 800c91c:	d143      	bne.n	800c9a6 <_malloc_r+0xd6>
 800c91e:	2c00      	cmp	r4, #0
 800c920:	d04b      	beq.n	800c9ba <_malloc_r+0xea>
 800c922:	6823      	ldr	r3, [r4, #0]
 800c924:	4639      	mov	r1, r7
 800c926:	4630      	mov	r0, r6
 800c928:	eb04 0903 	add.w	r9, r4, r3
 800c92c:	f000 fdf4 	bl	800d518 <_sbrk_r>
 800c930:	4581      	cmp	r9, r0
 800c932:	d142      	bne.n	800c9ba <_malloc_r+0xea>
 800c934:	6821      	ldr	r1, [r4, #0]
 800c936:	1a6d      	subs	r5, r5, r1
 800c938:	4629      	mov	r1, r5
 800c93a:	4630      	mov	r0, r6
 800c93c:	f7ff ffa6 	bl	800c88c <sbrk_aligned>
 800c940:	3001      	adds	r0, #1
 800c942:	d03a      	beq.n	800c9ba <_malloc_r+0xea>
 800c944:	6823      	ldr	r3, [r4, #0]
 800c946:	442b      	add	r3, r5
 800c948:	6023      	str	r3, [r4, #0]
 800c94a:	f8d8 3000 	ldr.w	r3, [r8]
 800c94e:	685a      	ldr	r2, [r3, #4]
 800c950:	bb62      	cbnz	r2, 800c9ac <_malloc_r+0xdc>
 800c952:	f8c8 7000 	str.w	r7, [r8]
 800c956:	e00f      	b.n	800c978 <_malloc_r+0xa8>
 800c958:	6822      	ldr	r2, [r4, #0]
 800c95a:	1b52      	subs	r2, r2, r5
 800c95c:	d420      	bmi.n	800c9a0 <_malloc_r+0xd0>
 800c95e:	2a0b      	cmp	r2, #11
 800c960:	d917      	bls.n	800c992 <_malloc_r+0xc2>
 800c962:	1961      	adds	r1, r4, r5
 800c964:	42a3      	cmp	r3, r4
 800c966:	6025      	str	r5, [r4, #0]
 800c968:	bf18      	it	ne
 800c96a:	6059      	strne	r1, [r3, #4]
 800c96c:	6863      	ldr	r3, [r4, #4]
 800c96e:	bf08      	it	eq
 800c970:	f8c8 1000 	streq.w	r1, [r8]
 800c974:	5162      	str	r2, [r4, r5]
 800c976:	604b      	str	r3, [r1, #4]
 800c978:	4630      	mov	r0, r6
 800c97a:	f000 f82f 	bl	800c9dc <__malloc_unlock>
 800c97e:	f104 000b 	add.w	r0, r4, #11
 800c982:	1d23      	adds	r3, r4, #4
 800c984:	f020 0007 	bic.w	r0, r0, #7
 800c988:	1ac2      	subs	r2, r0, r3
 800c98a:	bf1c      	itt	ne
 800c98c:	1a1b      	subne	r3, r3, r0
 800c98e:	50a3      	strne	r3, [r4, r2]
 800c990:	e7af      	b.n	800c8f2 <_malloc_r+0x22>
 800c992:	6862      	ldr	r2, [r4, #4]
 800c994:	42a3      	cmp	r3, r4
 800c996:	bf0c      	ite	eq
 800c998:	f8c8 2000 	streq.w	r2, [r8]
 800c99c:	605a      	strne	r2, [r3, #4]
 800c99e:	e7eb      	b.n	800c978 <_malloc_r+0xa8>
 800c9a0:	4623      	mov	r3, r4
 800c9a2:	6864      	ldr	r4, [r4, #4]
 800c9a4:	e7ae      	b.n	800c904 <_malloc_r+0x34>
 800c9a6:	463c      	mov	r4, r7
 800c9a8:	687f      	ldr	r7, [r7, #4]
 800c9aa:	e7b6      	b.n	800c91a <_malloc_r+0x4a>
 800c9ac:	461a      	mov	r2, r3
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	42a3      	cmp	r3, r4
 800c9b2:	d1fb      	bne.n	800c9ac <_malloc_r+0xdc>
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	6053      	str	r3, [r2, #4]
 800c9b8:	e7de      	b.n	800c978 <_malloc_r+0xa8>
 800c9ba:	230c      	movs	r3, #12
 800c9bc:	6033      	str	r3, [r6, #0]
 800c9be:	4630      	mov	r0, r6
 800c9c0:	f000 f80c 	bl	800c9dc <__malloc_unlock>
 800c9c4:	e794      	b.n	800c8f0 <_malloc_r+0x20>
 800c9c6:	6005      	str	r5, [r0, #0]
 800c9c8:	e7d6      	b.n	800c978 <_malloc_r+0xa8>
 800c9ca:	bf00      	nop
 800c9cc:	200028cc 	.word	0x200028cc

0800c9d0 <__malloc_lock>:
 800c9d0:	4801      	ldr	r0, [pc, #4]	@ (800c9d8 <__malloc_lock+0x8>)
 800c9d2:	f7ff b8ac 	b.w	800bb2e <__retarget_lock_acquire_recursive>
 800c9d6:	bf00      	nop
 800c9d8:	200028c4 	.word	0x200028c4

0800c9dc <__malloc_unlock>:
 800c9dc:	4801      	ldr	r0, [pc, #4]	@ (800c9e4 <__malloc_unlock+0x8>)
 800c9de:	f7ff b8a7 	b.w	800bb30 <__retarget_lock_release_recursive>
 800c9e2:	bf00      	nop
 800c9e4:	200028c4 	.word	0x200028c4

0800c9e8 <_Balloc>:
 800c9e8:	b570      	push	{r4, r5, r6, lr}
 800c9ea:	69c6      	ldr	r6, [r0, #28]
 800c9ec:	4604      	mov	r4, r0
 800c9ee:	460d      	mov	r5, r1
 800c9f0:	b976      	cbnz	r6, 800ca10 <_Balloc+0x28>
 800c9f2:	2010      	movs	r0, #16
 800c9f4:	f7ff ff42 	bl	800c87c <malloc>
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	61e0      	str	r0, [r4, #28]
 800c9fc:	b920      	cbnz	r0, 800ca08 <_Balloc+0x20>
 800c9fe:	4b18      	ldr	r3, [pc, #96]	@ (800ca60 <_Balloc+0x78>)
 800ca00:	4818      	ldr	r0, [pc, #96]	@ (800ca64 <_Balloc+0x7c>)
 800ca02:	216b      	movs	r1, #107	@ 0x6b
 800ca04:	f000 fda6 	bl	800d554 <__assert_func>
 800ca08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca0c:	6006      	str	r6, [r0, #0]
 800ca0e:	60c6      	str	r6, [r0, #12]
 800ca10:	69e6      	ldr	r6, [r4, #28]
 800ca12:	68f3      	ldr	r3, [r6, #12]
 800ca14:	b183      	cbz	r3, 800ca38 <_Balloc+0x50>
 800ca16:	69e3      	ldr	r3, [r4, #28]
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca1e:	b9b8      	cbnz	r0, 800ca50 <_Balloc+0x68>
 800ca20:	2101      	movs	r1, #1
 800ca22:	fa01 f605 	lsl.w	r6, r1, r5
 800ca26:	1d72      	adds	r2, r6, #5
 800ca28:	0092      	lsls	r2, r2, #2
 800ca2a:	4620      	mov	r0, r4
 800ca2c:	f000 fdb0 	bl	800d590 <_calloc_r>
 800ca30:	b160      	cbz	r0, 800ca4c <_Balloc+0x64>
 800ca32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca36:	e00e      	b.n	800ca56 <_Balloc+0x6e>
 800ca38:	2221      	movs	r2, #33	@ 0x21
 800ca3a:	2104      	movs	r1, #4
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	f000 fda7 	bl	800d590 <_calloc_r>
 800ca42:	69e3      	ldr	r3, [r4, #28]
 800ca44:	60f0      	str	r0, [r6, #12]
 800ca46:	68db      	ldr	r3, [r3, #12]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d1e4      	bne.n	800ca16 <_Balloc+0x2e>
 800ca4c:	2000      	movs	r0, #0
 800ca4e:	bd70      	pop	{r4, r5, r6, pc}
 800ca50:	6802      	ldr	r2, [r0, #0]
 800ca52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca56:	2300      	movs	r3, #0
 800ca58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca5c:	e7f7      	b.n	800ca4e <_Balloc+0x66>
 800ca5e:	bf00      	nop
 800ca60:	0800dcd5 	.word	0x0800dcd5
 800ca64:	0800dd55 	.word	0x0800dd55

0800ca68 <_Bfree>:
 800ca68:	b570      	push	{r4, r5, r6, lr}
 800ca6a:	69c6      	ldr	r6, [r0, #28]
 800ca6c:	4605      	mov	r5, r0
 800ca6e:	460c      	mov	r4, r1
 800ca70:	b976      	cbnz	r6, 800ca90 <_Bfree+0x28>
 800ca72:	2010      	movs	r0, #16
 800ca74:	f7ff ff02 	bl	800c87c <malloc>
 800ca78:	4602      	mov	r2, r0
 800ca7a:	61e8      	str	r0, [r5, #28]
 800ca7c:	b920      	cbnz	r0, 800ca88 <_Bfree+0x20>
 800ca7e:	4b09      	ldr	r3, [pc, #36]	@ (800caa4 <_Bfree+0x3c>)
 800ca80:	4809      	ldr	r0, [pc, #36]	@ (800caa8 <_Bfree+0x40>)
 800ca82:	218f      	movs	r1, #143	@ 0x8f
 800ca84:	f000 fd66 	bl	800d554 <__assert_func>
 800ca88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca8c:	6006      	str	r6, [r0, #0]
 800ca8e:	60c6      	str	r6, [r0, #12]
 800ca90:	b13c      	cbz	r4, 800caa2 <_Bfree+0x3a>
 800ca92:	69eb      	ldr	r3, [r5, #28]
 800ca94:	6862      	ldr	r2, [r4, #4]
 800ca96:	68db      	ldr	r3, [r3, #12]
 800ca98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca9c:	6021      	str	r1, [r4, #0]
 800ca9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800caa2:	bd70      	pop	{r4, r5, r6, pc}
 800caa4:	0800dcd5 	.word	0x0800dcd5
 800caa8:	0800dd55 	.word	0x0800dd55

0800caac <__multadd>:
 800caac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cab0:	690d      	ldr	r5, [r1, #16]
 800cab2:	4607      	mov	r7, r0
 800cab4:	460c      	mov	r4, r1
 800cab6:	461e      	mov	r6, r3
 800cab8:	f101 0c14 	add.w	ip, r1, #20
 800cabc:	2000      	movs	r0, #0
 800cabe:	f8dc 3000 	ldr.w	r3, [ip]
 800cac2:	b299      	uxth	r1, r3
 800cac4:	fb02 6101 	mla	r1, r2, r1, r6
 800cac8:	0c1e      	lsrs	r6, r3, #16
 800caca:	0c0b      	lsrs	r3, r1, #16
 800cacc:	fb02 3306 	mla	r3, r2, r6, r3
 800cad0:	b289      	uxth	r1, r1
 800cad2:	3001      	adds	r0, #1
 800cad4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cad8:	4285      	cmp	r5, r0
 800cada:	f84c 1b04 	str.w	r1, [ip], #4
 800cade:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cae2:	dcec      	bgt.n	800cabe <__multadd+0x12>
 800cae4:	b30e      	cbz	r6, 800cb2a <__multadd+0x7e>
 800cae6:	68a3      	ldr	r3, [r4, #8]
 800cae8:	42ab      	cmp	r3, r5
 800caea:	dc19      	bgt.n	800cb20 <__multadd+0x74>
 800caec:	6861      	ldr	r1, [r4, #4]
 800caee:	4638      	mov	r0, r7
 800caf0:	3101      	adds	r1, #1
 800caf2:	f7ff ff79 	bl	800c9e8 <_Balloc>
 800caf6:	4680      	mov	r8, r0
 800caf8:	b928      	cbnz	r0, 800cb06 <__multadd+0x5a>
 800cafa:	4602      	mov	r2, r0
 800cafc:	4b0c      	ldr	r3, [pc, #48]	@ (800cb30 <__multadd+0x84>)
 800cafe:	480d      	ldr	r0, [pc, #52]	@ (800cb34 <__multadd+0x88>)
 800cb00:	21ba      	movs	r1, #186	@ 0xba
 800cb02:	f000 fd27 	bl	800d554 <__assert_func>
 800cb06:	6922      	ldr	r2, [r4, #16]
 800cb08:	3202      	adds	r2, #2
 800cb0a:	f104 010c 	add.w	r1, r4, #12
 800cb0e:	0092      	lsls	r2, r2, #2
 800cb10:	300c      	adds	r0, #12
 800cb12:	f000 fd11 	bl	800d538 <memcpy>
 800cb16:	4621      	mov	r1, r4
 800cb18:	4638      	mov	r0, r7
 800cb1a:	f7ff ffa5 	bl	800ca68 <_Bfree>
 800cb1e:	4644      	mov	r4, r8
 800cb20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb24:	3501      	adds	r5, #1
 800cb26:	615e      	str	r6, [r3, #20]
 800cb28:	6125      	str	r5, [r4, #16]
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb30:	0800dd44 	.word	0x0800dd44
 800cb34:	0800dd55 	.word	0x0800dd55

0800cb38 <__hi0bits>:
 800cb38:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	bf36      	itet	cc
 800cb40:	0403      	lslcc	r3, r0, #16
 800cb42:	2000      	movcs	r0, #0
 800cb44:	2010      	movcc	r0, #16
 800cb46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cb4a:	bf3c      	itt	cc
 800cb4c:	021b      	lslcc	r3, r3, #8
 800cb4e:	3008      	addcc	r0, #8
 800cb50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb54:	bf3c      	itt	cc
 800cb56:	011b      	lslcc	r3, r3, #4
 800cb58:	3004      	addcc	r0, #4
 800cb5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb5e:	bf3c      	itt	cc
 800cb60:	009b      	lslcc	r3, r3, #2
 800cb62:	3002      	addcc	r0, #2
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	db05      	blt.n	800cb74 <__hi0bits+0x3c>
 800cb68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cb6c:	f100 0001 	add.w	r0, r0, #1
 800cb70:	bf08      	it	eq
 800cb72:	2020      	moveq	r0, #32
 800cb74:	4770      	bx	lr

0800cb76 <__lo0bits>:
 800cb76:	6803      	ldr	r3, [r0, #0]
 800cb78:	4602      	mov	r2, r0
 800cb7a:	f013 0007 	ands.w	r0, r3, #7
 800cb7e:	d00b      	beq.n	800cb98 <__lo0bits+0x22>
 800cb80:	07d9      	lsls	r1, r3, #31
 800cb82:	d421      	bmi.n	800cbc8 <__lo0bits+0x52>
 800cb84:	0798      	lsls	r0, r3, #30
 800cb86:	bf49      	itett	mi
 800cb88:	085b      	lsrmi	r3, r3, #1
 800cb8a:	089b      	lsrpl	r3, r3, #2
 800cb8c:	2001      	movmi	r0, #1
 800cb8e:	6013      	strmi	r3, [r2, #0]
 800cb90:	bf5c      	itt	pl
 800cb92:	6013      	strpl	r3, [r2, #0]
 800cb94:	2002      	movpl	r0, #2
 800cb96:	4770      	bx	lr
 800cb98:	b299      	uxth	r1, r3
 800cb9a:	b909      	cbnz	r1, 800cba0 <__lo0bits+0x2a>
 800cb9c:	0c1b      	lsrs	r3, r3, #16
 800cb9e:	2010      	movs	r0, #16
 800cba0:	b2d9      	uxtb	r1, r3
 800cba2:	b909      	cbnz	r1, 800cba8 <__lo0bits+0x32>
 800cba4:	3008      	adds	r0, #8
 800cba6:	0a1b      	lsrs	r3, r3, #8
 800cba8:	0719      	lsls	r1, r3, #28
 800cbaa:	bf04      	itt	eq
 800cbac:	091b      	lsreq	r3, r3, #4
 800cbae:	3004      	addeq	r0, #4
 800cbb0:	0799      	lsls	r1, r3, #30
 800cbb2:	bf04      	itt	eq
 800cbb4:	089b      	lsreq	r3, r3, #2
 800cbb6:	3002      	addeq	r0, #2
 800cbb8:	07d9      	lsls	r1, r3, #31
 800cbba:	d403      	bmi.n	800cbc4 <__lo0bits+0x4e>
 800cbbc:	085b      	lsrs	r3, r3, #1
 800cbbe:	f100 0001 	add.w	r0, r0, #1
 800cbc2:	d003      	beq.n	800cbcc <__lo0bits+0x56>
 800cbc4:	6013      	str	r3, [r2, #0]
 800cbc6:	4770      	bx	lr
 800cbc8:	2000      	movs	r0, #0
 800cbca:	4770      	bx	lr
 800cbcc:	2020      	movs	r0, #32
 800cbce:	4770      	bx	lr

0800cbd0 <__i2b>:
 800cbd0:	b510      	push	{r4, lr}
 800cbd2:	460c      	mov	r4, r1
 800cbd4:	2101      	movs	r1, #1
 800cbd6:	f7ff ff07 	bl	800c9e8 <_Balloc>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	b928      	cbnz	r0, 800cbea <__i2b+0x1a>
 800cbde:	4b05      	ldr	r3, [pc, #20]	@ (800cbf4 <__i2b+0x24>)
 800cbe0:	4805      	ldr	r0, [pc, #20]	@ (800cbf8 <__i2b+0x28>)
 800cbe2:	f240 1145 	movw	r1, #325	@ 0x145
 800cbe6:	f000 fcb5 	bl	800d554 <__assert_func>
 800cbea:	2301      	movs	r3, #1
 800cbec:	6144      	str	r4, [r0, #20]
 800cbee:	6103      	str	r3, [r0, #16]
 800cbf0:	bd10      	pop	{r4, pc}
 800cbf2:	bf00      	nop
 800cbf4:	0800dd44 	.word	0x0800dd44
 800cbf8:	0800dd55 	.word	0x0800dd55

0800cbfc <__multiply>:
 800cbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc00:	4617      	mov	r7, r2
 800cc02:	690a      	ldr	r2, [r1, #16]
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	429a      	cmp	r2, r3
 800cc08:	bfa8      	it	ge
 800cc0a:	463b      	movge	r3, r7
 800cc0c:	4689      	mov	r9, r1
 800cc0e:	bfa4      	itt	ge
 800cc10:	460f      	movge	r7, r1
 800cc12:	4699      	movge	r9, r3
 800cc14:	693d      	ldr	r5, [r7, #16]
 800cc16:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	6879      	ldr	r1, [r7, #4]
 800cc1e:	eb05 060a 	add.w	r6, r5, sl
 800cc22:	42b3      	cmp	r3, r6
 800cc24:	b085      	sub	sp, #20
 800cc26:	bfb8      	it	lt
 800cc28:	3101      	addlt	r1, #1
 800cc2a:	f7ff fedd 	bl	800c9e8 <_Balloc>
 800cc2e:	b930      	cbnz	r0, 800cc3e <__multiply+0x42>
 800cc30:	4602      	mov	r2, r0
 800cc32:	4b41      	ldr	r3, [pc, #260]	@ (800cd38 <__multiply+0x13c>)
 800cc34:	4841      	ldr	r0, [pc, #260]	@ (800cd3c <__multiply+0x140>)
 800cc36:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cc3a:	f000 fc8b 	bl	800d554 <__assert_func>
 800cc3e:	f100 0414 	add.w	r4, r0, #20
 800cc42:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cc46:	4623      	mov	r3, r4
 800cc48:	2200      	movs	r2, #0
 800cc4a:	4573      	cmp	r3, lr
 800cc4c:	d320      	bcc.n	800cc90 <__multiply+0x94>
 800cc4e:	f107 0814 	add.w	r8, r7, #20
 800cc52:	f109 0114 	add.w	r1, r9, #20
 800cc56:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cc5a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cc5e:	9302      	str	r3, [sp, #8]
 800cc60:	1beb      	subs	r3, r5, r7
 800cc62:	3b15      	subs	r3, #21
 800cc64:	f023 0303 	bic.w	r3, r3, #3
 800cc68:	3304      	adds	r3, #4
 800cc6a:	3715      	adds	r7, #21
 800cc6c:	42bd      	cmp	r5, r7
 800cc6e:	bf38      	it	cc
 800cc70:	2304      	movcc	r3, #4
 800cc72:	9301      	str	r3, [sp, #4]
 800cc74:	9b02      	ldr	r3, [sp, #8]
 800cc76:	9103      	str	r1, [sp, #12]
 800cc78:	428b      	cmp	r3, r1
 800cc7a:	d80c      	bhi.n	800cc96 <__multiply+0x9a>
 800cc7c:	2e00      	cmp	r6, #0
 800cc7e:	dd03      	ble.n	800cc88 <__multiply+0x8c>
 800cc80:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d055      	beq.n	800cd34 <__multiply+0x138>
 800cc88:	6106      	str	r6, [r0, #16]
 800cc8a:	b005      	add	sp, #20
 800cc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc90:	f843 2b04 	str.w	r2, [r3], #4
 800cc94:	e7d9      	b.n	800cc4a <__multiply+0x4e>
 800cc96:	f8b1 a000 	ldrh.w	sl, [r1]
 800cc9a:	f1ba 0f00 	cmp.w	sl, #0
 800cc9e:	d01f      	beq.n	800cce0 <__multiply+0xe4>
 800cca0:	46c4      	mov	ip, r8
 800cca2:	46a1      	mov	r9, r4
 800cca4:	2700      	movs	r7, #0
 800cca6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ccaa:	f8d9 3000 	ldr.w	r3, [r9]
 800ccae:	fa1f fb82 	uxth.w	fp, r2
 800ccb2:	b29b      	uxth	r3, r3
 800ccb4:	fb0a 330b 	mla	r3, sl, fp, r3
 800ccb8:	443b      	add	r3, r7
 800ccba:	f8d9 7000 	ldr.w	r7, [r9]
 800ccbe:	0c12      	lsrs	r2, r2, #16
 800ccc0:	0c3f      	lsrs	r7, r7, #16
 800ccc2:	fb0a 7202 	mla	r2, sl, r2, r7
 800ccc6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ccca:	b29b      	uxth	r3, r3
 800cccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ccd0:	4565      	cmp	r5, ip
 800ccd2:	f849 3b04 	str.w	r3, [r9], #4
 800ccd6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ccda:	d8e4      	bhi.n	800cca6 <__multiply+0xaa>
 800ccdc:	9b01      	ldr	r3, [sp, #4]
 800ccde:	50e7      	str	r7, [r4, r3]
 800cce0:	9b03      	ldr	r3, [sp, #12]
 800cce2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cce6:	3104      	adds	r1, #4
 800cce8:	f1b9 0f00 	cmp.w	r9, #0
 800ccec:	d020      	beq.n	800cd30 <__multiply+0x134>
 800ccee:	6823      	ldr	r3, [r4, #0]
 800ccf0:	4647      	mov	r7, r8
 800ccf2:	46a4      	mov	ip, r4
 800ccf4:	f04f 0a00 	mov.w	sl, #0
 800ccf8:	f8b7 b000 	ldrh.w	fp, [r7]
 800ccfc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cd00:	fb09 220b 	mla	r2, r9, fp, r2
 800cd04:	4452      	add	r2, sl
 800cd06:	b29b      	uxth	r3, r3
 800cd08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd0c:	f84c 3b04 	str.w	r3, [ip], #4
 800cd10:	f857 3b04 	ldr.w	r3, [r7], #4
 800cd14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd18:	f8bc 3000 	ldrh.w	r3, [ip]
 800cd1c:	fb09 330a 	mla	r3, r9, sl, r3
 800cd20:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cd24:	42bd      	cmp	r5, r7
 800cd26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd2a:	d8e5      	bhi.n	800ccf8 <__multiply+0xfc>
 800cd2c:	9a01      	ldr	r2, [sp, #4]
 800cd2e:	50a3      	str	r3, [r4, r2]
 800cd30:	3404      	adds	r4, #4
 800cd32:	e79f      	b.n	800cc74 <__multiply+0x78>
 800cd34:	3e01      	subs	r6, #1
 800cd36:	e7a1      	b.n	800cc7c <__multiply+0x80>
 800cd38:	0800dd44 	.word	0x0800dd44
 800cd3c:	0800dd55 	.word	0x0800dd55

0800cd40 <__pow5mult>:
 800cd40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd44:	4615      	mov	r5, r2
 800cd46:	f012 0203 	ands.w	r2, r2, #3
 800cd4a:	4607      	mov	r7, r0
 800cd4c:	460e      	mov	r6, r1
 800cd4e:	d007      	beq.n	800cd60 <__pow5mult+0x20>
 800cd50:	4c25      	ldr	r4, [pc, #148]	@ (800cde8 <__pow5mult+0xa8>)
 800cd52:	3a01      	subs	r2, #1
 800cd54:	2300      	movs	r3, #0
 800cd56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd5a:	f7ff fea7 	bl	800caac <__multadd>
 800cd5e:	4606      	mov	r6, r0
 800cd60:	10ad      	asrs	r5, r5, #2
 800cd62:	d03d      	beq.n	800cde0 <__pow5mult+0xa0>
 800cd64:	69fc      	ldr	r4, [r7, #28]
 800cd66:	b97c      	cbnz	r4, 800cd88 <__pow5mult+0x48>
 800cd68:	2010      	movs	r0, #16
 800cd6a:	f7ff fd87 	bl	800c87c <malloc>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	61f8      	str	r0, [r7, #28]
 800cd72:	b928      	cbnz	r0, 800cd80 <__pow5mult+0x40>
 800cd74:	4b1d      	ldr	r3, [pc, #116]	@ (800cdec <__pow5mult+0xac>)
 800cd76:	481e      	ldr	r0, [pc, #120]	@ (800cdf0 <__pow5mult+0xb0>)
 800cd78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cd7c:	f000 fbea 	bl	800d554 <__assert_func>
 800cd80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd84:	6004      	str	r4, [r0, #0]
 800cd86:	60c4      	str	r4, [r0, #12]
 800cd88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cd8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd90:	b94c      	cbnz	r4, 800cda6 <__pow5mult+0x66>
 800cd92:	f240 2171 	movw	r1, #625	@ 0x271
 800cd96:	4638      	mov	r0, r7
 800cd98:	f7ff ff1a 	bl	800cbd0 <__i2b>
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cda2:	4604      	mov	r4, r0
 800cda4:	6003      	str	r3, [r0, #0]
 800cda6:	f04f 0900 	mov.w	r9, #0
 800cdaa:	07eb      	lsls	r3, r5, #31
 800cdac:	d50a      	bpl.n	800cdc4 <__pow5mult+0x84>
 800cdae:	4631      	mov	r1, r6
 800cdb0:	4622      	mov	r2, r4
 800cdb2:	4638      	mov	r0, r7
 800cdb4:	f7ff ff22 	bl	800cbfc <__multiply>
 800cdb8:	4631      	mov	r1, r6
 800cdba:	4680      	mov	r8, r0
 800cdbc:	4638      	mov	r0, r7
 800cdbe:	f7ff fe53 	bl	800ca68 <_Bfree>
 800cdc2:	4646      	mov	r6, r8
 800cdc4:	106d      	asrs	r5, r5, #1
 800cdc6:	d00b      	beq.n	800cde0 <__pow5mult+0xa0>
 800cdc8:	6820      	ldr	r0, [r4, #0]
 800cdca:	b938      	cbnz	r0, 800cddc <__pow5mult+0x9c>
 800cdcc:	4622      	mov	r2, r4
 800cdce:	4621      	mov	r1, r4
 800cdd0:	4638      	mov	r0, r7
 800cdd2:	f7ff ff13 	bl	800cbfc <__multiply>
 800cdd6:	6020      	str	r0, [r4, #0]
 800cdd8:	f8c0 9000 	str.w	r9, [r0]
 800cddc:	4604      	mov	r4, r0
 800cdde:	e7e4      	b.n	800cdaa <__pow5mult+0x6a>
 800cde0:	4630      	mov	r0, r6
 800cde2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cde6:	bf00      	nop
 800cde8:	0800de08 	.word	0x0800de08
 800cdec:	0800dcd5 	.word	0x0800dcd5
 800cdf0:	0800dd55 	.word	0x0800dd55

0800cdf4 <__lshift>:
 800cdf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdf8:	460c      	mov	r4, r1
 800cdfa:	6849      	ldr	r1, [r1, #4]
 800cdfc:	6923      	ldr	r3, [r4, #16]
 800cdfe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce02:	68a3      	ldr	r3, [r4, #8]
 800ce04:	4607      	mov	r7, r0
 800ce06:	4691      	mov	r9, r2
 800ce08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce0c:	f108 0601 	add.w	r6, r8, #1
 800ce10:	42b3      	cmp	r3, r6
 800ce12:	db0b      	blt.n	800ce2c <__lshift+0x38>
 800ce14:	4638      	mov	r0, r7
 800ce16:	f7ff fde7 	bl	800c9e8 <_Balloc>
 800ce1a:	4605      	mov	r5, r0
 800ce1c:	b948      	cbnz	r0, 800ce32 <__lshift+0x3e>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	4b28      	ldr	r3, [pc, #160]	@ (800cec4 <__lshift+0xd0>)
 800ce22:	4829      	ldr	r0, [pc, #164]	@ (800cec8 <__lshift+0xd4>)
 800ce24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ce28:	f000 fb94 	bl	800d554 <__assert_func>
 800ce2c:	3101      	adds	r1, #1
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	e7ee      	b.n	800ce10 <__lshift+0x1c>
 800ce32:	2300      	movs	r3, #0
 800ce34:	f100 0114 	add.w	r1, r0, #20
 800ce38:	f100 0210 	add.w	r2, r0, #16
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	4553      	cmp	r3, sl
 800ce40:	db33      	blt.n	800ceaa <__lshift+0xb6>
 800ce42:	6920      	ldr	r0, [r4, #16]
 800ce44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce48:	f104 0314 	add.w	r3, r4, #20
 800ce4c:	f019 091f 	ands.w	r9, r9, #31
 800ce50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce58:	d02b      	beq.n	800ceb2 <__lshift+0xbe>
 800ce5a:	f1c9 0e20 	rsb	lr, r9, #32
 800ce5e:	468a      	mov	sl, r1
 800ce60:	2200      	movs	r2, #0
 800ce62:	6818      	ldr	r0, [r3, #0]
 800ce64:	fa00 f009 	lsl.w	r0, r0, r9
 800ce68:	4310      	orrs	r0, r2
 800ce6a:	f84a 0b04 	str.w	r0, [sl], #4
 800ce6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce72:	459c      	cmp	ip, r3
 800ce74:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce78:	d8f3      	bhi.n	800ce62 <__lshift+0x6e>
 800ce7a:	ebac 0304 	sub.w	r3, ip, r4
 800ce7e:	3b15      	subs	r3, #21
 800ce80:	f023 0303 	bic.w	r3, r3, #3
 800ce84:	3304      	adds	r3, #4
 800ce86:	f104 0015 	add.w	r0, r4, #21
 800ce8a:	4560      	cmp	r0, ip
 800ce8c:	bf88      	it	hi
 800ce8e:	2304      	movhi	r3, #4
 800ce90:	50ca      	str	r2, [r1, r3]
 800ce92:	b10a      	cbz	r2, 800ce98 <__lshift+0xa4>
 800ce94:	f108 0602 	add.w	r6, r8, #2
 800ce98:	3e01      	subs	r6, #1
 800ce9a:	4638      	mov	r0, r7
 800ce9c:	612e      	str	r6, [r5, #16]
 800ce9e:	4621      	mov	r1, r4
 800cea0:	f7ff fde2 	bl	800ca68 <_Bfree>
 800cea4:	4628      	mov	r0, r5
 800cea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceaa:	f842 0f04 	str.w	r0, [r2, #4]!
 800ceae:	3301      	adds	r3, #1
 800ceb0:	e7c5      	b.n	800ce3e <__lshift+0x4a>
 800ceb2:	3904      	subs	r1, #4
 800ceb4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceb8:	f841 2f04 	str.w	r2, [r1, #4]!
 800cebc:	459c      	cmp	ip, r3
 800cebe:	d8f9      	bhi.n	800ceb4 <__lshift+0xc0>
 800cec0:	e7ea      	b.n	800ce98 <__lshift+0xa4>
 800cec2:	bf00      	nop
 800cec4:	0800dd44 	.word	0x0800dd44
 800cec8:	0800dd55 	.word	0x0800dd55

0800cecc <__mcmp>:
 800cecc:	690a      	ldr	r2, [r1, #16]
 800cece:	4603      	mov	r3, r0
 800ced0:	6900      	ldr	r0, [r0, #16]
 800ced2:	1a80      	subs	r0, r0, r2
 800ced4:	b530      	push	{r4, r5, lr}
 800ced6:	d10e      	bne.n	800cef6 <__mcmp+0x2a>
 800ced8:	3314      	adds	r3, #20
 800ceda:	3114      	adds	r1, #20
 800cedc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cee0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cee4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cee8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ceec:	4295      	cmp	r5, r2
 800ceee:	d003      	beq.n	800cef8 <__mcmp+0x2c>
 800cef0:	d205      	bcs.n	800cefe <__mcmp+0x32>
 800cef2:	f04f 30ff 	mov.w	r0, #4294967295
 800cef6:	bd30      	pop	{r4, r5, pc}
 800cef8:	42a3      	cmp	r3, r4
 800cefa:	d3f3      	bcc.n	800cee4 <__mcmp+0x18>
 800cefc:	e7fb      	b.n	800cef6 <__mcmp+0x2a>
 800cefe:	2001      	movs	r0, #1
 800cf00:	e7f9      	b.n	800cef6 <__mcmp+0x2a>
	...

0800cf04 <__mdiff>:
 800cf04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf08:	4689      	mov	r9, r1
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	4611      	mov	r1, r2
 800cf0e:	4648      	mov	r0, r9
 800cf10:	4614      	mov	r4, r2
 800cf12:	f7ff ffdb 	bl	800cecc <__mcmp>
 800cf16:	1e05      	subs	r5, r0, #0
 800cf18:	d112      	bne.n	800cf40 <__mdiff+0x3c>
 800cf1a:	4629      	mov	r1, r5
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	f7ff fd63 	bl	800c9e8 <_Balloc>
 800cf22:	4602      	mov	r2, r0
 800cf24:	b928      	cbnz	r0, 800cf32 <__mdiff+0x2e>
 800cf26:	4b3f      	ldr	r3, [pc, #252]	@ (800d024 <__mdiff+0x120>)
 800cf28:	f240 2137 	movw	r1, #567	@ 0x237
 800cf2c:	483e      	ldr	r0, [pc, #248]	@ (800d028 <__mdiff+0x124>)
 800cf2e:	f000 fb11 	bl	800d554 <__assert_func>
 800cf32:	2301      	movs	r3, #1
 800cf34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf38:	4610      	mov	r0, r2
 800cf3a:	b003      	add	sp, #12
 800cf3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf40:	bfbc      	itt	lt
 800cf42:	464b      	movlt	r3, r9
 800cf44:	46a1      	movlt	r9, r4
 800cf46:	4630      	mov	r0, r6
 800cf48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cf4c:	bfba      	itte	lt
 800cf4e:	461c      	movlt	r4, r3
 800cf50:	2501      	movlt	r5, #1
 800cf52:	2500      	movge	r5, #0
 800cf54:	f7ff fd48 	bl	800c9e8 <_Balloc>
 800cf58:	4602      	mov	r2, r0
 800cf5a:	b918      	cbnz	r0, 800cf64 <__mdiff+0x60>
 800cf5c:	4b31      	ldr	r3, [pc, #196]	@ (800d024 <__mdiff+0x120>)
 800cf5e:	f240 2145 	movw	r1, #581	@ 0x245
 800cf62:	e7e3      	b.n	800cf2c <__mdiff+0x28>
 800cf64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cf68:	6926      	ldr	r6, [r4, #16]
 800cf6a:	60c5      	str	r5, [r0, #12]
 800cf6c:	f109 0310 	add.w	r3, r9, #16
 800cf70:	f109 0514 	add.w	r5, r9, #20
 800cf74:	f104 0e14 	add.w	lr, r4, #20
 800cf78:	f100 0b14 	add.w	fp, r0, #20
 800cf7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cf80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cf84:	9301      	str	r3, [sp, #4]
 800cf86:	46d9      	mov	r9, fp
 800cf88:	f04f 0c00 	mov.w	ip, #0
 800cf8c:	9b01      	ldr	r3, [sp, #4]
 800cf8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cf92:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cf96:	9301      	str	r3, [sp, #4]
 800cf98:	fa1f f38a 	uxth.w	r3, sl
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	b283      	uxth	r3, r0
 800cfa0:	1acb      	subs	r3, r1, r3
 800cfa2:	0c00      	lsrs	r0, r0, #16
 800cfa4:	4463      	add	r3, ip
 800cfa6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cfaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cfb4:	4576      	cmp	r6, lr
 800cfb6:	f849 3b04 	str.w	r3, [r9], #4
 800cfba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cfbe:	d8e5      	bhi.n	800cf8c <__mdiff+0x88>
 800cfc0:	1b33      	subs	r3, r6, r4
 800cfc2:	3b15      	subs	r3, #21
 800cfc4:	f023 0303 	bic.w	r3, r3, #3
 800cfc8:	3415      	adds	r4, #21
 800cfca:	3304      	adds	r3, #4
 800cfcc:	42a6      	cmp	r6, r4
 800cfce:	bf38      	it	cc
 800cfd0:	2304      	movcc	r3, #4
 800cfd2:	441d      	add	r5, r3
 800cfd4:	445b      	add	r3, fp
 800cfd6:	461e      	mov	r6, r3
 800cfd8:	462c      	mov	r4, r5
 800cfda:	4544      	cmp	r4, r8
 800cfdc:	d30e      	bcc.n	800cffc <__mdiff+0xf8>
 800cfde:	f108 0103 	add.w	r1, r8, #3
 800cfe2:	1b49      	subs	r1, r1, r5
 800cfe4:	f021 0103 	bic.w	r1, r1, #3
 800cfe8:	3d03      	subs	r5, #3
 800cfea:	45a8      	cmp	r8, r5
 800cfec:	bf38      	it	cc
 800cfee:	2100      	movcc	r1, #0
 800cff0:	440b      	add	r3, r1
 800cff2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cff6:	b191      	cbz	r1, 800d01e <__mdiff+0x11a>
 800cff8:	6117      	str	r7, [r2, #16]
 800cffa:	e79d      	b.n	800cf38 <__mdiff+0x34>
 800cffc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d000:	46e6      	mov	lr, ip
 800d002:	0c08      	lsrs	r0, r1, #16
 800d004:	fa1c fc81 	uxtah	ip, ip, r1
 800d008:	4471      	add	r1, lr
 800d00a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d00e:	b289      	uxth	r1, r1
 800d010:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d014:	f846 1b04 	str.w	r1, [r6], #4
 800d018:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d01c:	e7dd      	b.n	800cfda <__mdiff+0xd6>
 800d01e:	3f01      	subs	r7, #1
 800d020:	e7e7      	b.n	800cff2 <__mdiff+0xee>
 800d022:	bf00      	nop
 800d024:	0800dd44 	.word	0x0800dd44
 800d028:	0800dd55 	.word	0x0800dd55

0800d02c <__d2b>:
 800d02c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d030:	460f      	mov	r7, r1
 800d032:	2101      	movs	r1, #1
 800d034:	ec59 8b10 	vmov	r8, r9, d0
 800d038:	4616      	mov	r6, r2
 800d03a:	f7ff fcd5 	bl	800c9e8 <_Balloc>
 800d03e:	4604      	mov	r4, r0
 800d040:	b930      	cbnz	r0, 800d050 <__d2b+0x24>
 800d042:	4602      	mov	r2, r0
 800d044:	4b23      	ldr	r3, [pc, #140]	@ (800d0d4 <__d2b+0xa8>)
 800d046:	4824      	ldr	r0, [pc, #144]	@ (800d0d8 <__d2b+0xac>)
 800d048:	f240 310f 	movw	r1, #783	@ 0x30f
 800d04c:	f000 fa82 	bl	800d554 <__assert_func>
 800d050:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d054:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d058:	b10d      	cbz	r5, 800d05e <__d2b+0x32>
 800d05a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d05e:	9301      	str	r3, [sp, #4]
 800d060:	f1b8 0300 	subs.w	r3, r8, #0
 800d064:	d023      	beq.n	800d0ae <__d2b+0x82>
 800d066:	4668      	mov	r0, sp
 800d068:	9300      	str	r3, [sp, #0]
 800d06a:	f7ff fd84 	bl	800cb76 <__lo0bits>
 800d06e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d072:	b1d0      	cbz	r0, 800d0aa <__d2b+0x7e>
 800d074:	f1c0 0320 	rsb	r3, r0, #32
 800d078:	fa02 f303 	lsl.w	r3, r2, r3
 800d07c:	430b      	orrs	r3, r1
 800d07e:	40c2      	lsrs	r2, r0
 800d080:	6163      	str	r3, [r4, #20]
 800d082:	9201      	str	r2, [sp, #4]
 800d084:	9b01      	ldr	r3, [sp, #4]
 800d086:	61a3      	str	r3, [r4, #24]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	bf0c      	ite	eq
 800d08c:	2201      	moveq	r2, #1
 800d08e:	2202      	movne	r2, #2
 800d090:	6122      	str	r2, [r4, #16]
 800d092:	b1a5      	cbz	r5, 800d0be <__d2b+0x92>
 800d094:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d098:	4405      	add	r5, r0
 800d09a:	603d      	str	r5, [r7, #0]
 800d09c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d0a0:	6030      	str	r0, [r6, #0]
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	b003      	add	sp, #12
 800d0a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0aa:	6161      	str	r1, [r4, #20]
 800d0ac:	e7ea      	b.n	800d084 <__d2b+0x58>
 800d0ae:	a801      	add	r0, sp, #4
 800d0b0:	f7ff fd61 	bl	800cb76 <__lo0bits>
 800d0b4:	9b01      	ldr	r3, [sp, #4]
 800d0b6:	6163      	str	r3, [r4, #20]
 800d0b8:	3020      	adds	r0, #32
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	e7e8      	b.n	800d090 <__d2b+0x64>
 800d0be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d0c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d0c6:	6038      	str	r0, [r7, #0]
 800d0c8:	6918      	ldr	r0, [r3, #16]
 800d0ca:	f7ff fd35 	bl	800cb38 <__hi0bits>
 800d0ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d0d2:	e7e5      	b.n	800d0a0 <__d2b+0x74>
 800d0d4:	0800dd44 	.word	0x0800dd44
 800d0d8:	0800dd55 	.word	0x0800dd55

0800d0dc <__ssputs_r>:
 800d0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0e0:	688e      	ldr	r6, [r1, #8]
 800d0e2:	461f      	mov	r7, r3
 800d0e4:	42be      	cmp	r6, r7
 800d0e6:	680b      	ldr	r3, [r1, #0]
 800d0e8:	4682      	mov	sl, r0
 800d0ea:	460c      	mov	r4, r1
 800d0ec:	4690      	mov	r8, r2
 800d0ee:	d82d      	bhi.n	800d14c <__ssputs_r+0x70>
 800d0f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d0f8:	d026      	beq.n	800d148 <__ssputs_r+0x6c>
 800d0fa:	6965      	ldr	r5, [r4, #20]
 800d0fc:	6909      	ldr	r1, [r1, #16]
 800d0fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d102:	eba3 0901 	sub.w	r9, r3, r1
 800d106:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d10a:	1c7b      	adds	r3, r7, #1
 800d10c:	444b      	add	r3, r9
 800d10e:	106d      	asrs	r5, r5, #1
 800d110:	429d      	cmp	r5, r3
 800d112:	bf38      	it	cc
 800d114:	461d      	movcc	r5, r3
 800d116:	0553      	lsls	r3, r2, #21
 800d118:	d527      	bpl.n	800d16a <__ssputs_r+0x8e>
 800d11a:	4629      	mov	r1, r5
 800d11c:	f7ff fbd8 	bl	800c8d0 <_malloc_r>
 800d120:	4606      	mov	r6, r0
 800d122:	b360      	cbz	r0, 800d17e <__ssputs_r+0xa2>
 800d124:	6921      	ldr	r1, [r4, #16]
 800d126:	464a      	mov	r2, r9
 800d128:	f000 fa06 	bl	800d538 <memcpy>
 800d12c:	89a3      	ldrh	r3, [r4, #12]
 800d12e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d136:	81a3      	strh	r3, [r4, #12]
 800d138:	6126      	str	r6, [r4, #16]
 800d13a:	6165      	str	r5, [r4, #20]
 800d13c:	444e      	add	r6, r9
 800d13e:	eba5 0509 	sub.w	r5, r5, r9
 800d142:	6026      	str	r6, [r4, #0]
 800d144:	60a5      	str	r5, [r4, #8]
 800d146:	463e      	mov	r6, r7
 800d148:	42be      	cmp	r6, r7
 800d14a:	d900      	bls.n	800d14e <__ssputs_r+0x72>
 800d14c:	463e      	mov	r6, r7
 800d14e:	6820      	ldr	r0, [r4, #0]
 800d150:	4632      	mov	r2, r6
 800d152:	4641      	mov	r1, r8
 800d154:	f000 f9c6 	bl	800d4e4 <memmove>
 800d158:	68a3      	ldr	r3, [r4, #8]
 800d15a:	1b9b      	subs	r3, r3, r6
 800d15c:	60a3      	str	r3, [r4, #8]
 800d15e:	6823      	ldr	r3, [r4, #0]
 800d160:	4433      	add	r3, r6
 800d162:	6023      	str	r3, [r4, #0]
 800d164:	2000      	movs	r0, #0
 800d166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d16a:	462a      	mov	r2, r5
 800d16c:	f000 fa36 	bl	800d5dc <_realloc_r>
 800d170:	4606      	mov	r6, r0
 800d172:	2800      	cmp	r0, #0
 800d174:	d1e0      	bne.n	800d138 <__ssputs_r+0x5c>
 800d176:	6921      	ldr	r1, [r4, #16]
 800d178:	4650      	mov	r0, sl
 800d17a:	f7ff fb35 	bl	800c7e8 <_free_r>
 800d17e:	230c      	movs	r3, #12
 800d180:	f8ca 3000 	str.w	r3, [sl]
 800d184:	89a3      	ldrh	r3, [r4, #12]
 800d186:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d18a:	81a3      	strh	r3, [r4, #12]
 800d18c:	f04f 30ff 	mov.w	r0, #4294967295
 800d190:	e7e9      	b.n	800d166 <__ssputs_r+0x8a>
	...

0800d194 <_svfiprintf_r>:
 800d194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d198:	4698      	mov	r8, r3
 800d19a:	898b      	ldrh	r3, [r1, #12]
 800d19c:	061b      	lsls	r3, r3, #24
 800d19e:	b09d      	sub	sp, #116	@ 0x74
 800d1a0:	4607      	mov	r7, r0
 800d1a2:	460d      	mov	r5, r1
 800d1a4:	4614      	mov	r4, r2
 800d1a6:	d510      	bpl.n	800d1ca <_svfiprintf_r+0x36>
 800d1a8:	690b      	ldr	r3, [r1, #16]
 800d1aa:	b973      	cbnz	r3, 800d1ca <_svfiprintf_r+0x36>
 800d1ac:	2140      	movs	r1, #64	@ 0x40
 800d1ae:	f7ff fb8f 	bl	800c8d0 <_malloc_r>
 800d1b2:	6028      	str	r0, [r5, #0]
 800d1b4:	6128      	str	r0, [r5, #16]
 800d1b6:	b930      	cbnz	r0, 800d1c6 <_svfiprintf_r+0x32>
 800d1b8:	230c      	movs	r3, #12
 800d1ba:	603b      	str	r3, [r7, #0]
 800d1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d1c0:	b01d      	add	sp, #116	@ 0x74
 800d1c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1c6:	2340      	movs	r3, #64	@ 0x40
 800d1c8:	616b      	str	r3, [r5, #20]
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ce:	2320      	movs	r3, #32
 800d1d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1d8:	2330      	movs	r3, #48	@ 0x30
 800d1da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d378 <_svfiprintf_r+0x1e4>
 800d1de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1e2:	f04f 0901 	mov.w	r9, #1
 800d1e6:	4623      	mov	r3, r4
 800d1e8:	469a      	mov	sl, r3
 800d1ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ee:	b10a      	cbz	r2, 800d1f4 <_svfiprintf_r+0x60>
 800d1f0:	2a25      	cmp	r2, #37	@ 0x25
 800d1f2:	d1f9      	bne.n	800d1e8 <_svfiprintf_r+0x54>
 800d1f4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1f8:	d00b      	beq.n	800d212 <_svfiprintf_r+0x7e>
 800d1fa:	465b      	mov	r3, fp
 800d1fc:	4622      	mov	r2, r4
 800d1fe:	4629      	mov	r1, r5
 800d200:	4638      	mov	r0, r7
 800d202:	f7ff ff6b 	bl	800d0dc <__ssputs_r>
 800d206:	3001      	adds	r0, #1
 800d208:	f000 80a7 	beq.w	800d35a <_svfiprintf_r+0x1c6>
 800d20c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d20e:	445a      	add	r2, fp
 800d210:	9209      	str	r2, [sp, #36]	@ 0x24
 800d212:	f89a 3000 	ldrb.w	r3, [sl]
 800d216:	2b00      	cmp	r3, #0
 800d218:	f000 809f 	beq.w	800d35a <_svfiprintf_r+0x1c6>
 800d21c:	2300      	movs	r3, #0
 800d21e:	f04f 32ff 	mov.w	r2, #4294967295
 800d222:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d226:	f10a 0a01 	add.w	sl, sl, #1
 800d22a:	9304      	str	r3, [sp, #16]
 800d22c:	9307      	str	r3, [sp, #28]
 800d22e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d232:	931a      	str	r3, [sp, #104]	@ 0x68
 800d234:	4654      	mov	r4, sl
 800d236:	2205      	movs	r2, #5
 800d238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d23c:	484e      	ldr	r0, [pc, #312]	@ (800d378 <_svfiprintf_r+0x1e4>)
 800d23e:	f7f2 ffc7 	bl	80001d0 <memchr>
 800d242:	9a04      	ldr	r2, [sp, #16]
 800d244:	b9d8      	cbnz	r0, 800d27e <_svfiprintf_r+0xea>
 800d246:	06d0      	lsls	r0, r2, #27
 800d248:	bf44      	itt	mi
 800d24a:	2320      	movmi	r3, #32
 800d24c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d250:	0711      	lsls	r1, r2, #28
 800d252:	bf44      	itt	mi
 800d254:	232b      	movmi	r3, #43	@ 0x2b
 800d256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d25a:	f89a 3000 	ldrb.w	r3, [sl]
 800d25e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d260:	d015      	beq.n	800d28e <_svfiprintf_r+0xfa>
 800d262:	9a07      	ldr	r2, [sp, #28]
 800d264:	4654      	mov	r4, sl
 800d266:	2000      	movs	r0, #0
 800d268:	f04f 0c0a 	mov.w	ip, #10
 800d26c:	4621      	mov	r1, r4
 800d26e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d272:	3b30      	subs	r3, #48	@ 0x30
 800d274:	2b09      	cmp	r3, #9
 800d276:	d94b      	bls.n	800d310 <_svfiprintf_r+0x17c>
 800d278:	b1b0      	cbz	r0, 800d2a8 <_svfiprintf_r+0x114>
 800d27a:	9207      	str	r2, [sp, #28]
 800d27c:	e014      	b.n	800d2a8 <_svfiprintf_r+0x114>
 800d27e:	eba0 0308 	sub.w	r3, r0, r8
 800d282:	fa09 f303 	lsl.w	r3, r9, r3
 800d286:	4313      	orrs	r3, r2
 800d288:	9304      	str	r3, [sp, #16]
 800d28a:	46a2      	mov	sl, r4
 800d28c:	e7d2      	b.n	800d234 <_svfiprintf_r+0xa0>
 800d28e:	9b03      	ldr	r3, [sp, #12]
 800d290:	1d19      	adds	r1, r3, #4
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	9103      	str	r1, [sp, #12]
 800d296:	2b00      	cmp	r3, #0
 800d298:	bfbb      	ittet	lt
 800d29a:	425b      	neglt	r3, r3
 800d29c:	f042 0202 	orrlt.w	r2, r2, #2
 800d2a0:	9307      	strge	r3, [sp, #28]
 800d2a2:	9307      	strlt	r3, [sp, #28]
 800d2a4:	bfb8      	it	lt
 800d2a6:	9204      	strlt	r2, [sp, #16]
 800d2a8:	7823      	ldrb	r3, [r4, #0]
 800d2aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2ac:	d10a      	bne.n	800d2c4 <_svfiprintf_r+0x130>
 800d2ae:	7863      	ldrb	r3, [r4, #1]
 800d2b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2b2:	d132      	bne.n	800d31a <_svfiprintf_r+0x186>
 800d2b4:	9b03      	ldr	r3, [sp, #12]
 800d2b6:	1d1a      	adds	r2, r3, #4
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	9203      	str	r2, [sp, #12]
 800d2bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2c0:	3402      	adds	r4, #2
 800d2c2:	9305      	str	r3, [sp, #20]
 800d2c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d388 <_svfiprintf_r+0x1f4>
 800d2c8:	7821      	ldrb	r1, [r4, #0]
 800d2ca:	2203      	movs	r2, #3
 800d2cc:	4650      	mov	r0, sl
 800d2ce:	f7f2 ff7f 	bl	80001d0 <memchr>
 800d2d2:	b138      	cbz	r0, 800d2e4 <_svfiprintf_r+0x150>
 800d2d4:	9b04      	ldr	r3, [sp, #16]
 800d2d6:	eba0 000a 	sub.w	r0, r0, sl
 800d2da:	2240      	movs	r2, #64	@ 0x40
 800d2dc:	4082      	lsls	r2, r0
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	3401      	adds	r4, #1
 800d2e2:	9304      	str	r3, [sp, #16]
 800d2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2e8:	4824      	ldr	r0, [pc, #144]	@ (800d37c <_svfiprintf_r+0x1e8>)
 800d2ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2ee:	2206      	movs	r2, #6
 800d2f0:	f7f2 ff6e 	bl	80001d0 <memchr>
 800d2f4:	2800      	cmp	r0, #0
 800d2f6:	d036      	beq.n	800d366 <_svfiprintf_r+0x1d2>
 800d2f8:	4b21      	ldr	r3, [pc, #132]	@ (800d380 <_svfiprintf_r+0x1ec>)
 800d2fa:	bb1b      	cbnz	r3, 800d344 <_svfiprintf_r+0x1b0>
 800d2fc:	9b03      	ldr	r3, [sp, #12]
 800d2fe:	3307      	adds	r3, #7
 800d300:	f023 0307 	bic.w	r3, r3, #7
 800d304:	3308      	adds	r3, #8
 800d306:	9303      	str	r3, [sp, #12]
 800d308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d30a:	4433      	add	r3, r6
 800d30c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d30e:	e76a      	b.n	800d1e6 <_svfiprintf_r+0x52>
 800d310:	fb0c 3202 	mla	r2, ip, r2, r3
 800d314:	460c      	mov	r4, r1
 800d316:	2001      	movs	r0, #1
 800d318:	e7a8      	b.n	800d26c <_svfiprintf_r+0xd8>
 800d31a:	2300      	movs	r3, #0
 800d31c:	3401      	adds	r4, #1
 800d31e:	9305      	str	r3, [sp, #20]
 800d320:	4619      	mov	r1, r3
 800d322:	f04f 0c0a 	mov.w	ip, #10
 800d326:	4620      	mov	r0, r4
 800d328:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d32c:	3a30      	subs	r2, #48	@ 0x30
 800d32e:	2a09      	cmp	r2, #9
 800d330:	d903      	bls.n	800d33a <_svfiprintf_r+0x1a6>
 800d332:	2b00      	cmp	r3, #0
 800d334:	d0c6      	beq.n	800d2c4 <_svfiprintf_r+0x130>
 800d336:	9105      	str	r1, [sp, #20]
 800d338:	e7c4      	b.n	800d2c4 <_svfiprintf_r+0x130>
 800d33a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d33e:	4604      	mov	r4, r0
 800d340:	2301      	movs	r3, #1
 800d342:	e7f0      	b.n	800d326 <_svfiprintf_r+0x192>
 800d344:	ab03      	add	r3, sp, #12
 800d346:	9300      	str	r3, [sp, #0]
 800d348:	462a      	mov	r2, r5
 800d34a:	4b0e      	ldr	r3, [pc, #56]	@ (800d384 <_svfiprintf_r+0x1f0>)
 800d34c:	a904      	add	r1, sp, #16
 800d34e:	4638      	mov	r0, r7
 800d350:	f7fd fe7e 	bl	800b050 <_printf_float>
 800d354:	1c42      	adds	r2, r0, #1
 800d356:	4606      	mov	r6, r0
 800d358:	d1d6      	bne.n	800d308 <_svfiprintf_r+0x174>
 800d35a:	89ab      	ldrh	r3, [r5, #12]
 800d35c:	065b      	lsls	r3, r3, #25
 800d35e:	f53f af2d 	bmi.w	800d1bc <_svfiprintf_r+0x28>
 800d362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d364:	e72c      	b.n	800d1c0 <_svfiprintf_r+0x2c>
 800d366:	ab03      	add	r3, sp, #12
 800d368:	9300      	str	r3, [sp, #0]
 800d36a:	462a      	mov	r2, r5
 800d36c:	4b05      	ldr	r3, [pc, #20]	@ (800d384 <_svfiprintf_r+0x1f0>)
 800d36e:	a904      	add	r1, sp, #16
 800d370:	4638      	mov	r0, r7
 800d372:	f7fe f905 	bl	800b580 <_printf_i>
 800d376:	e7ed      	b.n	800d354 <_svfiprintf_r+0x1c0>
 800d378:	0800ddae 	.word	0x0800ddae
 800d37c:	0800ddb8 	.word	0x0800ddb8
 800d380:	0800b051 	.word	0x0800b051
 800d384:	0800d0dd 	.word	0x0800d0dd
 800d388:	0800ddb4 	.word	0x0800ddb4

0800d38c <__sflush_r>:
 800d38c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d394:	0716      	lsls	r6, r2, #28
 800d396:	4605      	mov	r5, r0
 800d398:	460c      	mov	r4, r1
 800d39a:	d454      	bmi.n	800d446 <__sflush_r+0xba>
 800d39c:	684b      	ldr	r3, [r1, #4]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	dc02      	bgt.n	800d3a8 <__sflush_r+0x1c>
 800d3a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	dd48      	ble.n	800d43a <__sflush_r+0xae>
 800d3a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3aa:	2e00      	cmp	r6, #0
 800d3ac:	d045      	beq.n	800d43a <__sflush_r+0xae>
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d3b4:	682f      	ldr	r7, [r5, #0]
 800d3b6:	6a21      	ldr	r1, [r4, #32]
 800d3b8:	602b      	str	r3, [r5, #0]
 800d3ba:	d030      	beq.n	800d41e <__sflush_r+0x92>
 800d3bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d3be:	89a3      	ldrh	r3, [r4, #12]
 800d3c0:	0759      	lsls	r1, r3, #29
 800d3c2:	d505      	bpl.n	800d3d0 <__sflush_r+0x44>
 800d3c4:	6863      	ldr	r3, [r4, #4]
 800d3c6:	1ad2      	subs	r2, r2, r3
 800d3c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d3ca:	b10b      	cbz	r3, 800d3d0 <__sflush_r+0x44>
 800d3cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d3ce:	1ad2      	subs	r2, r2, r3
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3d4:	6a21      	ldr	r1, [r4, #32]
 800d3d6:	4628      	mov	r0, r5
 800d3d8:	47b0      	blx	r6
 800d3da:	1c43      	adds	r3, r0, #1
 800d3dc:	89a3      	ldrh	r3, [r4, #12]
 800d3de:	d106      	bne.n	800d3ee <__sflush_r+0x62>
 800d3e0:	6829      	ldr	r1, [r5, #0]
 800d3e2:	291d      	cmp	r1, #29
 800d3e4:	d82b      	bhi.n	800d43e <__sflush_r+0xb2>
 800d3e6:	4a2a      	ldr	r2, [pc, #168]	@ (800d490 <__sflush_r+0x104>)
 800d3e8:	40ca      	lsrs	r2, r1
 800d3ea:	07d6      	lsls	r6, r2, #31
 800d3ec:	d527      	bpl.n	800d43e <__sflush_r+0xb2>
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	6062      	str	r2, [r4, #4]
 800d3f2:	04d9      	lsls	r1, r3, #19
 800d3f4:	6922      	ldr	r2, [r4, #16]
 800d3f6:	6022      	str	r2, [r4, #0]
 800d3f8:	d504      	bpl.n	800d404 <__sflush_r+0x78>
 800d3fa:	1c42      	adds	r2, r0, #1
 800d3fc:	d101      	bne.n	800d402 <__sflush_r+0x76>
 800d3fe:	682b      	ldr	r3, [r5, #0]
 800d400:	b903      	cbnz	r3, 800d404 <__sflush_r+0x78>
 800d402:	6560      	str	r0, [r4, #84]	@ 0x54
 800d404:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d406:	602f      	str	r7, [r5, #0]
 800d408:	b1b9      	cbz	r1, 800d43a <__sflush_r+0xae>
 800d40a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d40e:	4299      	cmp	r1, r3
 800d410:	d002      	beq.n	800d418 <__sflush_r+0x8c>
 800d412:	4628      	mov	r0, r5
 800d414:	f7ff f9e8 	bl	800c7e8 <_free_r>
 800d418:	2300      	movs	r3, #0
 800d41a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d41c:	e00d      	b.n	800d43a <__sflush_r+0xae>
 800d41e:	2301      	movs	r3, #1
 800d420:	4628      	mov	r0, r5
 800d422:	47b0      	blx	r6
 800d424:	4602      	mov	r2, r0
 800d426:	1c50      	adds	r0, r2, #1
 800d428:	d1c9      	bne.n	800d3be <__sflush_r+0x32>
 800d42a:	682b      	ldr	r3, [r5, #0]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d0c6      	beq.n	800d3be <__sflush_r+0x32>
 800d430:	2b1d      	cmp	r3, #29
 800d432:	d001      	beq.n	800d438 <__sflush_r+0xac>
 800d434:	2b16      	cmp	r3, #22
 800d436:	d11e      	bne.n	800d476 <__sflush_r+0xea>
 800d438:	602f      	str	r7, [r5, #0]
 800d43a:	2000      	movs	r0, #0
 800d43c:	e022      	b.n	800d484 <__sflush_r+0xf8>
 800d43e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d442:	b21b      	sxth	r3, r3
 800d444:	e01b      	b.n	800d47e <__sflush_r+0xf2>
 800d446:	690f      	ldr	r7, [r1, #16]
 800d448:	2f00      	cmp	r7, #0
 800d44a:	d0f6      	beq.n	800d43a <__sflush_r+0xae>
 800d44c:	0793      	lsls	r3, r2, #30
 800d44e:	680e      	ldr	r6, [r1, #0]
 800d450:	bf08      	it	eq
 800d452:	694b      	ldreq	r3, [r1, #20]
 800d454:	600f      	str	r7, [r1, #0]
 800d456:	bf18      	it	ne
 800d458:	2300      	movne	r3, #0
 800d45a:	eba6 0807 	sub.w	r8, r6, r7
 800d45e:	608b      	str	r3, [r1, #8]
 800d460:	f1b8 0f00 	cmp.w	r8, #0
 800d464:	dde9      	ble.n	800d43a <__sflush_r+0xae>
 800d466:	6a21      	ldr	r1, [r4, #32]
 800d468:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d46a:	4643      	mov	r3, r8
 800d46c:	463a      	mov	r2, r7
 800d46e:	4628      	mov	r0, r5
 800d470:	47b0      	blx	r6
 800d472:	2800      	cmp	r0, #0
 800d474:	dc08      	bgt.n	800d488 <__sflush_r+0xfc>
 800d476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d47a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d47e:	81a3      	strh	r3, [r4, #12]
 800d480:	f04f 30ff 	mov.w	r0, #4294967295
 800d484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d488:	4407      	add	r7, r0
 800d48a:	eba8 0800 	sub.w	r8, r8, r0
 800d48e:	e7e7      	b.n	800d460 <__sflush_r+0xd4>
 800d490:	20400001 	.word	0x20400001

0800d494 <_fflush_r>:
 800d494:	b538      	push	{r3, r4, r5, lr}
 800d496:	690b      	ldr	r3, [r1, #16]
 800d498:	4605      	mov	r5, r0
 800d49a:	460c      	mov	r4, r1
 800d49c:	b913      	cbnz	r3, 800d4a4 <_fflush_r+0x10>
 800d49e:	2500      	movs	r5, #0
 800d4a0:	4628      	mov	r0, r5
 800d4a2:	bd38      	pop	{r3, r4, r5, pc}
 800d4a4:	b118      	cbz	r0, 800d4ae <_fflush_r+0x1a>
 800d4a6:	6a03      	ldr	r3, [r0, #32]
 800d4a8:	b90b      	cbnz	r3, 800d4ae <_fflush_r+0x1a>
 800d4aa:	f7fe fa13 	bl	800b8d4 <__sinit>
 800d4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d0f3      	beq.n	800d49e <_fflush_r+0xa>
 800d4b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d4b8:	07d0      	lsls	r0, r2, #31
 800d4ba:	d404      	bmi.n	800d4c6 <_fflush_r+0x32>
 800d4bc:	0599      	lsls	r1, r3, #22
 800d4be:	d402      	bmi.n	800d4c6 <_fflush_r+0x32>
 800d4c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4c2:	f7fe fb34 	bl	800bb2e <__retarget_lock_acquire_recursive>
 800d4c6:	4628      	mov	r0, r5
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	f7ff ff5f 	bl	800d38c <__sflush_r>
 800d4ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d4d0:	07da      	lsls	r2, r3, #31
 800d4d2:	4605      	mov	r5, r0
 800d4d4:	d4e4      	bmi.n	800d4a0 <_fflush_r+0xc>
 800d4d6:	89a3      	ldrh	r3, [r4, #12]
 800d4d8:	059b      	lsls	r3, r3, #22
 800d4da:	d4e1      	bmi.n	800d4a0 <_fflush_r+0xc>
 800d4dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4de:	f7fe fb27 	bl	800bb30 <__retarget_lock_release_recursive>
 800d4e2:	e7dd      	b.n	800d4a0 <_fflush_r+0xc>

0800d4e4 <memmove>:
 800d4e4:	4288      	cmp	r0, r1
 800d4e6:	b510      	push	{r4, lr}
 800d4e8:	eb01 0402 	add.w	r4, r1, r2
 800d4ec:	d902      	bls.n	800d4f4 <memmove+0x10>
 800d4ee:	4284      	cmp	r4, r0
 800d4f0:	4623      	mov	r3, r4
 800d4f2:	d807      	bhi.n	800d504 <memmove+0x20>
 800d4f4:	1e43      	subs	r3, r0, #1
 800d4f6:	42a1      	cmp	r1, r4
 800d4f8:	d008      	beq.n	800d50c <memmove+0x28>
 800d4fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d502:	e7f8      	b.n	800d4f6 <memmove+0x12>
 800d504:	4402      	add	r2, r0
 800d506:	4601      	mov	r1, r0
 800d508:	428a      	cmp	r2, r1
 800d50a:	d100      	bne.n	800d50e <memmove+0x2a>
 800d50c:	bd10      	pop	{r4, pc}
 800d50e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d512:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d516:	e7f7      	b.n	800d508 <memmove+0x24>

0800d518 <_sbrk_r>:
 800d518:	b538      	push	{r3, r4, r5, lr}
 800d51a:	4d06      	ldr	r5, [pc, #24]	@ (800d534 <_sbrk_r+0x1c>)
 800d51c:	2300      	movs	r3, #0
 800d51e:	4604      	mov	r4, r0
 800d520:	4608      	mov	r0, r1
 800d522:	602b      	str	r3, [r5, #0]
 800d524:	f7f4 fdf4 	bl	8002110 <_sbrk>
 800d528:	1c43      	adds	r3, r0, #1
 800d52a:	d102      	bne.n	800d532 <_sbrk_r+0x1a>
 800d52c:	682b      	ldr	r3, [r5, #0]
 800d52e:	b103      	cbz	r3, 800d532 <_sbrk_r+0x1a>
 800d530:	6023      	str	r3, [r4, #0]
 800d532:	bd38      	pop	{r3, r4, r5, pc}
 800d534:	200028c0 	.word	0x200028c0

0800d538 <memcpy>:
 800d538:	440a      	add	r2, r1
 800d53a:	4291      	cmp	r1, r2
 800d53c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d540:	d100      	bne.n	800d544 <memcpy+0xc>
 800d542:	4770      	bx	lr
 800d544:	b510      	push	{r4, lr}
 800d546:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d54a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d54e:	4291      	cmp	r1, r2
 800d550:	d1f9      	bne.n	800d546 <memcpy+0xe>
 800d552:	bd10      	pop	{r4, pc}

0800d554 <__assert_func>:
 800d554:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d556:	4614      	mov	r4, r2
 800d558:	461a      	mov	r2, r3
 800d55a:	4b09      	ldr	r3, [pc, #36]	@ (800d580 <__assert_func+0x2c>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	4605      	mov	r5, r0
 800d560:	68d8      	ldr	r0, [r3, #12]
 800d562:	b14c      	cbz	r4, 800d578 <__assert_func+0x24>
 800d564:	4b07      	ldr	r3, [pc, #28]	@ (800d584 <__assert_func+0x30>)
 800d566:	9100      	str	r1, [sp, #0]
 800d568:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d56c:	4906      	ldr	r1, [pc, #24]	@ (800d588 <__assert_func+0x34>)
 800d56e:	462b      	mov	r3, r5
 800d570:	f000 f870 	bl	800d654 <fiprintf>
 800d574:	f000 f880 	bl	800d678 <abort>
 800d578:	4b04      	ldr	r3, [pc, #16]	@ (800d58c <__assert_func+0x38>)
 800d57a:	461c      	mov	r4, r3
 800d57c:	e7f3      	b.n	800d566 <__assert_func+0x12>
 800d57e:	bf00      	nop
 800d580:	2000010c 	.word	0x2000010c
 800d584:	0800ddc9 	.word	0x0800ddc9
 800d588:	0800ddd6 	.word	0x0800ddd6
 800d58c:	0800de04 	.word	0x0800de04

0800d590 <_calloc_r>:
 800d590:	b570      	push	{r4, r5, r6, lr}
 800d592:	fba1 5402 	umull	r5, r4, r1, r2
 800d596:	b934      	cbnz	r4, 800d5a6 <_calloc_r+0x16>
 800d598:	4629      	mov	r1, r5
 800d59a:	f7ff f999 	bl	800c8d0 <_malloc_r>
 800d59e:	4606      	mov	r6, r0
 800d5a0:	b928      	cbnz	r0, 800d5ae <_calloc_r+0x1e>
 800d5a2:	4630      	mov	r0, r6
 800d5a4:	bd70      	pop	{r4, r5, r6, pc}
 800d5a6:	220c      	movs	r2, #12
 800d5a8:	6002      	str	r2, [r0, #0]
 800d5aa:	2600      	movs	r6, #0
 800d5ac:	e7f9      	b.n	800d5a2 <_calloc_r+0x12>
 800d5ae:	462a      	mov	r2, r5
 800d5b0:	4621      	mov	r1, r4
 800d5b2:	f7fe fa3e 	bl	800ba32 <memset>
 800d5b6:	e7f4      	b.n	800d5a2 <_calloc_r+0x12>

0800d5b8 <__ascii_mbtowc>:
 800d5b8:	b082      	sub	sp, #8
 800d5ba:	b901      	cbnz	r1, 800d5be <__ascii_mbtowc+0x6>
 800d5bc:	a901      	add	r1, sp, #4
 800d5be:	b142      	cbz	r2, 800d5d2 <__ascii_mbtowc+0x1a>
 800d5c0:	b14b      	cbz	r3, 800d5d6 <__ascii_mbtowc+0x1e>
 800d5c2:	7813      	ldrb	r3, [r2, #0]
 800d5c4:	600b      	str	r3, [r1, #0]
 800d5c6:	7812      	ldrb	r2, [r2, #0]
 800d5c8:	1e10      	subs	r0, r2, #0
 800d5ca:	bf18      	it	ne
 800d5cc:	2001      	movne	r0, #1
 800d5ce:	b002      	add	sp, #8
 800d5d0:	4770      	bx	lr
 800d5d2:	4610      	mov	r0, r2
 800d5d4:	e7fb      	b.n	800d5ce <__ascii_mbtowc+0x16>
 800d5d6:	f06f 0001 	mvn.w	r0, #1
 800d5da:	e7f8      	b.n	800d5ce <__ascii_mbtowc+0x16>

0800d5dc <_realloc_r>:
 800d5dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5e0:	4607      	mov	r7, r0
 800d5e2:	4614      	mov	r4, r2
 800d5e4:	460d      	mov	r5, r1
 800d5e6:	b921      	cbnz	r1, 800d5f2 <_realloc_r+0x16>
 800d5e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5ec:	4611      	mov	r1, r2
 800d5ee:	f7ff b96f 	b.w	800c8d0 <_malloc_r>
 800d5f2:	b92a      	cbnz	r2, 800d600 <_realloc_r+0x24>
 800d5f4:	f7ff f8f8 	bl	800c7e8 <_free_r>
 800d5f8:	4625      	mov	r5, r4
 800d5fa:	4628      	mov	r0, r5
 800d5fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d600:	f000 f841 	bl	800d686 <_malloc_usable_size_r>
 800d604:	4284      	cmp	r4, r0
 800d606:	4606      	mov	r6, r0
 800d608:	d802      	bhi.n	800d610 <_realloc_r+0x34>
 800d60a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d60e:	d8f4      	bhi.n	800d5fa <_realloc_r+0x1e>
 800d610:	4621      	mov	r1, r4
 800d612:	4638      	mov	r0, r7
 800d614:	f7ff f95c 	bl	800c8d0 <_malloc_r>
 800d618:	4680      	mov	r8, r0
 800d61a:	b908      	cbnz	r0, 800d620 <_realloc_r+0x44>
 800d61c:	4645      	mov	r5, r8
 800d61e:	e7ec      	b.n	800d5fa <_realloc_r+0x1e>
 800d620:	42b4      	cmp	r4, r6
 800d622:	4622      	mov	r2, r4
 800d624:	4629      	mov	r1, r5
 800d626:	bf28      	it	cs
 800d628:	4632      	movcs	r2, r6
 800d62a:	f7ff ff85 	bl	800d538 <memcpy>
 800d62e:	4629      	mov	r1, r5
 800d630:	4638      	mov	r0, r7
 800d632:	f7ff f8d9 	bl	800c7e8 <_free_r>
 800d636:	e7f1      	b.n	800d61c <_realloc_r+0x40>

0800d638 <__ascii_wctomb>:
 800d638:	4603      	mov	r3, r0
 800d63a:	4608      	mov	r0, r1
 800d63c:	b141      	cbz	r1, 800d650 <__ascii_wctomb+0x18>
 800d63e:	2aff      	cmp	r2, #255	@ 0xff
 800d640:	d904      	bls.n	800d64c <__ascii_wctomb+0x14>
 800d642:	228a      	movs	r2, #138	@ 0x8a
 800d644:	601a      	str	r2, [r3, #0]
 800d646:	f04f 30ff 	mov.w	r0, #4294967295
 800d64a:	4770      	bx	lr
 800d64c:	700a      	strb	r2, [r1, #0]
 800d64e:	2001      	movs	r0, #1
 800d650:	4770      	bx	lr
	...

0800d654 <fiprintf>:
 800d654:	b40e      	push	{r1, r2, r3}
 800d656:	b503      	push	{r0, r1, lr}
 800d658:	4601      	mov	r1, r0
 800d65a:	ab03      	add	r3, sp, #12
 800d65c:	4805      	ldr	r0, [pc, #20]	@ (800d674 <fiprintf+0x20>)
 800d65e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d662:	6800      	ldr	r0, [r0, #0]
 800d664:	9301      	str	r3, [sp, #4]
 800d666:	f000 f83f 	bl	800d6e8 <_vfiprintf_r>
 800d66a:	b002      	add	sp, #8
 800d66c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d670:	b003      	add	sp, #12
 800d672:	4770      	bx	lr
 800d674:	2000010c 	.word	0x2000010c

0800d678 <abort>:
 800d678:	b508      	push	{r3, lr}
 800d67a:	2006      	movs	r0, #6
 800d67c:	f000 fa08 	bl	800da90 <raise>
 800d680:	2001      	movs	r0, #1
 800d682:	f7f4 fccd 	bl	8002020 <_exit>

0800d686 <_malloc_usable_size_r>:
 800d686:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d68a:	1f18      	subs	r0, r3, #4
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	bfbc      	itt	lt
 800d690:	580b      	ldrlt	r3, [r1, r0]
 800d692:	18c0      	addlt	r0, r0, r3
 800d694:	4770      	bx	lr

0800d696 <__sfputc_r>:
 800d696:	6893      	ldr	r3, [r2, #8]
 800d698:	3b01      	subs	r3, #1
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	b410      	push	{r4}
 800d69e:	6093      	str	r3, [r2, #8]
 800d6a0:	da08      	bge.n	800d6b4 <__sfputc_r+0x1e>
 800d6a2:	6994      	ldr	r4, [r2, #24]
 800d6a4:	42a3      	cmp	r3, r4
 800d6a6:	db01      	blt.n	800d6ac <__sfputc_r+0x16>
 800d6a8:	290a      	cmp	r1, #10
 800d6aa:	d103      	bne.n	800d6b4 <__sfputc_r+0x1e>
 800d6ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6b0:	f000 b932 	b.w	800d918 <__swbuf_r>
 800d6b4:	6813      	ldr	r3, [r2, #0]
 800d6b6:	1c58      	adds	r0, r3, #1
 800d6b8:	6010      	str	r0, [r2, #0]
 800d6ba:	7019      	strb	r1, [r3, #0]
 800d6bc:	4608      	mov	r0, r1
 800d6be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6c2:	4770      	bx	lr

0800d6c4 <__sfputs_r>:
 800d6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6c6:	4606      	mov	r6, r0
 800d6c8:	460f      	mov	r7, r1
 800d6ca:	4614      	mov	r4, r2
 800d6cc:	18d5      	adds	r5, r2, r3
 800d6ce:	42ac      	cmp	r4, r5
 800d6d0:	d101      	bne.n	800d6d6 <__sfputs_r+0x12>
 800d6d2:	2000      	movs	r0, #0
 800d6d4:	e007      	b.n	800d6e6 <__sfputs_r+0x22>
 800d6d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6da:	463a      	mov	r2, r7
 800d6dc:	4630      	mov	r0, r6
 800d6de:	f7ff ffda 	bl	800d696 <__sfputc_r>
 800d6e2:	1c43      	adds	r3, r0, #1
 800d6e4:	d1f3      	bne.n	800d6ce <__sfputs_r+0xa>
 800d6e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d6e8 <_vfiprintf_r>:
 800d6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ec:	460d      	mov	r5, r1
 800d6ee:	b09d      	sub	sp, #116	@ 0x74
 800d6f0:	4614      	mov	r4, r2
 800d6f2:	4698      	mov	r8, r3
 800d6f4:	4606      	mov	r6, r0
 800d6f6:	b118      	cbz	r0, 800d700 <_vfiprintf_r+0x18>
 800d6f8:	6a03      	ldr	r3, [r0, #32]
 800d6fa:	b90b      	cbnz	r3, 800d700 <_vfiprintf_r+0x18>
 800d6fc:	f7fe f8ea 	bl	800b8d4 <__sinit>
 800d700:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d702:	07d9      	lsls	r1, r3, #31
 800d704:	d405      	bmi.n	800d712 <_vfiprintf_r+0x2a>
 800d706:	89ab      	ldrh	r3, [r5, #12]
 800d708:	059a      	lsls	r2, r3, #22
 800d70a:	d402      	bmi.n	800d712 <_vfiprintf_r+0x2a>
 800d70c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d70e:	f7fe fa0e 	bl	800bb2e <__retarget_lock_acquire_recursive>
 800d712:	89ab      	ldrh	r3, [r5, #12]
 800d714:	071b      	lsls	r3, r3, #28
 800d716:	d501      	bpl.n	800d71c <_vfiprintf_r+0x34>
 800d718:	692b      	ldr	r3, [r5, #16]
 800d71a:	b99b      	cbnz	r3, 800d744 <_vfiprintf_r+0x5c>
 800d71c:	4629      	mov	r1, r5
 800d71e:	4630      	mov	r0, r6
 800d720:	f000 f938 	bl	800d994 <__swsetup_r>
 800d724:	b170      	cbz	r0, 800d744 <_vfiprintf_r+0x5c>
 800d726:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d728:	07dc      	lsls	r4, r3, #31
 800d72a:	d504      	bpl.n	800d736 <_vfiprintf_r+0x4e>
 800d72c:	f04f 30ff 	mov.w	r0, #4294967295
 800d730:	b01d      	add	sp, #116	@ 0x74
 800d732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d736:	89ab      	ldrh	r3, [r5, #12]
 800d738:	0598      	lsls	r0, r3, #22
 800d73a:	d4f7      	bmi.n	800d72c <_vfiprintf_r+0x44>
 800d73c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d73e:	f7fe f9f7 	bl	800bb30 <__retarget_lock_release_recursive>
 800d742:	e7f3      	b.n	800d72c <_vfiprintf_r+0x44>
 800d744:	2300      	movs	r3, #0
 800d746:	9309      	str	r3, [sp, #36]	@ 0x24
 800d748:	2320      	movs	r3, #32
 800d74a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d74e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d752:	2330      	movs	r3, #48	@ 0x30
 800d754:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d904 <_vfiprintf_r+0x21c>
 800d758:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d75c:	f04f 0901 	mov.w	r9, #1
 800d760:	4623      	mov	r3, r4
 800d762:	469a      	mov	sl, r3
 800d764:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d768:	b10a      	cbz	r2, 800d76e <_vfiprintf_r+0x86>
 800d76a:	2a25      	cmp	r2, #37	@ 0x25
 800d76c:	d1f9      	bne.n	800d762 <_vfiprintf_r+0x7a>
 800d76e:	ebba 0b04 	subs.w	fp, sl, r4
 800d772:	d00b      	beq.n	800d78c <_vfiprintf_r+0xa4>
 800d774:	465b      	mov	r3, fp
 800d776:	4622      	mov	r2, r4
 800d778:	4629      	mov	r1, r5
 800d77a:	4630      	mov	r0, r6
 800d77c:	f7ff ffa2 	bl	800d6c4 <__sfputs_r>
 800d780:	3001      	adds	r0, #1
 800d782:	f000 80a7 	beq.w	800d8d4 <_vfiprintf_r+0x1ec>
 800d786:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d788:	445a      	add	r2, fp
 800d78a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d78c:	f89a 3000 	ldrb.w	r3, [sl]
 800d790:	2b00      	cmp	r3, #0
 800d792:	f000 809f 	beq.w	800d8d4 <_vfiprintf_r+0x1ec>
 800d796:	2300      	movs	r3, #0
 800d798:	f04f 32ff 	mov.w	r2, #4294967295
 800d79c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7a0:	f10a 0a01 	add.w	sl, sl, #1
 800d7a4:	9304      	str	r3, [sp, #16]
 800d7a6:	9307      	str	r3, [sp, #28]
 800d7a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7ae:	4654      	mov	r4, sl
 800d7b0:	2205      	movs	r2, #5
 800d7b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7b6:	4853      	ldr	r0, [pc, #332]	@ (800d904 <_vfiprintf_r+0x21c>)
 800d7b8:	f7f2 fd0a 	bl	80001d0 <memchr>
 800d7bc:	9a04      	ldr	r2, [sp, #16]
 800d7be:	b9d8      	cbnz	r0, 800d7f8 <_vfiprintf_r+0x110>
 800d7c0:	06d1      	lsls	r1, r2, #27
 800d7c2:	bf44      	itt	mi
 800d7c4:	2320      	movmi	r3, #32
 800d7c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7ca:	0713      	lsls	r3, r2, #28
 800d7cc:	bf44      	itt	mi
 800d7ce:	232b      	movmi	r3, #43	@ 0x2b
 800d7d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7da:	d015      	beq.n	800d808 <_vfiprintf_r+0x120>
 800d7dc:	9a07      	ldr	r2, [sp, #28]
 800d7de:	4654      	mov	r4, sl
 800d7e0:	2000      	movs	r0, #0
 800d7e2:	f04f 0c0a 	mov.w	ip, #10
 800d7e6:	4621      	mov	r1, r4
 800d7e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7ec:	3b30      	subs	r3, #48	@ 0x30
 800d7ee:	2b09      	cmp	r3, #9
 800d7f0:	d94b      	bls.n	800d88a <_vfiprintf_r+0x1a2>
 800d7f2:	b1b0      	cbz	r0, 800d822 <_vfiprintf_r+0x13a>
 800d7f4:	9207      	str	r2, [sp, #28]
 800d7f6:	e014      	b.n	800d822 <_vfiprintf_r+0x13a>
 800d7f8:	eba0 0308 	sub.w	r3, r0, r8
 800d7fc:	fa09 f303 	lsl.w	r3, r9, r3
 800d800:	4313      	orrs	r3, r2
 800d802:	9304      	str	r3, [sp, #16]
 800d804:	46a2      	mov	sl, r4
 800d806:	e7d2      	b.n	800d7ae <_vfiprintf_r+0xc6>
 800d808:	9b03      	ldr	r3, [sp, #12]
 800d80a:	1d19      	adds	r1, r3, #4
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	9103      	str	r1, [sp, #12]
 800d810:	2b00      	cmp	r3, #0
 800d812:	bfbb      	ittet	lt
 800d814:	425b      	neglt	r3, r3
 800d816:	f042 0202 	orrlt.w	r2, r2, #2
 800d81a:	9307      	strge	r3, [sp, #28]
 800d81c:	9307      	strlt	r3, [sp, #28]
 800d81e:	bfb8      	it	lt
 800d820:	9204      	strlt	r2, [sp, #16]
 800d822:	7823      	ldrb	r3, [r4, #0]
 800d824:	2b2e      	cmp	r3, #46	@ 0x2e
 800d826:	d10a      	bne.n	800d83e <_vfiprintf_r+0x156>
 800d828:	7863      	ldrb	r3, [r4, #1]
 800d82a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d82c:	d132      	bne.n	800d894 <_vfiprintf_r+0x1ac>
 800d82e:	9b03      	ldr	r3, [sp, #12]
 800d830:	1d1a      	adds	r2, r3, #4
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	9203      	str	r2, [sp, #12]
 800d836:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d83a:	3402      	adds	r4, #2
 800d83c:	9305      	str	r3, [sp, #20]
 800d83e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d914 <_vfiprintf_r+0x22c>
 800d842:	7821      	ldrb	r1, [r4, #0]
 800d844:	2203      	movs	r2, #3
 800d846:	4650      	mov	r0, sl
 800d848:	f7f2 fcc2 	bl	80001d0 <memchr>
 800d84c:	b138      	cbz	r0, 800d85e <_vfiprintf_r+0x176>
 800d84e:	9b04      	ldr	r3, [sp, #16]
 800d850:	eba0 000a 	sub.w	r0, r0, sl
 800d854:	2240      	movs	r2, #64	@ 0x40
 800d856:	4082      	lsls	r2, r0
 800d858:	4313      	orrs	r3, r2
 800d85a:	3401      	adds	r4, #1
 800d85c:	9304      	str	r3, [sp, #16]
 800d85e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d862:	4829      	ldr	r0, [pc, #164]	@ (800d908 <_vfiprintf_r+0x220>)
 800d864:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d868:	2206      	movs	r2, #6
 800d86a:	f7f2 fcb1 	bl	80001d0 <memchr>
 800d86e:	2800      	cmp	r0, #0
 800d870:	d03f      	beq.n	800d8f2 <_vfiprintf_r+0x20a>
 800d872:	4b26      	ldr	r3, [pc, #152]	@ (800d90c <_vfiprintf_r+0x224>)
 800d874:	bb1b      	cbnz	r3, 800d8be <_vfiprintf_r+0x1d6>
 800d876:	9b03      	ldr	r3, [sp, #12]
 800d878:	3307      	adds	r3, #7
 800d87a:	f023 0307 	bic.w	r3, r3, #7
 800d87e:	3308      	adds	r3, #8
 800d880:	9303      	str	r3, [sp, #12]
 800d882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d884:	443b      	add	r3, r7
 800d886:	9309      	str	r3, [sp, #36]	@ 0x24
 800d888:	e76a      	b.n	800d760 <_vfiprintf_r+0x78>
 800d88a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d88e:	460c      	mov	r4, r1
 800d890:	2001      	movs	r0, #1
 800d892:	e7a8      	b.n	800d7e6 <_vfiprintf_r+0xfe>
 800d894:	2300      	movs	r3, #0
 800d896:	3401      	adds	r4, #1
 800d898:	9305      	str	r3, [sp, #20]
 800d89a:	4619      	mov	r1, r3
 800d89c:	f04f 0c0a 	mov.w	ip, #10
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8a6:	3a30      	subs	r2, #48	@ 0x30
 800d8a8:	2a09      	cmp	r2, #9
 800d8aa:	d903      	bls.n	800d8b4 <_vfiprintf_r+0x1cc>
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d0c6      	beq.n	800d83e <_vfiprintf_r+0x156>
 800d8b0:	9105      	str	r1, [sp, #20]
 800d8b2:	e7c4      	b.n	800d83e <_vfiprintf_r+0x156>
 800d8b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8b8:	4604      	mov	r4, r0
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	e7f0      	b.n	800d8a0 <_vfiprintf_r+0x1b8>
 800d8be:	ab03      	add	r3, sp, #12
 800d8c0:	9300      	str	r3, [sp, #0]
 800d8c2:	462a      	mov	r2, r5
 800d8c4:	4b12      	ldr	r3, [pc, #72]	@ (800d910 <_vfiprintf_r+0x228>)
 800d8c6:	a904      	add	r1, sp, #16
 800d8c8:	4630      	mov	r0, r6
 800d8ca:	f7fd fbc1 	bl	800b050 <_printf_float>
 800d8ce:	4607      	mov	r7, r0
 800d8d0:	1c78      	adds	r0, r7, #1
 800d8d2:	d1d6      	bne.n	800d882 <_vfiprintf_r+0x19a>
 800d8d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8d6:	07d9      	lsls	r1, r3, #31
 800d8d8:	d405      	bmi.n	800d8e6 <_vfiprintf_r+0x1fe>
 800d8da:	89ab      	ldrh	r3, [r5, #12]
 800d8dc:	059a      	lsls	r2, r3, #22
 800d8de:	d402      	bmi.n	800d8e6 <_vfiprintf_r+0x1fe>
 800d8e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8e2:	f7fe f925 	bl	800bb30 <__retarget_lock_release_recursive>
 800d8e6:	89ab      	ldrh	r3, [r5, #12]
 800d8e8:	065b      	lsls	r3, r3, #25
 800d8ea:	f53f af1f 	bmi.w	800d72c <_vfiprintf_r+0x44>
 800d8ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d8f0:	e71e      	b.n	800d730 <_vfiprintf_r+0x48>
 800d8f2:	ab03      	add	r3, sp, #12
 800d8f4:	9300      	str	r3, [sp, #0]
 800d8f6:	462a      	mov	r2, r5
 800d8f8:	4b05      	ldr	r3, [pc, #20]	@ (800d910 <_vfiprintf_r+0x228>)
 800d8fa:	a904      	add	r1, sp, #16
 800d8fc:	4630      	mov	r0, r6
 800d8fe:	f7fd fe3f 	bl	800b580 <_printf_i>
 800d902:	e7e4      	b.n	800d8ce <_vfiprintf_r+0x1e6>
 800d904:	0800ddae 	.word	0x0800ddae
 800d908:	0800ddb8 	.word	0x0800ddb8
 800d90c:	0800b051 	.word	0x0800b051
 800d910:	0800d6c5 	.word	0x0800d6c5
 800d914:	0800ddb4 	.word	0x0800ddb4

0800d918 <__swbuf_r>:
 800d918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d91a:	460e      	mov	r6, r1
 800d91c:	4614      	mov	r4, r2
 800d91e:	4605      	mov	r5, r0
 800d920:	b118      	cbz	r0, 800d92a <__swbuf_r+0x12>
 800d922:	6a03      	ldr	r3, [r0, #32]
 800d924:	b90b      	cbnz	r3, 800d92a <__swbuf_r+0x12>
 800d926:	f7fd ffd5 	bl	800b8d4 <__sinit>
 800d92a:	69a3      	ldr	r3, [r4, #24]
 800d92c:	60a3      	str	r3, [r4, #8]
 800d92e:	89a3      	ldrh	r3, [r4, #12]
 800d930:	071a      	lsls	r2, r3, #28
 800d932:	d501      	bpl.n	800d938 <__swbuf_r+0x20>
 800d934:	6923      	ldr	r3, [r4, #16]
 800d936:	b943      	cbnz	r3, 800d94a <__swbuf_r+0x32>
 800d938:	4621      	mov	r1, r4
 800d93a:	4628      	mov	r0, r5
 800d93c:	f000 f82a 	bl	800d994 <__swsetup_r>
 800d940:	b118      	cbz	r0, 800d94a <__swbuf_r+0x32>
 800d942:	f04f 37ff 	mov.w	r7, #4294967295
 800d946:	4638      	mov	r0, r7
 800d948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d94a:	6823      	ldr	r3, [r4, #0]
 800d94c:	6922      	ldr	r2, [r4, #16]
 800d94e:	1a98      	subs	r0, r3, r2
 800d950:	6963      	ldr	r3, [r4, #20]
 800d952:	b2f6      	uxtb	r6, r6
 800d954:	4283      	cmp	r3, r0
 800d956:	4637      	mov	r7, r6
 800d958:	dc05      	bgt.n	800d966 <__swbuf_r+0x4e>
 800d95a:	4621      	mov	r1, r4
 800d95c:	4628      	mov	r0, r5
 800d95e:	f7ff fd99 	bl	800d494 <_fflush_r>
 800d962:	2800      	cmp	r0, #0
 800d964:	d1ed      	bne.n	800d942 <__swbuf_r+0x2a>
 800d966:	68a3      	ldr	r3, [r4, #8]
 800d968:	3b01      	subs	r3, #1
 800d96a:	60a3      	str	r3, [r4, #8]
 800d96c:	6823      	ldr	r3, [r4, #0]
 800d96e:	1c5a      	adds	r2, r3, #1
 800d970:	6022      	str	r2, [r4, #0]
 800d972:	701e      	strb	r6, [r3, #0]
 800d974:	6962      	ldr	r2, [r4, #20]
 800d976:	1c43      	adds	r3, r0, #1
 800d978:	429a      	cmp	r2, r3
 800d97a:	d004      	beq.n	800d986 <__swbuf_r+0x6e>
 800d97c:	89a3      	ldrh	r3, [r4, #12]
 800d97e:	07db      	lsls	r3, r3, #31
 800d980:	d5e1      	bpl.n	800d946 <__swbuf_r+0x2e>
 800d982:	2e0a      	cmp	r6, #10
 800d984:	d1df      	bne.n	800d946 <__swbuf_r+0x2e>
 800d986:	4621      	mov	r1, r4
 800d988:	4628      	mov	r0, r5
 800d98a:	f7ff fd83 	bl	800d494 <_fflush_r>
 800d98e:	2800      	cmp	r0, #0
 800d990:	d0d9      	beq.n	800d946 <__swbuf_r+0x2e>
 800d992:	e7d6      	b.n	800d942 <__swbuf_r+0x2a>

0800d994 <__swsetup_r>:
 800d994:	b538      	push	{r3, r4, r5, lr}
 800d996:	4b29      	ldr	r3, [pc, #164]	@ (800da3c <__swsetup_r+0xa8>)
 800d998:	4605      	mov	r5, r0
 800d99a:	6818      	ldr	r0, [r3, #0]
 800d99c:	460c      	mov	r4, r1
 800d99e:	b118      	cbz	r0, 800d9a8 <__swsetup_r+0x14>
 800d9a0:	6a03      	ldr	r3, [r0, #32]
 800d9a2:	b90b      	cbnz	r3, 800d9a8 <__swsetup_r+0x14>
 800d9a4:	f7fd ff96 	bl	800b8d4 <__sinit>
 800d9a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9ac:	0719      	lsls	r1, r3, #28
 800d9ae:	d422      	bmi.n	800d9f6 <__swsetup_r+0x62>
 800d9b0:	06da      	lsls	r2, r3, #27
 800d9b2:	d407      	bmi.n	800d9c4 <__swsetup_r+0x30>
 800d9b4:	2209      	movs	r2, #9
 800d9b6:	602a      	str	r2, [r5, #0]
 800d9b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9bc:	81a3      	strh	r3, [r4, #12]
 800d9be:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c2:	e033      	b.n	800da2c <__swsetup_r+0x98>
 800d9c4:	0758      	lsls	r0, r3, #29
 800d9c6:	d512      	bpl.n	800d9ee <__swsetup_r+0x5a>
 800d9c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9ca:	b141      	cbz	r1, 800d9de <__swsetup_r+0x4a>
 800d9cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9d0:	4299      	cmp	r1, r3
 800d9d2:	d002      	beq.n	800d9da <__swsetup_r+0x46>
 800d9d4:	4628      	mov	r0, r5
 800d9d6:	f7fe ff07 	bl	800c7e8 <_free_r>
 800d9da:	2300      	movs	r3, #0
 800d9dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9de:	89a3      	ldrh	r3, [r4, #12]
 800d9e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d9e4:	81a3      	strh	r3, [r4, #12]
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	6063      	str	r3, [r4, #4]
 800d9ea:	6923      	ldr	r3, [r4, #16]
 800d9ec:	6023      	str	r3, [r4, #0]
 800d9ee:	89a3      	ldrh	r3, [r4, #12]
 800d9f0:	f043 0308 	orr.w	r3, r3, #8
 800d9f4:	81a3      	strh	r3, [r4, #12]
 800d9f6:	6923      	ldr	r3, [r4, #16]
 800d9f8:	b94b      	cbnz	r3, 800da0e <__swsetup_r+0x7a>
 800d9fa:	89a3      	ldrh	r3, [r4, #12]
 800d9fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800da00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da04:	d003      	beq.n	800da0e <__swsetup_r+0x7a>
 800da06:	4621      	mov	r1, r4
 800da08:	4628      	mov	r0, r5
 800da0a:	f000 f883 	bl	800db14 <__smakebuf_r>
 800da0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da12:	f013 0201 	ands.w	r2, r3, #1
 800da16:	d00a      	beq.n	800da2e <__swsetup_r+0x9a>
 800da18:	2200      	movs	r2, #0
 800da1a:	60a2      	str	r2, [r4, #8]
 800da1c:	6962      	ldr	r2, [r4, #20]
 800da1e:	4252      	negs	r2, r2
 800da20:	61a2      	str	r2, [r4, #24]
 800da22:	6922      	ldr	r2, [r4, #16]
 800da24:	b942      	cbnz	r2, 800da38 <__swsetup_r+0xa4>
 800da26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da2a:	d1c5      	bne.n	800d9b8 <__swsetup_r+0x24>
 800da2c:	bd38      	pop	{r3, r4, r5, pc}
 800da2e:	0799      	lsls	r1, r3, #30
 800da30:	bf58      	it	pl
 800da32:	6962      	ldrpl	r2, [r4, #20]
 800da34:	60a2      	str	r2, [r4, #8]
 800da36:	e7f4      	b.n	800da22 <__swsetup_r+0x8e>
 800da38:	2000      	movs	r0, #0
 800da3a:	e7f7      	b.n	800da2c <__swsetup_r+0x98>
 800da3c:	2000010c 	.word	0x2000010c

0800da40 <_raise_r>:
 800da40:	291f      	cmp	r1, #31
 800da42:	b538      	push	{r3, r4, r5, lr}
 800da44:	4605      	mov	r5, r0
 800da46:	460c      	mov	r4, r1
 800da48:	d904      	bls.n	800da54 <_raise_r+0x14>
 800da4a:	2316      	movs	r3, #22
 800da4c:	6003      	str	r3, [r0, #0]
 800da4e:	f04f 30ff 	mov.w	r0, #4294967295
 800da52:	bd38      	pop	{r3, r4, r5, pc}
 800da54:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800da56:	b112      	cbz	r2, 800da5e <_raise_r+0x1e>
 800da58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da5c:	b94b      	cbnz	r3, 800da72 <_raise_r+0x32>
 800da5e:	4628      	mov	r0, r5
 800da60:	f000 f830 	bl	800dac4 <_getpid_r>
 800da64:	4622      	mov	r2, r4
 800da66:	4601      	mov	r1, r0
 800da68:	4628      	mov	r0, r5
 800da6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da6e:	f000 b817 	b.w	800daa0 <_kill_r>
 800da72:	2b01      	cmp	r3, #1
 800da74:	d00a      	beq.n	800da8c <_raise_r+0x4c>
 800da76:	1c59      	adds	r1, r3, #1
 800da78:	d103      	bne.n	800da82 <_raise_r+0x42>
 800da7a:	2316      	movs	r3, #22
 800da7c:	6003      	str	r3, [r0, #0]
 800da7e:	2001      	movs	r0, #1
 800da80:	e7e7      	b.n	800da52 <_raise_r+0x12>
 800da82:	2100      	movs	r1, #0
 800da84:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800da88:	4620      	mov	r0, r4
 800da8a:	4798      	blx	r3
 800da8c:	2000      	movs	r0, #0
 800da8e:	e7e0      	b.n	800da52 <_raise_r+0x12>

0800da90 <raise>:
 800da90:	4b02      	ldr	r3, [pc, #8]	@ (800da9c <raise+0xc>)
 800da92:	4601      	mov	r1, r0
 800da94:	6818      	ldr	r0, [r3, #0]
 800da96:	f7ff bfd3 	b.w	800da40 <_raise_r>
 800da9a:	bf00      	nop
 800da9c:	2000010c 	.word	0x2000010c

0800daa0 <_kill_r>:
 800daa0:	b538      	push	{r3, r4, r5, lr}
 800daa2:	4d07      	ldr	r5, [pc, #28]	@ (800dac0 <_kill_r+0x20>)
 800daa4:	2300      	movs	r3, #0
 800daa6:	4604      	mov	r4, r0
 800daa8:	4608      	mov	r0, r1
 800daaa:	4611      	mov	r1, r2
 800daac:	602b      	str	r3, [r5, #0]
 800daae:	f7f4 faa7 	bl	8002000 <_kill>
 800dab2:	1c43      	adds	r3, r0, #1
 800dab4:	d102      	bne.n	800dabc <_kill_r+0x1c>
 800dab6:	682b      	ldr	r3, [r5, #0]
 800dab8:	b103      	cbz	r3, 800dabc <_kill_r+0x1c>
 800daba:	6023      	str	r3, [r4, #0]
 800dabc:	bd38      	pop	{r3, r4, r5, pc}
 800dabe:	bf00      	nop
 800dac0:	200028c0 	.word	0x200028c0

0800dac4 <_getpid_r>:
 800dac4:	f7f4 ba94 	b.w	8001ff0 <_getpid>

0800dac8 <__swhatbuf_r>:
 800dac8:	b570      	push	{r4, r5, r6, lr}
 800daca:	460c      	mov	r4, r1
 800dacc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dad0:	2900      	cmp	r1, #0
 800dad2:	b096      	sub	sp, #88	@ 0x58
 800dad4:	4615      	mov	r5, r2
 800dad6:	461e      	mov	r6, r3
 800dad8:	da0d      	bge.n	800daf6 <__swhatbuf_r+0x2e>
 800dada:	89a3      	ldrh	r3, [r4, #12]
 800dadc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dae0:	f04f 0100 	mov.w	r1, #0
 800dae4:	bf14      	ite	ne
 800dae6:	2340      	movne	r3, #64	@ 0x40
 800dae8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800daec:	2000      	movs	r0, #0
 800daee:	6031      	str	r1, [r6, #0]
 800daf0:	602b      	str	r3, [r5, #0]
 800daf2:	b016      	add	sp, #88	@ 0x58
 800daf4:	bd70      	pop	{r4, r5, r6, pc}
 800daf6:	466a      	mov	r2, sp
 800daf8:	f000 f848 	bl	800db8c <_fstat_r>
 800dafc:	2800      	cmp	r0, #0
 800dafe:	dbec      	blt.n	800dada <__swhatbuf_r+0x12>
 800db00:	9901      	ldr	r1, [sp, #4]
 800db02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db0a:	4259      	negs	r1, r3
 800db0c:	4159      	adcs	r1, r3
 800db0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db12:	e7eb      	b.n	800daec <__swhatbuf_r+0x24>

0800db14 <__smakebuf_r>:
 800db14:	898b      	ldrh	r3, [r1, #12]
 800db16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db18:	079d      	lsls	r5, r3, #30
 800db1a:	4606      	mov	r6, r0
 800db1c:	460c      	mov	r4, r1
 800db1e:	d507      	bpl.n	800db30 <__smakebuf_r+0x1c>
 800db20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db24:	6023      	str	r3, [r4, #0]
 800db26:	6123      	str	r3, [r4, #16]
 800db28:	2301      	movs	r3, #1
 800db2a:	6163      	str	r3, [r4, #20]
 800db2c:	b003      	add	sp, #12
 800db2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db30:	ab01      	add	r3, sp, #4
 800db32:	466a      	mov	r2, sp
 800db34:	f7ff ffc8 	bl	800dac8 <__swhatbuf_r>
 800db38:	9f00      	ldr	r7, [sp, #0]
 800db3a:	4605      	mov	r5, r0
 800db3c:	4639      	mov	r1, r7
 800db3e:	4630      	mov	r0, r6
 800db40:	f7fe fec6 	bl	800c8d0 <_malloc_r>
 800db44:	b948      	cbnz	r0, 800db5a <__smakebuf_r+0x46>
 800db46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db4a:	059a      	lsls	r2, r3, #22
 800db4c:	d4ee      	bmi.n	800db2c <__smakebuf_r+0x18>
 800db4e:	f023 0303 	bic.w	r3, r3, #3
 800db52:	f043 0302 	orr.w	r3, r3, #2
 800db56:	81a3      	strh	r3, [r4, #12]
 800db58:	e7e2      	b.n	800db20 <__smakebuf_r+0xc>
 800db5a:	89a3      	ldrh	r3, [r4, #12]
 800db5c:	6020      	str	r0, [r4, #0]
 800db5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db62:	81a3      	strh	r3, [r4, #12]
 800db64:	9b01      	ldr	r3, [sp, #4]
 800db66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800db6a:	b15b      	cbz	r3, 800db84 <__smakebuf_r+0x70>
 800db6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db70:	4630      	mov	r0, r6
 800db72:	f000 f81d 	bl	800dbb0 <_isatty_r>
 800db76:	b128      	cbz	r0, 800db84 <__smakebuf_r+0x70>
 800db78:	89a3      	ldrh	r3, [r4, #12]
 800db7a:	f023 0303 	bic.w	r3, r3, #3
 800db7e:	f043 0301 	orr.w	r3, r3, #1
 800db82:	81a3      	strh	r3, [r4, #12]
 800db84:	89a3      	ldrh	r3, [r4, #12]
 800db86:	431d      	orrs	r5, r3
 800db88:	81a5      	strh	r5, [r4, #12]
 800db8a:	e7cf      	b.n	800db2c <__smakebuf_r+0x18>

0800db8c <_fstat_r>:
 800db8c:	b538      	push	{r3, r4, r5, lr}
 800db8e:	4d07      	ldr	r5, [pc, #28]	@ (800dbac <_fstat_r+0x20>)
 800db90:	2300      	movs	r3, #0
 800db92:	4604      	mov	r4, r0
 800db94:	4608      	mov	r0, r1
 800db96:	4611      	mov	r1, r2
 800db98:	602b      	str	r3, [r5, #0]
 800db9a:	f7f4 fa91 	bl	80020c0 <_fstat>
 800db9e:	1c43      	adds	r3, r0, #1
 800dba0:	d102      	bne.n	800dba8 <_fstat_r+0x1c>
 800dba2:	682b      	ldr	r3, [r5, #0]
 800dba4:	b103      	cbz	r3, 800dba8 <_fstat_r+0x1c>
 800dba6:	6023      	str	r3, [r4, #0]
 800dba8:	bd38      	pop	{r3, r4, r5, pc}
 800dbaa:	bf00      	nop
 800dbac:	200028c0 	.word	0x200028c0

0800dbb0 <_isatty_r>:
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	4d06      	ldr	r5, [pc, #24]	@ (800dbcc <_isatty_r+0x1c>)
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	4608      	mov	r0, r1
 800dbba:	602b      	str	r3, [r5, #0]
 800dbbc:	f7f4 fa90 	bl	80020e0 <_isatty>
 800dbc0:	1c43      	adds	r3, r0, #1
 800dbc2:	d102      	bne.n	800dbca <_isatty_r+0x1a>
 800dbc4:	682b      	ldr	r3, [r5, #0]
 800dbc6:	b103      	cbz	r3, 800dbca <_isatty_r+0x1a>
 800dbc8:	6023      	str	r3, [r4, #0]
 800dbca:	bd38      	pop	{r3, r4, r5, pc}
 800dbcc:	200028c0 	.word	0x200028c0

0800dbd0 <_init>:
 800dbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbd2:	bf00      	nop
 800dbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbd6:	bc08      	pop	{r3}
 800dbd8:	469e      	mov	lr, r3
 800dbda:	4770      	bx	lr

0800dbdc <_fini>:
 800dbdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbde:	bf00      	nop
 800dbe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbe2:	bc08      	pop	{r3}
 800dbe4:	469e      	mov	lr, r3
 800dbe6:	4770      	bx	lr
