# DP3 Phase 2 Configuration - Clock Gating + Multi-Vt Optimization
# Based on DP2 synthesis settings (125 MHz, optimized density)
# Date: 2026-04-23

# ============================================================================
# 1. DESIGN NAME & LOCATION
# ============================================================================
set ::env(DESIGN_NAME) "tt_um_ingenius_crc"
set ::env(DESIGN_DIR) "/openlane/designs/DP3"

# ============================================================================
# 2. RTL SOURCE FILES (DP3 Baseline from DP2)
# ============================================================================
set ::env(VERILOG_FILES) [list \
    $::env(DESIGN_DIR)/RTL/tt_um_ingenius_crc.v \
    $::env(DESIGN_DIR)/RTL/crc_datapath.v \
]

# Testbench (for verification, optional)
# set ::env(VERILOG_FILES_BLACKBOX) [list \
#     $::env(DESIGN_DIR)/RTL/crc_datapath_tb.v \
# ]

# ============================================================================
# 3. CLOCK CONFIGURATION (125 MHz = 8 ns period, matching DP2)
# ============================================================================
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) 8.0   ;# 8 ns = 125 MHz (DP2 frequency maintained)

# ============================================================================
# 4. CLOCK GATING CONFIGURATION (PRIMARY OPTIMIZATION)
# ============================================================================
# Enable automatic clock gating insertion in synthesis
set ::env(CLOCK_GATING_ENABLED) 1

# Clock gating cell types from sky130 library
set ::env(CLK_GATE_CELLS) "sky130_fd_sc_hd__dlclkp_1 \
                            sky130_fd_sc_hd__dlclkp_2 \
                            sky130_fd_sc_hd__dlclkp_4"

# Gating cell delay specification (latch-based implementation)
set ::env(CLK_GATE_DELAY) 0.5e-9       ;# 0.5 ns typical gating delay

# Enable signal timing relative to gated clock
set ::env(CLK_GATE_SETUP_TIME) 0.1e-9  ;# 100 ps setup requirement

# Hold time for gating enable
set ::env(CLK_GATE_HOLD_TIME) 0.0e-9   ;# 0 ps hold (latch-based)

# Synthesis gating cells backend integration
set ::env(SYNTH_GATING_CELLS) "sky130_fd_sc_hd__dlclkp* \
                               sky130_fd_sc_hd__sdlclkp*"

# Preserve enable signal nets during optimization
set ::env(PRESERVE_HIERNET_NETS) 1

# ============================================================================
# 5. MULTI-VTHRESHOLD (MULTI-VT) OPTIMIZATION (SECONDARY)
# ============================================================================
# Enable Multi-Vt cell optimization during synthesis
set ::env(SYNTH_ENABLE_CELL_VT_MULTI) 1

# High-Vt cells for non-critical paths (conservative approach)
# Strategy: Only convert SVt→HVt where setup_slack > 0.5 ns
set ::env(SYNTH_HIGH_VT_CELLS) "sky130_fd_sc_hd__*_hv*"

# Standard-Vt cells (baseline, used on critical paths)
set ::env(SYNTH_STANDARD_VT_CELLS) "sky130_fd_sc_hd__*"

# Low-Vt cells for critical paths (only if needed for timing)
# set ::env(SYNTH_LOW_VT_CELLS) "sky130_fd_sc_hd__*_lv*"

# Vt mapping threshold: Ratio of HVt delay penalty to available slack
# Conservative: Only swap if delay_penalty < 0.3 * available_slack
set ::env(SYNTH_CELL_VT_SWAP_THRESHOLD) 0.3

# ============================================================================
# 6. AREA & POWER OPTIMIZATION SETTINGS
# ============================================================================
# Floorplanning parameters
set ::env(FP_CORE_UTIL) 45        ;# Core utilization (45%, matching DP2 density)
set ::env(PL_TARGET_DENSITY) 0.50 ;# Placement target density (50%)

# Minimize area while maintaining timing
set ::env(SYNTH_ELABORATE_ONLY) 0
set ::env(SYNTH_NO_DIRECT_ASSIGNMENT) 1

# Power optimization in placement
set ::env(PL_SKIP_INITIAL_PLACEMENT) 0

# ============================================================================
# 7. TIMING CONSTRAINTS & ANALYSIS
# ============================================================================
# Setup timing slack requirement (conservative: >0.5 ns buffer)
set ::env(STA_PRE_CTS_SLACK) 0.5e-9    ;# 0.5 ns minimum slack (pre-CTS)
set ::env(STA_PRE_ROUTING_SLACK) 0.3e-9 ;# 0.3 ns minimum slack (pre-routing)

# Hold timing margin
set ::env(STA_HOLD_MARGIN) 0.0e-9      ;# 0 ns (OpenLane handles hold)

# Clock uncertainty (same as DP2)
set ::env(STA_CLOCK_UNCERTAINTY) 0.25e-9 ;# 250 ps clock uncertainty

# ============================================================================
# 8. SYNTHESIS STRATEGY
# ============================================================================
# Flatten design before synthesis (simplifies clock gating detection)
set ::env(SYNTH_FLATTEN_BEFORE_ABC) 1

# Optimize for power (secondary to timing)
set ::env(SYNTH_STRATEGY) 2  ;# Strategy 2: Area-focused with power consideration

# Preserve module hierarchy for better optimization
set ::env(SYNTH_HIERARCHY) 1

# ============================================================================
# 9. PLACE & ROUTE SETTINGS
# ============================================================================
# Clock tree synthesis (required for timing-critical design)
set ::env(RUN_CTS) 1

# Routing
set ::env(RUN_ROUTING) 1
set ::env(ROUTING_STRATEGY) 14  ;# TritonRoute default

# Disable metal fill (reduces parasitic power)
set ::env(FILL_INSERTION) 0

# ============================================================================
# 10. POWER ANALYSIS & REPORTING
# ============================================================================
# Enable power analysis post-synthesis
set ::env(RUN_POWER_ANALYSIS) 1

# Power simulation parameters (typical corner)
set ::env(POWER_REPORT_CORNER) "typical"
set ::env(POWER_MAX_POWER) 50.0e-3  ;# 50 mW max (DP3 target << 10 mW)

# Statistical power estimation (conservative)
set ::env(POWER_USE_SWITCHING_ACTIVITY) 0

# ============================================================================
# 11. VERIFICATION & CHECKS
# ============================================================================
# Run DRC and LVS checks
set ::env(RUN_KLAYOUT_DRC) 1
set ::env(RUN_LVS) 1

# CVC (circuit verification) - optional
set ::env(RUN_CVC) 0

# ============================================================================
# 12. OUTPUT CONFIGURATION
# ============================================================================
# Generate detailed reports
set ::env(GENERATE_FINAL_SUMMARY_REPORT) 1

# Output formats
set ::env(SAVE_DEF) 1
set ::env(SAVE_NETLIST) 1
set ::env(SAVE_SDC) 1
set ::env(SAVE_SPEF) 1

# ============================================================================
# 13. ADVANCED OPTIMIZATION (OPTIONAL)
# ============================================================================
# ABC (Boolean function synthesis) passes
set ::env(SYNTH_ABC_ITERATIONS) 2  ;# Multiple optimization passes

# Aggressive combinational simplification (for clock gating)
set ::env(SYNTH_COMBINATIONAL_SIMPLIFICATION) 1

# ============================================================================
# SUMMARY OF DP3 PHASE 2 OPTIMIZATIONS
# ============================================================================
# Primary: Clock Gating
#   - Enables automatic latch-based clock gating
#   - Expected: 0.8-1.4 mW reduction (25-40% of comb power)
#   - Cells: sky130_fd_sc_hd__dlclkp (1/2/4 drive strengths)
#
# Secondary: Multi-Vt Optimization
#   - Converts SVt→HVt on non-critical paths (slack > 0.5 ns)
#   - Expected: 0.3-0.5 mW reduction (4-7% of total power)
#   - Conservative threshold minimizes timing risk
#
# Timing Target: WNS ≥ 0.0 ns (maintained from DP2)
# Power Target: 6.0-6.3 mW (8-10% reduction from 7.81 mW)
#
# Risk Level: LOW
#   - 1.35 ns slack available > 0.5 ns gating delay requirement
#   - Proven techniques with extensive industry use
#   - Conservative Multi-Vt strategy protects timing
#
# ============================================================================
