{
  "name": "debug-tb",
  "repo": "pbozeman/svc",
  "category": "development",
  "description": "Debug SystemVerilog testbench failures in the SVC project. Use when a testbench fails (make <module>_tb), to analyze CHECK_* assertion failures, watchdog timeouts, or unexpected signal values. Provide",
  "source": "SkillsMP + GitHub Raw",
  "downloaded_at": "2026-01-06T09:10:38.010989Z",
  "github_path": "docs/skills/debug-tb",
  "github_branch": "main"
}