\relax 
\providecommand\babel@aux[2]{}
\@nameuse{bbl@beforestart}
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\providecommand \oddpage@label [2]{}
\babel@aux{english}{}
\newdimen\tabRowHeight@A\global\tabRowHeight@A=10.51704pt
\newdimen\tabRowHeight@B\global\tabRowHeight@B=12.68344pt
\newdimen\tabRowHeight@C\global\tabRowHeight@C=27.18303pt
\newdimen\tabRowHeight@D\global\tabRowHeight@D=112.01704pt
\newdimen\tabRowHeight@E\global\tabRowHeight@E=155.51704pt
\newdimen\tabRowHeight@F\global\tabRowHeight@F=170.01704pt
\@writefile{toc}{\contentsline {chapter}{\numberline {1}mmRISC-1 CPU Core}{1}{chapter.1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newdimen\tabRowHeight@G\global\tabRowHeight@G=10.51704pt
\newdimen\tabRowHeight@H\global\tabRowHeight@H=10.51704pt
\newdimen\tabRowHeight@I\global\tabRowHeight@I=10.51704pt
\newdimen\tabRowHeight@J\global\tabRowHeight@J=10.51704pt
\newdimen\tabRowHeight@K\global\tabRowHeight@K=25.01704pt
\newdimen\tabRowHeight@L\global\tabRowHeight@L=10.51704pt
\newdimen\tabRowHeight@M\global\tabRowHeight@M=25.01704pt
\newdimen\tabRowHeight@N\global\tabRowHeight@N=39.51704pt
\newdimen\tabRowHeight@O\global\tabRowHeight@O=54.01704pt
\newdimen\tabRowHeight@P\global\tabRowHeight@P=126.51704pt
\newdimen\tabRowHeight@Q\global\tabRowHeight@Q=10.51704pt
\newdimen\tabRowHeight@R\global\tabRowHeight@R=39.51704pt
\newdimen\tabRowHeight@S\global\tabRowHeight@S=39.51704pt
\newdimen\tabRowHeight@T\global\tabRowHeight@T=54.01704pt
\newdimen\tabRowHeight@U\global\tabRowHeight@U=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Overview}{2}{section.1.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.1}{\ignorespaces mmRISC-1 Overview\relax }}{2}{table.caption.6}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{tb:OVERVIEW}{{1.1}{2}{mmRISC-1 Overview\relax }{table.caption.6}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Block Diagram}{3}{section.1.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces mmRISC-1 Block Diagram\footnotemark [1]\relax }}{3}{figure.caption.7}\protected@file@percent }
\newlabel{fig:BLOCKDIAGRAM}{{1.1}{3}{mmRISC-1 Block Diagram\protect \footnotemark [1]\relax }{figure.caption.7}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Programmer's Model}{4}{section.1.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.2}{\ignorespaces Programmers Model for RV32IM[A][F][C]\relax }}{4}{figure.caption.8}\protected@file@percent }
\newlabel{fig:PROGRAMMERSMODEL_RV32IMAFC}{{1.2}{4}{Programmers Model for RV32IM[A][F][C]\relax }{figure.caption.8}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.3}{\ignorespaces Programmers Model for RV32C/RV32CF (Compressed Instruction)\relax }}{4}{figure.caption.9}\protected@file@percent }
\newlabel{fig:PROGRAMMERSMODEL_RV32CF}{{1.3}{4}{Programmers Model for RV32C/RV32CF\\(Compressed Instruction)\relax }{figure.caption.9}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.4}{\ignorespaces Register Number Indication for RV32C/RV32CF (Compressed Instruction)\relax }}{4}{figure.caption.10}\protected@file@percent }
\newlabel{fig:PROGRAMMERSMODEL_RV32CF_REGNUM}{{1.4}{4}{Register Number Indication for RV32C/RV32CF\\(Compressed Instruction)\relax }{figure.caption.10}{}}
\newdimen\tabRowHeight@V\global\tabRowHeight@V=10.51704pt
\newdimen\tabRowHeight@W\global\tabRowHeight@W=10.51704pt
\newdimen\tabRowHeight@X\global\tabRowHeight@X=10.51704pt
\newdimen\tabRowHeight@Y\global\tabRowHeight@Y=68.51704pt
\newdimen\tabRowHeight@Z\global\tabRowHeight@Z=10.51704pt
\newdimen\tabRowHeight@AA\global\tabRowHeight@AA=10.51704pt
\newdimen\tabRowHeight@AB\global\tabRowHeight@AB=10.51704pt
\newdimen\tabRowHeight@AC\global\tabRowHeight@AC=25.01704pt
\newdimen\tabRowHeight@AD\global\tabRowHeight@AD=39.51704pt
\newdimen\tabRowHeight@AE\global\tabRowHeight@AE=10.51704pt
\newdimen\tabRowHeight@AF\global\tabRowHeight@AF=25.01704pt
\newdimen\tabRowHeight@AG\global\tabRowHeight@AG=39.51704pt
\newdimen\tabRowHeight@AH\global\tabRowHeight@AH=25.01704pt
\newdimen\tabRowHeight@AI\global\tabRowHeight@AI=25.01704pt
\newdimen\tabRowHeight@AJ\global\tabRowHeight@AJ=39.51704pt
\newdimen\tabRowHeight@AK\global\tabRowHeight@AK=39.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Configurable Options}{5}{section.1.4}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.2}{\ignorespaces Configurable Options\relax }}{5}{table.caption.11}\protected@file@percent }
\newlabel{tb:CONFIGURABLEOPTIONS}{{1.2}{5}{Configurable Options\relax }{table.caption.11}{}}
\newdimen\tabRowHeight@AL\global\tabRowHeight@AL=10.51704pt
\newdimen\tabRowHeight@AM\global\tabRowHeight@AM=10.51704pt
\newdimen\tabRowHeight@AN\global\tabRowHeight@AN=10.51704pt
\newdimen\tabRowHeight@AO\global\tabRowHeight@AO=10.51704pt
\newdimen\tabRowHeight@AP\global\tabRowHeight@AP=10.51704pt
\newdimen\tabRowHeight@AQ\global\tabRowHeight@AQ=10.51704pt
\newdimen\tabRowHeight@AR\global\tabRowHeight@AR=10.51704pt
\newdimen\tabRowHeight@AS\global\tabRowHeight@AS=10.51704pt
\newdimen\tabRowHeight@AT\global\tabRowHeight@AT=10.51704pt
\newdimen\tabRowHeight@AU\global\tabRowHeight@AU=10.51704pt
\newdimen\tabRowHeight@AV\global\tabRowHeight@AV=10.51704pt
\newdimen\tabRowHeight@AW\global\tabRowHeight@AW=10.51704pt
\newdimen\tabRowHeight@AX\global\tabRowHeight@AX=10.51704pt
\newdimen\tabRowHeight@AY\global\tabRowHeight@AY=10.51704pt
\newdimen\tabRowHeight@AZ\global\tabRowHeight@AZ=10.51704pt
\newdimen\tabRowHeight@BA\global\tabRowHeight@BA=10.51704pt
\newdimen\tabRowHeight@BB\global\tabRowHeight@BB=10.51704pt
\newdimen\tabRowHeight@BC\global\tabRowHeight@BC=10.51704pt
\newdimen\tabRowHeight@BD\global\tabRowHeight@BD=10.51704pt
\newdimen\tabRowHeight@BE\global\tabRowHeight@BE=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {1.5}RTL Files and Structure}{6}{section.1.5}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.3}{\ignorespaces RTL Files\relax }}{6}{table.caption.12}\protected@file@percent }
\newlabel{tb:RTLFILES}{{1.3}{6}{RTL Files\relax }{table.caption.12}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.5}{\ignorespaces RTL Files\relax }}{7}{figure.caption.13}\protected@file@percent }
\newlabel{fig:RTLSTRUCTURE}{{1.5}{7}{RTL Files\relax }{figure.caption.13}{}}
\newdimen\tabRowHeight@BF\global\tabRowHeight@BF=10.51704pt
\newdimen\tabRowHeight@BG\global\tabRowHeight@BG=25.01704pt
\newdimen\tabRowHeight@BH\global\tabRowHeight@BH=39.51704pt
\newdimen\tabRowHeight@BI\global\tabRowHeight@BI=10.51704pt
\newdimen\tabRowHeight@BJ\global\tabRowHeight@BJ=54.01704pt
\newdimen\tabRowHeight@BK\global\tabRowHeight@BK=54.01704pt
\newdimen\tabRowHeight@BL\global\tabRowHeight@BL=54.01704pt
\newdimen\tabRowHeight@BM\global\tabRowHeight@BM=10.51704pt
\newdimen\tabRowHeight@BN\global\tabRowHeight@BN=10.51704pt
\newdimen\tabRowHeight@BO\global\tabRowHeight@BO=10.51704pt
\newdimen\tabRowHeight@BP\global\tabRowHeight@BP=10.51704pt
\newdimen\tabRowHeight@BQ\global\tabRowHeight@BQ=10.51704pt
\newdimen\tabRowHeight@BR\global\tabRowHeight@BR=10.51704pt
\newdimen\tabRowHeight@BS\global\tabRowHeight@BS=10.51704pt
\newdimen\tabRowHeight@BT\global\tabRowHeight@BT=25.01704pt
\newdimen\tabRowHeight@BU\global\tabRowHeight@BU=10.51704pt
\newdimen\tabRowHeight@BV\global\tabRowHeight@BV=10.51704pt
\newdimen\tabRowHeight@BW\global\tabRowHeight@BW=10.51704pt
\newdimen\tabRowHeight@BX\global\tabRowHeight@BX=10.51704pt
\newdimen\tabRowHeight@BY\global\tabRowHeight@BY=25.01704pt
\newdimen\tabRowHeight@BZ\global\tabRowHeight@BZ=25.01704pt
\newdimen\tabRowHeight@CA\global\tabRowHeight@CA=10.51704pt
\newdimen\tabRowHeight@CB\global\tabRowHeight@CB=25.01704pt
\newdimen\tabRowHeight@CC\global\tabRowHeight@CC=10.51704pt
\newdimen\tabRowHeight@CD\global\tabRowHeight@CD=25.01704pt
\newdimen\tabRowHeight@CE\global\tabRowHeight@CE=25.01704pt
\newdimen\tabRowHeight@CF\global\tabRowHeight@CF=10.51704pt
\newdimen\tabRowHeight@CG\global\tabRowHeight@CG=25.01704pt
\newdimen\tabRowHeight@CH\global\tabRowHeight@CH=25.01704pt
\newdimen\tabRowHeight@CI\global\tabRowHeight@CI=25.01704pt
\newdimen\tabRowHeight@CJ\global\tabRowHeight@CJ=25.01704pt
\newdimen\tabRowHeight@CK\global\tabRowHeight@CK=25.01704pt
\newdimen\tabRowHeight@CL\global\tabRowHeight@CL=25.01704pt
\newdimen\tabRowHeight@CM\global\tabRowHeight@CM=25.01704pt
\newdimen\tabRowHeight@CN\global\tabRowHeight@CN=25.01704pt
\newdimen\tabRowHeight@CO\global\tabRowHeight@CO=25.01704pt
\newdimen\tabRowHeight@CP\global\tabRowHeight@CP=25.01704pt
\newdimen\tabRowHeight@CQ\global\tabRowHeight@CQ=25.01704pt
\newdimen\tabRowHeight@CR\global\tabRowHeight@CR=25.01704pt
\newdimen\tabRowHeight@CS\global\tabRowHeight@CS=25.01704pt
\@writefile{toc}{\contentsline {section}{\numberline {1.6}Input / Output Signals of mmRISC-1}{8}{section.1.6}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.4}{\ignorespaces Input / Output Signals of mmRISC-1 (System)\relax }}{8}{table.caption.14}\protected@file@percent }
\newlabel{tb:IOSIGNALS_SYSTEM}{{1.4}{8}{Input / Output Signals of mmRISC-1 (System)\relax }{table.caption.14}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.5}{\ignorespaces Input / Output Signals of mmRISC-1 (JTAG)\relax }}{8}{table.caption.15}\protected@file@percent }
\newlabel{tb:IOSIGNALS_JTAG}{{1.5}{8}{Input / Output Signals of mmRISC-1 (JTAG)\relax }{table.caption.15}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.6}{\ignorespaces Input / Output Signals of mmRISC-1 (Configuration)\relax }}{8}{table.caption.16}\protected@file@percent }
\newlabel{tb:IOSIGNALS_CONFIG}{{1.6}{8}{Input / Output Signals of mmRISC-1 (Configuration)\relax }{table.caption.16}{}}
\newdimen\tabRowHeight@CT\global\tabRowHeight@CT=10.51704pt
\newdimen\tabRowHeight@CU\global\tabRowHeight@CU=25.01704pt
\newdimen\tabRowHeight@CV\global\tabRowHeight@CV=25.01704pt
\newdimen\tabRowHeight@CW\global\tabRowHeight@CW=25.01704pt
\newdimen\tabRowHeight@CX\global\tabRowHeight@CX=25.01704pt
\newdimen\tabRowHeight@CY\global\tabRowHeight@CY=25.01704pt
\newdimen\tabRowHeight@CZ\global\tabRowHeight@CZ=25.01704pt
\newdimen\tabRowHeight@DA\global\tabRowHeight@DA=25.01704pt
\newdimen\tabRowHeight@DB\global\tabRowHeight@DB=25.01704pt
\newdimen\tabRowHeight@DC\global\tabRowHeight@DC=25.01704pt
\newdimen\tabRowHeight@DD\global\tabRowHeight@DD=25.01704pt
\newdimen\tabRowHeight@DE\global\tabRowHeight@DE=25.01704pt
\newdimen\tabRowHeight@DF\global\tabRowHeight@DF=25.01704pt
\newdimen\tabRowHeight@DG\global\tabRowHeight@DG=25.01704pt
\newdimen\tabRowHeight@DH\global\tabRowHeight@DH=10.51704pt
\newdimen\tabRowHeight@DI\global\tabRowHeight@DI=25.01704pt
\newdimen\tabRowHeight@DJ\global\tabRowHeight@DJ=25.01704pt
\newdimen\tabRowHeight@DK\global\tabRowHeight@DK=25.01704pt
\newdimen\tabRowHeight@DL\global\tabRowHeight@DL=25.01704pt
\newdimen\tabRowHeight@DM\global\tabRowHeight@DM=25.01704pt
\newdimen\tabRowHeight@DN\global\tabRowHeight@DN=25.01704pt
\@writefile{lot}{\contentsline {table}{\numberline {1.7}{\ignorespaces Input / Output Signals of mmRISC-1 (Instruction Bus)\relax }}{9}{table.caption.17}\protected@file@percent }
\newlabel{tb:IOSIGNALS_IBUS}{{1.7}{9}{Input / Output Signals of mmRISC-1 (Instruction Bus)\relax }{table.caption.17}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.8}{\ignorespaces Input / Output Signals of mmRISC-1 (Data Bus)\relax }}{9}{table.caption.18}\protected@file@percent }
\newlabel{tb:IOSIGNALS_DBUS}{{1.8}{9}{Input / Output Signals of mmRISC-1 (Data Bus)\relax }{table.caption.18}{}}
\newdimen\tabRowHeight@DO\global\tabRowHeight@DO=10.51704pt
\newdimen\tabRowHeight@DP\global\tabRowHeight@DP=10.51704pt
\newdimen\tabRowHeight@DQ\global\tabRowHeight@DQ=10.51704pt
\newdimen\tabRowHeight@DR\global\tabRowHeight@DR=10.51704pt
\newdimen\tabRowHeight@DS\global\tabRowHeight@DS=10.51704pt
\newdimen\tabRowHeight@DT\global\tabRowHeight@DT=10.51704pt
\newdimen\tabRowHeight@DU\global\tabRowHeight@DU=10.51704pt
\newdimen\tabRowHeight@DV\global\tabRowHeight@DV=10.51704pt
\newdimen\tabRowHeight@DW\global\tabRowHeight@DW=10.51704pt
\newdimen\tabRowHeight@DX\global\tabRowHeight@DX=10.51704pt
\newdimen\tabRowHeight@DY\global\tabRowHeight@DY=10.51704pt
\newdimen\tabRowHeight@DZ\global\tabRowHeight@DZ=10.51704pt
\newdimen\tabRowHeight@EA\global\tabRowHeight@EA=10.51704pt
\newdimen\tabRowHeight@EB\global\tabRowHeight@EB=10.51704pt
\newdimen\tabRowHeight@EC\global\tabRowHeight@EC=10.51704pt
\newdimen\tabRowHeight@ED\global\tabRowHeight@ED=10.51704pt
\newdimen\tabRowHeight@EE\global\tabRowHeight@EE=10.51704pt
\newdimen\tabRowHeight@EF\global\tabRowHeight@EF=10.51704pt
\newdimen\tabRowHeight@EG\global\tabRowHeight@EG=25.01704pt
\newdimen\tabRowHeight@EH\global\tabRowHeight@EH=10.51704pt
\newdimen\tabRowHeight@EI\global\tabRowHeight@EI=10.51704pt
\newdimen\tabRowHeight@EJ\global\tabRowHeight@EJ=10.51704pt
\newdimen\tabRowHeight@EK\global\tabRowHeight@EK=10.51704pt
\@writefile{lot}{\contentsline {table}{\numberline {1.9}{\ignorespaces Input / Output Signals of mmRISC-1 (Atomic LR/SC Monitor)\footnotemark [1]\relax }}{10}{table.caption.19}\protected@file@percent }
\newlabel{tb:IOSIGNALS_MBUS}{{1.9}{10}{Input / Output Signals of mmRISC-1\\(Atomic LR/SC Monitor)\protect \footnotemark [1]\relax }{table.caption.19}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.10}{\ignorespaces Input / Output Signals of mmRISC-1   (Debug System Access Bus)\relax }}{10}{table.caption.20}\protected@file@percent }
\newlabel{tb:IOSIGNALS_SBUS}{{1.10}{10}{Input / Output Signals of mmRISC-1 \\ (Debug System Access Bus)\relax }{table.caption.20}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.11}{\ignorespaces Input / Output Signals of mmRISC-1 (Interrupt)\relax }}{10}{table.caption.21}\protected@file@percent }
\newlabel{tb:IOSIGNALS_IRQ}{{1.11}{10}{Input / Output Signals of mmRISC-1 (Interrupt)\relax }{table.caption.21}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.12}{\ignorespaces Input / Output Signals of mmRISC-1 (MTIME)\relax }}{10}{table.caption.22}\protected@file@percent }
\newlabel{tb:IOSIGNALS_MTIME}{{1.12}{10}{Input / Output Signals of mmRISC-1 (MTIME)\relax }{table.caption.22}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.7}Clock \& Reset}{11}{section.1.7}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.6}{\ignorespaces Reset Structure\relax }}{11}{figure.caption.23}\protected@file@percent }
\newlabel{fig:RESET}{{1.6}{11}{Reset Structure\relax }{figure.caption.23}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.8}Exceptions}{12}{section.1.8}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.13}{\ignorespaces Exceptions\relax }}{12}{table.caption.24}\protected@file@percent }
\newlabel{tb:EXCEPTION_LIST}{{1.13}{12}{Exceptions\relax }{table.caption.24}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.14}{\ignorespaces Priority of Synchronous Exception\relax }}{13}{table.caption.25}\protected@file@percent }
\newlabel{tb:EXCEPTION_PRIORITY}{{1.14}{13}{Priority of Synchronous Exception\relax }{table.caption.25}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.9}Interrupts and INTC (Interrupt Controller)}{14}{section.1.9}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.7}{\ignorespaces INTC (Interrupt Controller)\relax }}{14}{figure.caption.26}\protected@file@percent }
\newlabel{fig:INTERRUPTS_INTC}{{1.7}{14}{INTC (Interrupt Controller)\relax }{figure.caption.26}{}}
\newlabel{list:STARTUPROUTINE}{{1.1}{15}{An Example of Startup Routine including Exception Handlers and Interrupt Handlers}{lstlisting.1.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.1}{\ignorespaces An Example of Startup Routine including Exception Handlers and Interrupt Handlers}}{15}{lstlisting.1.1}\protected@file@percent }
\newlabel{list:INTERRUPTCROUTINE}{{1.2}{17}{An Example of Interrupt Initialization and An Interrupt Handler in the C language portion}{lstlisting.1.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.2}{\ignorespaces An Example of Interrupt Initialization and An Interrupt Handler in the C language portion}}{17}{lstlisting.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.10}Memory Model}{19}{section.1.10}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.8}{\ignorespaces Little Endian Memory Organization\relax }}{19}{figure.caption.27}\protected@file@percent }
\newlabel{fig:MEMORYMODEL}{{1.8}{19}{Little Endian Memory Organization\relax }{figure.caption.27}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.11}CSR Map List}{20}{section.1.11}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.15}{\ignorespaces Machine Mode CSR\relax }}{20}{table.caption.28}\protected@file@percent }
\newlabel{tb:CSR_MMODE}{{1.15}{20}{Machine Mode CSR\relax }{table.caption.28}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.16}{\ignorespaces INTC (Interrupt Controller) CSR\relax }}{20}{table.caption.29}\protected@file@percent }
\newlabel{tb:CSR_INTC}{{1.16}{20}{INTC (Interrupt Controller) CSR\relax }{table.caption.29}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.17}{\ignorespaces FPU CSR\relax }}{21}{table.caption.30}\protected@file@percent }
\newlabel{tb:CSR_FPU}{{1.17}{21}{FPU CSR\relax }{table.caption.30}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.18}{\ignorespaces Debugger CSR\relax }}{21}{table.caption.31}\protected@file@percent }
\newlabel{tb:CSR_DEBUG}{{1.18}{21}{Debugger CSR\relax }{table.caption.31}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.19}{\ignorespaces Debug Trigger Module CSR\relax }}{21}{table.caption.32}\protected@file@percent }
\newlabel{tb:CSR_TRIGGER}{{1.19}{21}{Debug Trigger Module CSR\relax }{table.caption.32}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.12}Other Register Map List except for CSR}{22}{section.1.12}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.20}{\ignorespaces Machine Mode MTIME Registers (Memory Mapped Registers; So far, recommended Base Address is 0x49000000)\relax }}{22}{table.caption.33}\protected@file@percent }
\newlabel{tb:REG_MTIME}{{1.20}{22}{Machine Mode MTIME Registers (Memory Mapped Registers; So far, recommended Base Address is 0x49000000)\relax }{table.caption.33}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.21}{\ignorespaces DTM (Debug Transport Module) JTAG Tap Registers; Address is 5bit IR\relax }}{22}{table.caption.34}\protected@file@percent }
\newlabel{tb:REG_DTM}{{1.21}{22}{DTM (Debug Transport Module) JTAG Tap Registers; Address is 5bit IR\relax }{table.caption.34}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.22}{\ignorespaces DM (Debug Module) Registers; Address comes from DMI bus\relax }}{22}{table.caption.35}\protected@file@percent }
\newlabel{tb:REG_DM}{{1.22}{22}{DM (Debug Module) Registers; Address comes from DMI bus\relax }{table.caption.35}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.23}{\ignorespaces DM (Debug Module) Abstract Command Registers; Address comes from DMI bus\relax }}{23}{table.caption.36}\protected@file@percent }
\newlabel{tb:REG_ABSCMD}{{1.23}{23}{DM (Debug Module) Abstract Command Registers; Address comes from DMI bus\relax }{table.caption.36}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.24}{\ignorespaces DM (Debug Module) System Bus Access Registers; Address comes from DMI bus\relax }}{23}{table.caption.37}\protected@file@percent }
\newlabel{tb:REG_SYSTEMBUS}{{1.24}{23}{DM (Debug Module) System Bus Access Registers; Address comes from DMI bus\relax }{table.caption.37}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.13}Machine Mode CSR}{24}{section.1.13}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.25}{\ignorespaces MVENDORID\relax }}{24}{table.caption.38}\protected@file@percent }
\newlabel{tb:MVENDORID}{{1.25}{24}{MVENDORID\relax }{table.caption.38}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.26}{\ignorespaces MARCHID\relax }}{24}{table.caption.39}\protected@file@percent }
\newlabel{tb:MARCHID}{{1.26}{24}{MARCHID\relax }{table.caption.39}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.27}{\ignorespaces MIMPID\relax }}{24}{table.caption.40}\protected@file@percent }
\newlabel{tb:MIMPID}{{1.27}{24}{MIMPID\relax }{table.caption.40}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.28}{\ignorespaces MSTATUS\relax }}{24}{table.caption.41}\protected@file@percent }
\newlabel{tb:MSTATUS}{{1.28}{24}{MSTATUS\relax }{table.caption.41}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.29}{\ignorespaces MISA\relax }}{25}{table.caption.42}\protected@file@percent }
\newlabel{tb:MISA}{{1.29}{25}{MISA\relax }{table.caption.42}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.30}{\ignorespaces MIE\relax }}{25}{table.caption.43}\protected@file@percent }
\newlabel{tb:MIE}{{1.30}{25}{MIE\relax }{table.caption.43}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.31}{\ignorespaces MIP\relax }}{25}{table.caption.44}\protected@file@percent }
\newlabel{tb:MIP}{{1.31}{25}{MIP\relax }{table.caption.44}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.32}{\ignorespaces MTVEC\relax }}{25}{table.caption.45}\protected@file@percent }
\newlabel{tb:MTVEC}{{1.32}{25}{MTVEC\relax }{table.caption.45}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.33}{\ignorespaces MSCRATCH\relax }}{26}{table.caption.46}\protected@file@percent }
\newlabel{tb:MSCRATCH}{{1.33}{26}{MSCRATCH\relax }{table.caption.46}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.34}{\ignorespaces MEPC\relax }}{26}{table.caption.47}\protected@file@percent }
\newlabel{tb:MEPC}{{1.34}{26}{MEPC\relax }{table.caption.47}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.35}{\ignorespaces MCAUSE\relax }}{26}{table.caption.48}\protected@file@percent }
\newlabel{tb:MCAUSE}{{1.35}{26}{MCAUSE\relax }{table.caption.48}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.36}{\ignorespaces MTVAL\relax }}{26}{table.caption.49}\protected@file@percent }
\newlabel{tb:MTVAL}{{1.36}{26}{MTVAL\relax }{table.caption.49}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.37}{\ignorespaces MCYCLE / MCYCLEH\relax }}{26}{table.caption.50}\protected@file@percent }
\newlabel{tb:MCYCLE}{{1.37}{26}{MCYCLE / MCYCLEH\relax }{table.caption.50}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.38}{\ignorespaces MINSTRET / MINSTRETH\relax }}{26}{table.caption.51}\protected@file@percent }
\newlabel{tb:MINSTRET}{{1.38}{26}{MINSTRET / MINSTRETH\relax }{table.caption.51}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.39}{\ignorespaces MCOUNTINHIBIT\relax }}{27}{table.caption.52}\protected@file@percent }
\newlabel{tb:MCOUNTINHIBIT}{{1.39}{27}{MCOUNTINHIBIT\relax }{table.caption.52}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.40}{\ignorespaces Read-Only Mirror Registers\relax }}{27}{table.caption.53}\protected@file@percent }
\newlabel{tb:MIRROR}{{1.40}{27}{Read-Only Mirror Registers\relax }{table.caption.53}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.14}Machine Mode MTIME (Memory Mapped)}{28}{section.1.14}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.41}{\ignorespaces MTIME\_CTRL\relax }}{28}{table.caption.54}\protected@file@percent }
\newlabel{tb:MTIME_CTRL}{{1.41}{28}{MTIME\_CTRL\relax }{table.caption.54}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.42}{\ignorespaces MTIME\_DIV\relax }}{28}{table.caption.55}\protected@file@percent }
\newlabel{tb:MTIME_DIV}{{1.42}{28}{MTIME\_DIV\relax }{table.caption.55}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.43}{\ignorespaces MTIME / MTIMEH\relax }}{28}{table.caption.56}\protected@file@percent }
\newlabel{tb:MTIME_TICK}{{1.43}{28}{MTIME / MTIMEH\relax }{table.caption.56}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.44}{\ignorespaces MTIMECMP / MTIMECMPH\relax }}{29}{table.caption.57}\protected@file@percent }
\newlabel{tb:MTIME_CMP}{{1.44}{29}{MTIMECMP / MTIMECMPH\relax }{table.caption.57}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.45}{\ignorespaces MSOFTIRQ\relax }}{29}{table.caption.58}\protected@file@percent }
\newlabel{tb:MSOFTIRQ}{{1.45}{29}{MSOFTIRQ\relax }{table.caption.58}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.15}INTC (Interrupt Controller) CSR}{30}{section.1.15}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.46}{\ignorespaces MINTCURLVL\relax }}{30}{table.caption.59}\protected@file@percent }
\newlabel{tb:MINTCURLVL}{{1.46}{30}{MINTCURLVL\relax }{table.caption.59}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.47}{\ignorespaces MINTPRELVL\relax }}{30}{table.caption.60}\protected@file@percent }
\newlabel{tb:MINTPRELVL}{{1.47}{30}{MINTPRELVL\relax }{table.caption.60}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.48}{\ignorespaces MINTCFGENABLE 0/1\relax }}{30}{table.caption.61}\protected@file@percent }
\newlabel{tb:MINTCFGENABLE}{{1.48}{30}{MINTCFGENABLE 0/1\relax }{table.caption.61}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.49}{\ignorespaces MINTCFGSENSE 0/1\relax }}{30}{table.caption.62}\protected@file@percent }
\newlabel{tb:MINTCFGSENSE}{{1.49}{30}{MINTCFGSENSE 0/1\relax }{table.caption.62}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.50}{\ignorespaces MINTPENDING 0/1\relax }}{30}{table.caption.63}\protected@file@percent }
\newlabel{tb:MINTPENDING}{{1.50}{30}{MINTPENDING 0/1\relax }{table.caption.63}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.51}{\ignorespaces MINTCFGPRIORITY 0/1/2/3/4/5/6/7\relax }}{30}{table.caption.64}\protected@file@percent }
\newlabel{tb:MINTCFGPRIORITY}{{1.51}{30}{MINTCFGPRIORITY 0/1/2/3/4/5/6/7\relax }{table.caption.64}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.16}Floating Point CSR}{31}{section.1.16}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.52}{\ignorespaces FCSR\relax }}{31}{table.caption.65}\protected@file@percent }
\newlabel{tb:FCSR}{{1.52}{31}{FCSR\relax }{table.caption.65}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.53}{\ignorespaces FRM\relax }}{31}{table.caption.66}\protected@file@percent }
\newlabel{tb:FRM}{{1.53}{31}{FRM\relax }{table.caption.66}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.54}{\ignorespaces FFLAGS\relax }}{31}{table.caption.67}\protected@file@percent }
\newlabel{tb:FFLAGS}{{1.54}{31}{FFLAGS\relax }{table.caption.67}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.55}{\ignorespaces FCONV\relax }}{32}{table.caption.68}\protected@file@percent }
\newlabel{tb:FCONV}{{1.55}{32}{FCONV\relax }{table.caption.68}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.17}Debug CSR}{33}{section.1.17}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.56}{\ignorespaces DCSR\relax }}{33}{table.caption.69}\protected@file@percent }
\newlabel{tb:DCSR}{{1.56}{33}{DCSR\relax }{table.caption.69}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.57}{\ignorespaces DPC\relax }}{33}{table.caption.70}\protected@file@percent }
\newlabel{tb:DPC}{{1.57}{33}{DPC\relax }{table.caption.70}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.18}Debug Trigger Module CSR}{34}{section.1.18}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.58}{\ignorespaces TSELECT\relax }}{34}{table.caption.71}\protected@file@percent }
\newlabel{tb:TSELECT}{{1.58}{34}{TSELECT\relax }{table.caption.71}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.59}{\ignorespaces TDATA1\relax }}{34}{table.caption.72}\protected@file@percent }
\newlabel{tb:TDATA1}{{1.59}{34}{TDATA1\relax }{table.caption.72}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.60}{\ignorespaces TDATA2\relax }}{34}{table.caption.73}\protected@file@percent }
\newlabel{tb:TDATA2}{{1.60}{34}{TDATA2\relax }{table.caption.73}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.61}{\ignorespaces TINFO\relax }}{34}{table.caption.74}\protected@file@percent }
\newlabel{tb:TINFO}{{1.61}{34}{TINFO\relax }{table.caption.74}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.62}{\ignorespaces MCONTROL\relax }}{35}{table.caption.75}\protected@file@percent }
\newlabel{tb:MCONTROL}{{1.62}{35}{MCONTROL\relax }{table.caption.75}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.63}{\ignorespaces ICOUNT\relax }}{36}{table.caption.76}\protected@file@percent }
\newlabel{tb:ICOUNT}{{1.63}{36}{ICOUNT\relax }{table.caption.76}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.19}DTM (Debug Transport Module) JTAG Register}{37}{section.1.19}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.64}{\ignorespaces IDCODE\relax }}{37}{table.caption.77}\protected@file@percent }
\newlabel{tb:IDCODE}{{1.64}{37}{IDCODE\relax }{table.caption.77}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.65}{\ignorespaces BYPASS\relax }}{37}{table.caption.78}\protected@file@percent }
\newlabel{tb:BYPASS}{{1.65}{37}{BYPASS\relax }{table.caption.78}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.66}{\ignorespaces DTMCS\relax }}{37}{table.caption.79}\protected@file@percent }
\newlabel{tb:DTMCS}{{1.66}{37}{DTMCS\relax }{table.caption.79}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.67}{\ignorespaces DMI\relax }}{38}{table.caption.80}\protected@file@percent }
\newlabel{tb:DMI}{{1.67}{38}{DMI\relax }{table.caption.80}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.20}DM (Debug Module) Register}{39}{section.1.20}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.68}{\ignorespaces DMSTATUS\relax }}{39}{table.caption.81}\protected@file@percent }
\newlabel{tb:DMSTATUS}{{1.68}{39}{DMSTATUS\relax }{table.caption.81}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.69}{\ignorespaces DMCONTROL\relax }}{40}{table.caption.82}\protected@file@percent }
\newlabel{tb:DMCONTROL}{{1.69}{40}{DMCONTROL\relax }{table.caption.82}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.70}{\ignorespaces HARTINFO\relax }}{40}{table.caption.83}\protected@file@percent }
\newlabel{tb:HARTINFO}{{1.70}{40}{HARTINFO\relax }{table.caption.83}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.71}{\ignorespaces HAWINDOWSEL\relax }}{41}{table.caption.84}\protected@file@percent }
\newlabel{tb:HAWINDOWSEL}{{1.71}{41}{HAWINDOWSEL\relax }{table.caption.84}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.72}{\ignorespaces HAWINDOW\relax }}{41}{table.caption.85}\protected@file@percent }
\newlabel{tb:HAWINDOW}{{1.72}{41}{HAWINDOW\relax }{table.caption.85}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.73}{\ignorespaces AUTHDATA\relax }}{41}{table.caption.86}\protected@file@percent }
\newlabel{tb:AUTHDATA}{{1.73}{41}{AUTHDATA\relax }{table.caption.86}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.74}{\ignorespaces HALTSUM0\relax }}{41}{table.caption.87}\protected@file@percent }
\newlabel{tb:HALTSUM0}{{1.74}{41}{HALTSUM0\relax }{table.caption.87}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.75}{\ignorespaces HALTSUM1\relax }}{41}{table.caption.88}\protected@file@percent }
\newlabel{tb:HALTSUM1}{{1.75}{41}{HALTSUM1\relax }{table.caption.88}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.76}{\ignorespaces HALTSUM2\relax }}{42}{table.caption.89}\protected@file@percent }
\newlabel{tb:HALTSUM2}{{1.76}{42}{HALTSUM2\relax }{table.caption.89}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.77}{\ignorespaces HALTSUM3\relax }}{42}{table.caption.90}\protected@file@percent }
\newlabel{tb:HALTSUM3}{{1.77}{42}{HALTSUM3\relax }{table.caption.90}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.21}DM (Debug Module) Register : Abstract Command}{43}{section.1.21}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.78}{\ignorespaces DATA 0/1\relax }}{43}{table.caption.91}\protected@file@percent }
\newlabel{tb:DM_ABSCMD_DATA}{{1.78}{43}{DATA 0/1\relax }{table.caption.91}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.79}{\ignorespaces COMMAND for Access Register\relax }}{43}{table.caption.92}\protected@file@percent }
\newlabel{tb:DM_ABSCMD_CMD_REG}{{1.79}{43}{COMMAND for Access Register\relax }{table.caption.92}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.80}{\ignorespaces COMMAND for Access Memory\relax }}{43}{table.caption.93}\protected@file@percent }
\newlabel{tb:DM_ABSCMD_CMD_MEM}{{1.80}{43}{COMMAND for Access Memory\relax }{table.caption.93}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.81}{\ignorespaces ABSTRACTCS\relax }}{44}{table.caption.94}\protected@file@percent }
\newlabel{tb:DM_ABSCMD_ABSTRACTCS}{{1.81}{44}{ABSTRACTCS\relax }{table.caption.94}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.22}DM (Debug Module) Register : Abstract Command}{45}{section.1.22}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.82}{\ignorespaces SBCS\relax }}{45}{table.caption.95}\protected@file@percent }
\newlabel{tb:SBCS}{{1.82}{45}{SBCS\relax }{table.caption.95}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.83}{\ignorespaces SBADDRESS0\relax }}{45}{table.caption.96}\protected@file@percent }
\newlabel{tb:SBADDRESS0}{{1.83}{45}{SBADDRESS0\relax }{table.caption.96}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.84}{\ignorespaces SBDATA0\relax }}{45}{table.caption.97}\protected@file@percent }
\newlabel{tb:SBDATA0}{{1.84}{45}{SBDATA0\relax }{table.caption.97}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.23}CPU Pipeline Structure}{46}{section.1.23}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.9}{\ignorespaces CPU Pipeline\relax }}{47}{figure.caption.98}\protected@file@percent }
\newlabel{fig:CPUPipeline}{{1.9}{47}{CPU Pipeline\relax }{figure.caption.98}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.10}{\ignorespaces CPU Pipeline Logic Structure\relax }}{47}{figure.caption.99}\protected@file@percent }
\newlabel{fig:CPUPipelineLogicStructure}{{1.10}{47}{CPU Pipeline Logic Structure\relax }{figure.caption.99}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.24}FPU Pipeline Structure}{48}{section.1.24}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.11}{\ignorespaces FPU Pipeline\relax }}{49}{figure.caption.100}\protected@file@percent }
\newlabel{fig:FPUPipeline}{{1.11}{49}{FPU Pipeline\relax }{figure.caption.100}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.12}{\ignorespaces FPU Pipeline Logic Structure\relax }}{49}{figure.caption.101}\protected@file@percent }
\newlabel{fig:FPUPipelineLogicStructure}{{1.12}{49}{FPU Pipeline Logic Structure\relax }{figure.caption.101}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.25}32bit ISA Specifications}{50}{section.1.25}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.85}{\ignorespaces RV32I Base Instruction Set Specification\relax }}{50}{table.caption.102}\protected@file@percent }
\newlabel{tb:ISASpec_RV32I}{{1.85}{50}{RV32I Base Instruction Set Specification\relax }{table.caption.102}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.86}{\ignorespaces RV32 Zifencei Specification\relax }}{50}{table.caption.103}\protected@file@percent }
\newlabel{tb:ISASpec_RV32Zifencei}{{1.86}{50}{RV32 Zifencei Specification\relax }{table.caption.103}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.87}{\ignorespaces RV32 Zicsr Specification\relax }}{50}{table.caption.104}\protected@file@percent }
\newlabel{tb:ISASpec_RV32Zicsr}{{1.87}{50}{RV32 Zicsr Specification\relax }{table.caption.104}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.88}{\ignorespaces RV32M Multiply and Divide Specification\relax }}{51}{table.caption.105}\protected@file@percent }
\newlabel{tb:ISASpec_RV32M}{{1.88}{51}{RV32M Multiply and Divide Specification\relax }{table.caption.105}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.89}{\ignorespaces RV32A Atomic Memory Access Specification\relax }}{51}{table.caption.106}\protected@file@percent }
\newlabel{tb:ISASpec_RV32A}{{1.89}{51}{RV32A Atomic Memory Access Specification\relax }{table.caption.106}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.90}{\ignorespaces RV32F Single Precision Floating Point Operation Specification\relax }}{51}{table.caption.107}\protected@file@percent }
\newlabel{tb:ISASpec_RV32F}{{1.90}{51}{RV32F Single Precision Floating Point Operation Specification\relax }{table.caption.107}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.91}{\ignorespaces RV32 Privileged Instruction Specification\relax }}{51}{table.caption.108}\protected@file@percent }
\newlabel{tb:ISASpec_RV32Priviledged}{{1.91}{51}{RV32 Privileged Instruction Specification\relax }{table.caption.108}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.26}16bit ISA Specifications}{52}{section.1.26}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.92}{\ignorespaces RV32C Compressed Instruction Specification\relax }}{52}{table.caption.109}\protected@file@percent }
\newlabel{tb:ISASpec_RV32C}{{1.92}{52}{RV32C Compressed Instruction Specification\relax }{table.caption.109}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.93}{\ignorespaces RV32FC Floating Point Compressed Instruction Specification\relax }}{52}{table.caption.110}\protected@file@percent }
\newlabel{tb:ISASpec_RV32FC}{{1.93}{52}{RV32FC Floating Point Compressed Instruction Specification\relax }{table.caption.110}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.27}32bit ISA Code Assignments}{53}{section.1.27}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.94}{\ignorespaces RV32I Base Instruction Set Code\relax }}{53}{table.caption.111}\protected@file@percent }
\newlabel{tb:ISACode_RV32I}{{1.94}{53}{RV32I Base Instruction Set Code\relax }{table.caption.111}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.95}{\ignorespaces RV32 Zifencei Code\relax }}{53}{table.caption.112}\protected@file@percent }
\newlabel{tb:ISACode_RV32Zifencei}{{1.95}{53}{RV32 Zifencei Code\relax }{table.caption.112}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.96}{\ignorespaces RV32 Zicsr Code\relax }}{53}{table.caption.113}\protected@file@percent }
\newlabel{tb:ISACode_RV32Zicsr}{{1.96}{53}{RV32 Zicsr Code\relax }{table.caption.113}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.97}{\ignorespaces RV32M Multiply and Divide Code\relax }}{54}{table.caption.114}\protected@file@percent }
\newlabel{tb:ISACode_RV32M}{{1.97}{54}{RV32M Multiply and Divide Code\relax }{table.caption.114}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.98}{\ignorespaces RV32A Atomic Memory Access Code\relax }}{54}{table.caption.115}\protected@file@percent }
\newlabel{tb:ISACode_RV32A}{{1.98}{54}{RV32A Atomic Memory Access Code\relax }{table.caption.115}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.99}{\ignorespaces RV32F Single Precision Floating Point Operation Code\relax }}{54}{table.caption.116}\protected@file@percent }
\newlabel{tb:ISACode_RV32F}{{1.99}{54}{RV32F Single Precision Floating Point Operation Code\relax }{table.caption.116}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.100}{\ignorespaces RV32 Privileged Instruction Code\relax }}{54}{table.caption.117}\protected@file@percent }
\newlabel{tb:ISACode_RV32Priviledged}{{1.100}{54}{RV32 Privileged Instruction Code\relax }{table.caption.117}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.28}16bit ISA Code Assignments}{55}{section.1.28}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.101}{\ignorespaces RV32C Compressed Instruction Code\relax }}{55}{table.caption.118}\protected@file@percent }
\newlabel{tb:ISACode_RV32C}{{1.101}{55}{RV32C Compressed Instruction Code\relax }{table.caption.118}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.102}{\ignorespaces RV32FC Floating Point Compressed Instruction Code\relax }}{55}{table.caption.119}\protected@file@percent }
\newlabel{tb:ISACode_RV32FC}{{1.102}{55}{RV32FC Floating Point Compressed Instruction Code\relax }{table.caption.119}{}}
\newdimen\tabRowHeight@EL\global\tabRowHeight@EL=10.51704pt
\newdimen\tabRowHeight@EM\global\tabRowHeight@EM=10.51704pt
\newdimen\tabRowHeight@EN\global\tabRowHeight@EN=10.51704pt
\newdimen\tabRowHeight@EO\global\tabRowHeight@EO=10.51704pt
\newdimen\tabRowHeight@EP\global\tabRowHeight@EP=10.51704pt
\newdimen\tabRowHeight@EQ\global\tabRowHeight@EQ=10.51704pt
\newdimen\tabRowHeight@ER\global\tabRowHeight@ER=10.51704pt
\newdimen\tabRowHeight@ES\global\tabRowHeight@ES=10.51704pt
\newdimen\tabRowHeight@ET\global\tabRowHeight@ET=10.51704pt
\newdimen\tabRowHeight@EU\global\tabRowHeight@EU=10.51704pt
\newdimen\tabRowHeight@EV\global\tabRowHeight@EV=10.51704pt
\newdimen\tabRowHeight@EW\global\tabRowHeight@EW=10.51704pt
\newdimen\tabRowHeight@EX\global\tabRowHeight@EX=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {1.29}JTAG Data Register for User}{56}{section.1.29}\protected@file@percent }
\newlabel{sec:JTAGDataForUSer}{{1.29}{56}{JTAG Data Register for User}{section.1.29}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.103}{\ignorespaces JTAG Data Register for User\relax }}{56}{table.caption.120}\protected@file@percent }
\newlabel{tb:JTAGDATAFORUSER}{{1.103}{56}{JTAG Data Register for User\relax }{table.caption.120}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.13}{\ignorespaces Block Diagram of JTAG Chain in mmRISC-1\relax }}{56}{figure.caption.121}\protected@file@percent }
\newlabel{fig:JTAGCHAIN}{{1.13}{56}{Block Diagram of JTAG Chain in mmRISC-1\relax }{figure.caption.121}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.30}Halt on Reset}{57}{section.1.30}\protected@file@percent }
\newlabel{sec:HaltOnReset}{{1.30}{57}{Halt on Reset}{section.1.30}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.14}{\ignorespaces Halt on Reset\relax }}{58}{figure.caption.122}\protected@file@percent }
\newlabel{fig:HALTONRESET}{{1.14}{58}{Halt on Reset\relax }{figure.caption.122}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.15}{\ignorespaces Example of Control Logic for Halt on Reset\relax }}{58}{figure.caption.123}\protected@file@percent }
\newlabel{fig:HALTONRESETCTRL}{{1.15}{58}{Example of Control Logic for Halt on Reset\relax }{figure.caption.123}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.31}cJTAG (Compact JTAG)}{59}{section.1.31}\protected@file@percent }
\newlabel{sec:cJTAG}{{1.31}{59}{cJTAG (Compact JTAG)}{section.1.31}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.104}{\ignorespaces Signal of cJTAG Interface\relax }}{59}{table.caption.124}\protected@file@percent }
\newlabel{tb:cJTAG_SIGNAL}{{1.104}{59}{Signal of cJTAG Interface\relax }{table.caption.124}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.31.1}cJTAG Signal Sequence}{59}{subsection.1.31.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.16}{\ignorespaces cJTAG Escape Sequence and Activation Sequence\relax }}{60}{figure.caption.125}\protected@file@percent }
\newlabel{fig:cJTAG_ESC_ACT}{{1.16}{60}{cJTAG Escape Sequence and Activation Sequence\relax }{figure.caption.125}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.17}{\ignorespaces cJTAG OSCAN1 Sequence\relax }}{60}{figure.caption.126}\protected@file@percent }
\newlabel{fig:cJTAG_OSCAN1}{{1.17}{60}{cJTAG OSCAN1 Sequence\relax }{figure.caption.126}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.31.2}cJTAG TCKC/TMSC Pin Controls}{60}{subsection.1.31.2}\protected@file@percent }
\newlabel{sec:cJTAG_PINCTRL}{{1.31.2}{60}{cJTAG TCKC/TMSC Pin Controls}{subsection.1.31.2}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1.105}{\ignorespaces cJTAG Pin Control\relax }}{61}{table.caption.127}\protected@file@percent }
\newlabel{tb:cJTAG_PINCONTROL}{{1.105}{61}{cJTAG Pin Control\relax }{table.caption.127}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.31.3}cJTAG Halt on Reset}{61}{subsection.1.31.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.18}{\ignorespaces cJTAG Halt on Reset\relax }}{61}{figure.caption.128}\protected@file@percent }
\newlabel{fig:cJTAG_HALT_ON_RESET}{{1.18}{61}{cJTAG Halt on Reset\relax }{figure.caption.128}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.31.4}cJTAG Adapter (FTDI)}{61}{subsection.1.31.4}\protected@file@percent }
\newlabel{sec:cJTAG_ADAPTER}{{1.31.4}{61}{cJTAG Adapter (FTDI)}{subsection.1.31.4}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.19}{\ignorespaces External Adapter to convert JTAG to cJTAG\relax }}{62}{figure.caption.129}\protected@file@percent }
\newlabel{fig:cJTAG_ADAPTER}{{1.19}{62}{External Adapter to convert JTAG to cJTAG\relax }{figure.caption.129}{}}
\newlabel{list:cJTAG_ADAPTER}{{1.3}{62}{RTL code of cjtag\_adapter.v}{lstlisting.1.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.3}{\ignorespaces RTL code of cjtag\_adapter.v}}{62}{lstlisting.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.31.5}cJTAG Implementation for Silicon (SoC)}{63}{subsection.1.31.5}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.20}{\ignorespaces cJTAG Implementation for Silicon (SoC)\relax }}{63}{figure.caption.130}\protected@file@percent }
\newlabel{fig:cJTAG_SoC}{{1.20}{63}{cJTAG Implementation for Silicon (SoC)\relax }{figure.caption.130}{}}
\newlabel{list:cJTAG_IOCTRL}{{1.4}{63}{I/O Port Control for cJTAG Pins}{lstlisting.1.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.4}{\ignorespaces I/O Port Control for cJTAG Pins}}{63}{lstlisting.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.31.6}cJTAG Implementation for FPGA and Test Bench}{64}{subsection.1.31.6}\protected@file@percent }
\newlabel{sec:cJTAG_FPGA}{{1.31.6}{64}{cJTAG Implementation for FPGA and Test Bench}{subsection.1.31.6}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.21}{\ignorespaces cJTAG Implementation for FPGA and Test Bench\relax }}{64}{figure.caption.131}\protected@file@percent }
\newlabel{fig:cJTAG_FPGA}{{1.21}{64}{cJTAG Implementation for FPGA and Test Bench\relax }{figure.caption.131}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.32}Security (Authentication)}{65}{section.1.32}\protected@file@percent }
\newlabel{sec:SECURITY}{{1.32}{65}{Security (Authentication)}{section.1.32}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.22}{\ignorespaces Security Configuration\relax }}{65}{figure.caption.132}\protected@file@percent }
\newlabel{fig:SECURITY}{{1.22}{65}{Security Configuration\relax }{figure.caption.132}{}}
\newlabel{list:SECURE_OPENOCD}{{1.5}{65}{Authentication Command in OpenOCD Configuration File}{lstlisting.1.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.5}{\ignorespaces Authentication Command in OpenOCD Configuration File}}{65}{lstlisting.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.33}Low Power Mode}{66}{section.1.33}\protected@file@percent }
\newlabel{sec:LOWPOWERMODE}{{1.33}{66}{Low Power Mode}{section.1.33}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.23}{\ignorespaces Block Diagram of Low Power Support\relax }}{66}{figure.caption.133}\protected@file@percent }
\newlabel{fig:LOWPOWERBLOCKDIAGRAM}{{1.23}{66}{Block Diagram of Low Power Support\relax }{figure.caption.133}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.24}{\ignorespaces Timing of Low Power Support\relax }}{67}{figure.caption.134}\protected@file@percent }
\newlabel{fig:LOWPOWERTIMING}{{1.24}{67}{Timing of Low Power Support\relax }{figure.caption.134}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}mmRISC-1 Tiny SoC for FPGA}{69}{chapter.2}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newdimen\tabRowHeight@EY\global\tabRowHeight@EY=10.51704pt
\newdimen\tabRowHeight@EZ\global\tabRowHeight@EZ=10.51704pt
\newdimen\tabRowHeight@FA\global\tabRowHeight@FA=25.01704pt
\newdimen\tabRowHeight@FB\global\tabRowHeight@FB=10.51704pt
\newdimen\tabRowHeight@FC\global\tabRowHeight@FC=10.51704pt
\newdimen\tabRowHeight@FD\global\tabRowHeight@FD=10.51704pt
\newdimen\tabRowHeight@FE\global\tabRowHeight@FE=10.51704pt
\newdimen\tabRowHeight@FF\global\tabRowHeight@FF=25.01704pt
\newdimen\tabRowHeight@FG\global\tabRowHeight@FG=25.01704pt
\newdimen\tabRowHeight@FH\global\tabRowHeight@FH=10.51704pt
\newdimen\tabRowHeight@FI\global\tabRowHeight@FI=10.51704pt
\newdimen\tabRowHeight@FJ\global\tabRowHeight@FJ=10.51704pt
\newdimen\tabRowHeight@FK\global\tabRowHeight@FK=10.51704pt
\newdimen\tabRowHeight@FL\global\tabRowHeight@FL=10.51704pt
\newdimen\tabRowHeight@FM\global\tabRowHeight@FM=10.51704pt
\newdimen\tabRowHeight@FN\global\tabRowHeight@FN=10.51704pt
\newdimen\tabRowHeight@FO\global\tabRowHeight@FO=10.51704pt
\newdimen\tabRowHeight@FP\global\tabRowHeight@FP=10.51704pt
\newdimen\tabRowHeight@FQ\global\tabRowHeight@FQ=54.01704pt
\newdimen\tabRowHeight@FR\global\tabRowHeight@FR=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Overview of SoC}{70}{section.2.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.1}{\ignorespaces Overview of mmRISC-1 Tiny SoC for FPGA\relax }}{70}{table.caption.135}\protected@file@percent }
\newlabel{tb:OverviewSoC}{{2.1}{70}{Overview of mmRISC-1 Tiny SoC for FPGA\relax }{table.caption.135}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Block Diagram of SoC}{71}{section.2.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces Block Diagram of mmRISC-1 Tiny SoC for FPGA with 4-wire JTAG debug interface\relax }}{72}{figure.caption.136}\protected@file@percent }
\newlabel{fig:BLOCKDIAGRAMJTAG}{{2.1}{72}{Block Diagram of mmRISC-1 Tiny SoC for FPGA with 4-wire JTAG debug interface\relax }{figure.caption.136}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces Block Diagram of mmRISC-1 Tiny SoC for FPGA with 2-wire cJTAG debug interface\relax }}{72}{figure.caption.137}\protected@file@percent }
\newlabel{fig:BLOCKDIAGRAMCJTAG}{{2.2}{72}{Block Diagram of mmRISC-1 Tiny SoC for FPGA with 2-wire cJTAG debug interface\relax }{figure.caption.137}{}}
\newdimen\tabRowHeight@FS\global\tabRowHeight@FS=10.51704pt
\newdimen\tabRowHeight@FT\global\tabRowHeight@FT=10.51704pt
\newdimen\tabRowHeight@FU\global\tabRowHeight@FU=10.51704pt
\newdimen\tabRowHeight@FV\global\tabRowHeight@FV=10.51704pt
\newdimen\tabRowHeight@FW\global\tabRowHeight@FW=10.51704pt
\newdimen\tabRowHeight@FX\global\tabRowHeight@FX=10.51704pt
\newdimen\tabRowHeight@FY\global\tabRowHeight@FY=10.51704pt
\newdimen\tabRowHeight@FZ\global\tabRowHeight@FZ=10.51704pt
\newdimen\tabRowHeight@GA\global\tabRowHeight@GA=10.51704pt
\newdimen\tabRowHeight@GB\global\tabRowHeight@GB=10.51704pt
\newdimen\tabRowHeight@GC\global\tabRowHeight@GC=10.51704pt
\newdimen\tabRowHeight@GD\global\tabRowHeight@GD=10.51704pt
\newdimen\tabRowHeight@GE\global\tabRowHeight@GE=10.51704pt
\newdimen\tabRowHeight@GF\global\tabRowHeight@GF=10.51704pt
\newdimen\tabRowHeight@GG\global\tabRowHeight@GG=10.51704pt
\newdimen\tabRowHeight@GH\global\tabRowHeight@GH=25.01704pt
\newdimen\tabRowHeight@GI\global\tabRowHeight@GI=10.51704pt
\newdimen\tabRowHeight@GJ\global\tabRowHeight@GJ=10.51704pt
\newdimen\tabRowHeight@GK\global\tabRowHeight@GK=10.51704pt
\newdimen\tabRowHeight@GL\global\tabRowHeight@GL=10.51704pt
\newdimen\tabRowHeight@GM\global\tabRowHeight@GM=25.01704pt
\newdimen\tabRowHeight@GN\global\tabRowHeight@GN=25.01704pt
\newdimen\tabRowHeight@GO\global\tabRowHeight@GO=25.01704pt
\newdimen\tabRowHeight@GP\global\tabRowHeight@GP=25.01704pt
\newdimen\tabRowHeight@GQ\global\tabRowHeight@GQ=10.51704pt
\newdimen\tabRowHeight@GR\global\tabRowHeight@GR=10.51704pt
\newdimen\tabRowHeight@GS\global\tabRowHeight@GS=10.51704pt
\newdimen\tabRowHeight@GT\global\tabRowHeight@GT=10.51704pt
\newdimen\tabRowHeight@GU\global\tabRowHeight@GU=10.51704pt
\newdimen\tabRowHeight@GV\global\tabRowHeight@GV=10.51704pt
\newdimen\tabRowHeight@GW\global\tabRowHeight@GW=10.51704pt
\newdimen\tabRowHeight@GX\global\tabRowHeight@GX=10.51704pt
\newdimen\tabRowHeight@GY\global\tabRowHeight@GY=10.51704pt
\newdimen\tabRowHeight@GZ\global\tabRowHeight@GZ=25.01704pt
\newdimen\tabRowHeight@HA\global\tabRowHeight@HA=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.3}RTL Files and Structure of SoC}{73}{section.2.3}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.2}{\ignorespaces RTL Files of SoC\relax }}{73}{table.caption.138}\protected@file@percent }
\newlabel{tb:CHIPRTLFILES}{{2.2}{73}{RTL Files of SoC\relax }{table.caption.138}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces Structure of RTL Files of SoC\relax }}{74}{figure.caption.139}\protected@file@percent }
\newlabel{fig:CHIPRTLSTRUCTURE}{{2.3}{74}{Structure of RTL Files of SoC\relax }{figure.caption.139}{}}
\newdimen\tabRowHeight@HB\global\tabRowHeight@HB=10.51704pt
\newdimen\tabRowHeight@HC\global\tabRowHeight@HC=10.51704pt
\newdimen\tabRowHeight@HD\global\tabRowHeight@HD=10.51704pt
\newdimen\tabRowHeight@HE\global\tabRowHeight@HE=10.51704pt
\newdimen\tabRowHeight@HF\global\tabRowHeight@HF=10.51704pt
\newdimen\tabRowHeight@HG\global\tabRowHeight@HG=10.51704pt
\newdimen\tabRowHeight@HH\global\tabRowHeight@HH=10.51704pt
\newdimen\tabRowHeight@HI\global\tabRowHeight@HI=10.51704pt
\newdimen\tabRowHeight@HJ\global\tabRowHeight@HJ=10.51704pt
\newdimen\tabRowHeight@HK\global\tabRowHeight@HK=10.51704pt
\newdimen\tabRowHeight@HL\global\tabRowHeight@HL=10.51704pt
\newdimen\tabRowHeight@HM\global\tabRowHeight@HM=10.51704pt
\newdimen\tabRowHeight@HN\global\tabRowHeight@HN=10.51704pt
\newdimen\tabRowHeight@HO\global\tabRowHeight@HO=10.51704pt
\newdimen\tabRowHeight@HP\global\tabRowHeight@HP=10.51704pt
\newdimen\tabRowHeight@HQ\global\tabRowHeight@HQ=10.51704pt
\newdimen\tabRowHeight@HR\global\tabRowHeight@HR=10.51704pt
\newdimen\tabRowHeight@HS\global\tabRowHeight@HS=25.01704pt
\newdimen\tabRowHeight@HT\global\tabRowHeight@HT=25.01704pt
\newdimen\tabRowHeight@HU\global\tabRowHeight@HU=10.51704pt
\newdimen\tabRowHeight@HV\global\tabRowHeight@HV=10.51704pt
\newdimen\tabRowHeight@HW\global\tabRowHeight@HW=10.51704pt
\newdimen\tabRowHeight@HX\global\tabRowHeight@HX=10.51704pt
\newdimen\tabRowHeight@HY\global\tabRowHeight@HY=10.51704pt
\newdimen\tabRowHeight@HZ\global\tabRowHeight@HZ=10.51704pt
\newdimen\tabRowHeight@IA\global\tabRowHeight@IA=10.51704pt
\newdimen\tabRowHeight@IB\global\tabRowHeight@IB=10.51704pt
\newdimen\tabRowHeight@IC\global\tabRowHeight@IC=10.51704pt
\newdimen\tabRowHeight@ID\global\tabRowHeight@ID=10.51704pt
\newdimen\tabRowHeight@IE\global\tabRowHeight@IE=10.51704pt
\newdimen\tabRowHeight@IF\global\tabRowHeight@IF=10.51704pt
\newdimen\tabRowHeight@IG\global\tabRowHeight@IG=10.51704pt
\newdimen\tabRowHeight@IH\global\tabRowHeight@IH=10.51704pt
\newdimen\tabRowHeight@II\global\tabRowHeight@II=10.51704pt
\newdimen\tabRowHeight@IJ\global\tabRowHeight@IJ=10.51704pt
\newdimen\tabRowHeight@IK\global\tabRowHeight@IK=10.51704pt
\newdimen\tabRowHeight@IL\global\tabRowHeight@IL=10.51704pt
\newdimen\tabRowHeight@IM\global\tabRowHeight@IM=10.51704pt
\newdimen\tabRowHeight@IN\global\tabRowHeight@IN=10.51704pt
\newdimen\tabRowHeight@IO\global\tabRowHeight@IO=10.51704pt
\newdimen\tabRowHeight@IP\global\tabRowHeight@IP=10.51704pt
\newdimen\tabRowHeight@IQ\global\tabRowHeight@IQ=10.51704pt
\newdimen\tabRowHeight@IR\global\tabRowHeight@IR=10.51704pt
\newdimen\tabRowHeight@IS\global\tabRowHeight@IS=10.51704pt
\newdimen\tabRowHeight@IT\global\tabRowHeight@IT=10.51704pt
\newdimen\tabRowHeight@IU\global\tabRowHeight@IU=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Input / Output Signals of SoC}{75}{section.2.4}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.3}{\ignorespaces Input / Output Signals of Tiny SoC Top Layer (chip\_top\_wrap.v)\relax }}{75}{table.caption.140}\protected@file@percent }
\newlabel{tb:IOSIGNALS_SOC}{{2.3}{75}{Input / Output Signals of Tiny SoC Top Layer (chip\_top\_wrap.v)\relax }{table.caption.140}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.5}Clock \& Reset for SoC}{76}{section.2.5}\protected@file@percent }
\newlabel{sec:CLOCKRESETSOC}{{2.5}{76}{Clock \& Reset for SoC}{section.2.5}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces Clock Structure in Tiny SoC\relax }}{76}{figure.caption.141}\protected@file@percent }
\newlabel{fig:CLOCKSOC}{{2.4}{76}{Clock Structure in Tiny SoC\relax }{figure.caption.141}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces Glitch-less Clock Selector\relax }}{76}{figure.caption.142}\protected@file@percent }
\newlabel{fig:GLITCHLESSSELECTOR}{{2.5}{76}{Glitch-less Clock Selector\relax }{figure.caption.142}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces Reset Structure in Tiny SoC\relax }}{77}{figure.caption.143}\protected@file@percent }
\newlabel{fig:RESETSOC}{{2.6}{77}{Reset Structure in Tiny SoC\relax }{figure.caption.143}{}}
\newdimen\tabRowHeight@IV\global\tabRowHeight@IV=25.01704pt
\newdimen\tabRowHeight@IW\global\tabRowHeight@IW=10.51704pt
\newdimen\tabRowHeight@IX\global\tabRowHeight@IX=10.51704pt
\newdimen\tabRowHeight@IY\global\tabRowHeight@IY=10.51704pt
\newdimen\tabRowHeight@IZ\global\tabRowHeight@IZ=25.01704pt
\newdimen\tabRowHeight@JA\global\tabRowHeight@JA=25.01704pt
\newdimen\tabRowHeight@JB\global\tabRowHeight@JB=25.01704pt
\newdimen\tabRowHeight@JC\global\tabRowHeight@JC=10.51704pt
\newdimen\tabRowHeight@JD\global\tabRowHeight@JD=10.51704pt
\newdimen\tabRowHeight@JE\global\tabRowHeight@JE=10.51704pt
\newdimen\tabRowHeight@JF\global\tabRowHeight@JF=10.51704pt
\newdimen\tabRowHeight@JG\global\tabRowHeight@JG=10.51704pt
\newdimen\tabRowHeight@JH\global\tabRowHeight@JH=10.51704pt
\newdimen\tabRowHeight@JI\global\tabRowHeight@JI=10.51704pt
\newdimen\tabRowHeight@JJ\global\tabRowHeight@JJ=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.6}Memory Map}{78}{section.2.6}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.4}{\ignorespaces Memory Map of Tiny SoC\relax }}{78}{table.caption.144}\protected@file@percent }
\newlabel{tb:MEMORYMAPSOC}{{2.4}{78}{Memory Map of Tiny SoC\relax }{table.caption.144}{}}
\newdimen\tabRowHeight@JK\global\tabRowHeight@JK=25.01704pt
\newdimen\tabRowHeight@JL\global\tabRowHeight@JL=10.51704pt
\newdimen\tabRowHeight@JM\global\tabRowHeight@JM=10.51704pt
\newdimen\tabRowHeight@JN\global\tabRowHeight@JN=10.51704pt
\newdimen\tabRowHeight@JO\global\tabRowHeight@JO=10.51704pt
\newdimen\tabRowHeight@JP\global\tabRowHeight@JP=10.51704pt
\newdimen\tabRowHeight@JQ\global\tabRowHeight@JQ=10.51704pt
\newdimen\tabRowHeight@JR\global\tabRowHeight@JR=10.51704pt
\newdimen\tabRowHeight@JS\global\tabRowHeight@JS=25.01704pt
\newdimen\tabRowHeight@JT\global\tabRowHeight@JT=25.01704pt
\newdimen\tabRowHeight@JU\global\tabRowHeight@JU=10.51704pt
\newdimen\tabRowHeight@JV\global\tabRowHeight@JV=10.51704pt
\newdimen\tabRowHeight@JW\global\tabRowHeight@JW=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.7}Interrupt Assignment}{79}{section.2.7}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.5}{\ignorespaces Interrupt Assignment in Tiny SoC\relax }}{79}{table.caption.145}\protected@file@percent }
\newlabel{tb:INTERRUPTSOC}{{2.5}{79}{Interrupt Assignment in Tiny SoC\relax }{table.caption.145}{}}
\newdimen\tabRowHeight@JX\global\tabRowHeight@JX=10.51704pt
\newdimen\tabRowHeight@JY\global\tabRowHeight@JY=10.51704pt
\newdimen\tabRowHeight@JZ\global\tabRowHeight@JZ=10.51704pt
\newdimen\tabRowHeight@KA\global\tabRowHeight@KA=10.51704pt
\newdimen\tabRowHeight@KB\global\tabRowHeight@KB=10.51704pt
\newdimen\tabRowHeight@KC\global\tabRowHeight@KC=10.51704pt
\newdimen\tabRowHeight@KD\global\tabRowHeight@KD=10.51704pt
\newdimen\tabRowHeight@KE\global\tabRowHeight@KE=10.51704pt
\newdimen\tabRowHeight@KF\global\tabRowHeight@KF=10.51704pt
\newdimen\tabRowHeight@KG\global\tabRowHeight@KG=10.51704pt
\newdimen\tabRowHeight@KH\global\tabRowHeight@KH=10.51704pt
\newdimen\tabRowHeight@KI\global\tabRowHeight@KI=10.51704pt
\newdimen\tabRowHeight@KJ\global\tabRowHeight@KJ=10.51704pt
\newdimen\tabRowHeight@KK\global\tabRowHeight@KK=10.51704pt
\newdimen\tabRowHeight@KL\global\tabRowHeight@KL=10.51704pt
\newdimen\tabRowHeight@KM\global\tabRowHeight@KM=10.51704pt
\newdimen\tabRowHeight@KN\global\tabRowHeight@KN=10.51704pt
\newdimen\tabRowHeight@KO\global\tabRowHeight@KO=10.51704pt
\newdimen\tabRowHeight@KP\global\tabRowHeight@KP=10.51704pt
\newdimen\tabRowHeight@KQ\global\tabRowHeight@KQ=10.51704pt
\newdimen\tabRowHeight@KR\global\tabRowHeight@KR=10.51704pt
\newdimen\tabRowHeight@KS\global\tabRowHeight@KS=10.51704pt
\newdimen\tabRowHeight@KT\global\tabRowHeight@KT=10.51704pt
\newdimen\tabRowHeight@KU\global\tabRowHeight@KU=10.51704pt
\newdimen\tabRowHeight@KV\global\tabRowHeight@KV=10.51704pt
\newdimen\tabRowHeight@KW\global\tabRowHeight@KW=10.51704pt
\newdimen\tabRowHeight@KX\global\tabRowHeight@KX=10.51704pt
\newdimen\tabRowHeight@KY\global\tabRowHeight@KY=10.51704pt
\newdimen\tabRowHeight@KZ\global\tabRowHeight@KZ=10.51704pt
\newdimen\tabRowHeight@LA\global\tabRowHeight@LA=10.51704pt
\newdimen\tabRowHeight@LB\global\tabRowHeight@LB=10.51704pt
\newdimen\tabRowHeight@LC\global\tabRowHeight@LC=10.51704pt
\newdimen\tabRowHeight@LD\global\tabRowHeight@LD=10.51704pt
\newdimen\tabRowHeight@LE\global\tabRowHeight@LE=10.51704pt
\newdimen\tabRowHeight@LF\global\tabRowHeight@LF=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.8}Multi-Layer AHB Bus Matrix}{80}{section.2.8}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.6}{\ignorespaces Input / Output Signals of Multi-Layer AHB Bus Matrix)\relax }}{80}{table.caption.146}\protected@file@percent }
\newlabel{tb:IOSIGNALS_AHB}{{2.6}{80}{Input / Output Signals of Multi-Layer AHB Bus Matrix)\relax }{table.caption.146}{}}
\newlabel{list:BUSPRIORITY}{{2.1}{81}{An Example of Priority Configuration}{lstlisting.2.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.1}{\ignorespaces An Example of Priority Configuration}}{81}{lstlisting.2.1}\protected@file@percent }
\newlabel{list:BUSPRIORITYNG}{{2.2}{81}{An Example of Unacceptable Priority Configuration}{lstlisting.2.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.2}{\ignorespaces An Example of Unacceptable Priority Configuration}}{81}{lstlisting.2.2}\protected@file@percent }
\newlabel{list:BUSADDRRANGE}{{2.3}{81}{An Example of Address Range Definition}{lstlisting.2.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.3}{\ignorespaces An Example of Address Range Definition}}{81}{lstlisting.2.3}\protected@file@percent }
\newdimen\tabRowHeight@LG\global\tabRowHeight@LG=10.51704pt
\newdimen\tabRowHeight@LH\global\tabRowHeight@LH=10.51704pt
\newdimen\tabRowHeight@LI\global\tabRowHeight@LI=10.51704pt
\newdimen\tabRowHeight@LJ\global\tabRowHeight@LJ=10.51704pt
\newdimen\tabRowHeight@LK\global\tabRowHeight@LK=10.51704pt
\newdimen\tabRowHeight@LL\global\tabRowHeight@LL=10.51704pt
\newdimen\tabRowHeight@LM\global\tabRowHeight@LM=10.51704pt
\newdimen\tabRowHeight@LN\global\tabRowHeight@LN=10.51704pt
\newdimen\tabRowHeight@LO\global\tabRowHeight@LO=10.51704pt
\newdimen\tabRowHeight@LP\global\tabRowHeight@LP=10.51704pt
\newdimen\tabRowHeight@LQ\global\tabRowHeight@LQ=10.51704pt
\newdimen\tabRowHeight@LR\global\tabRowHeight@LR=10.51704pt
\newdimen\tabRowHeight@LS\global\tabRowHeight@LS=10.51704pt
\newdimen\tabRowHeight@LT\global\tabRowHeight@LT=10.51704pt
\newdimen\tabRowHeight@LU\global\tabRowHeight@LU=10.51704pt
\newdimen\tabRowHeight@LV\global\tabRowHeight@LV=10.51704pt
\newdimen\tabRowHeight@LW\global\tabRowHeight@LW=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.9}Peripheral : RAM (Instruction / Data)}{83}{section.2.9}\protected@file@percent }
\newlabel{list:CMDRAMINIT}{{2.4}{83}{Commands to generate RAM initialization Data for FPGA}{lstlisting.2.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.4}{\ignorespaces Commands to generate RAM initialization Data for FPGA}}{83}{lstlisting.2.4}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.7}{\ignorespaces Input / Output Signals of RAM)\relax }}{83}{table.caption.147}\protected@file@percent }
\newlabel{tb:IOSIGNALS_RAM}{{2.7}{83}{Input / Output Signals of RAM)\relax }{table.caption.147}{}}
\newdimen\tabRowHeight@LX\global\tabRowHeight@LX=10.51704pt
\newdimen\tabRowHeight@LY\global\tabRowHeight@LY=10.51704pt
\newdimen\tabRowHeight@LZ\global\tabRowHeight@LZ=10.51704pt
\newdimen\tabRowHeight@MA\global\tabRowHeight@MA=10.51704pt
\newdimen\tabRowHeight@MB\global\tabRowHeight@MB=10.51704pt
\newdimen\tabRowHeight@MC\global\tabRowHeight@MC=10.51704pt
\newdimen\tabRowHeight@MD\global\tabRowHeight@MD=10.51704pt
\newdimen\tabRowHeight@ME\global\tabRowHeight@ME=10.51704pt
\newdimen\tabRowHeight@MF\global\tabRowHeight@MF=10.51704pt
\newdimen\tabRowHeight@MG\global\tabRowHeight@MG=10.51704pt
\newdimen\tabRowHeight@MH\global\tabRowHeight@MH=10.51704pt
\newdimen\tabRowHeight@MI\global\tabRowHeight@MI=10.51704pt
\newdimen\tabRowHeight@MJ\global\tabRowHeight@MJ=10.51704pt
\newdimen\tabRowHeight@MK\global\tabRowHeight@MK=10.51704pt
\newdimen\tabRowHeight@ML\global\tabRowHeight@ML=10.51704pt
\newdimen\tabRowHeight@MM\global\tabRowHeight@MM=10.51704pt
\newdimen\tabRowHeight@MN\global\tabRowHeight@MN=10.51704pt
\newdimen\tabRowHeight@MO\global\tabRowHeight@MO=10.51704pt
\newdimen\tabRowHeight@MP\global\tabRowHeight@MP=10.51704pt
\newdimen\tabRowHeight@MQ\global\tabRowHeight@MQ=10.51704pt
\newdimen\tabRowHeight@MR\global\tabRowHeight@MR=10.51704pt
\newdimen\tabRowHeight@MS\global\tabRowHeight@MS=10.51704pt
\newdimen\tabRowHeight@MT\global\tabRowHeight@MT=10.51704pt
\newdimen\tabRowHeight@MU\global\tabRowHeight@MU=10.51704pt
\newdimen\tabRowHeight@MV\global\tabRowHeight@MV=10.51704pt
\newdimen\tabRowHeight@MW\global\tabRowHeight@MW=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.10}Peripheral : SDRAM Controller)}{84}{section.2.10}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.8}{\ignorespaces Input / Output Signals of SDRAM Controller)\relax }}{84}{table.caption.148}\protected@file@percent }
\newlabel{tb:IOSIGNALS_SDRAM}{{2.8}{84}{Input / Output Signals of SDRAM Controller)\relax }{table.caption.148}{}}
\newdimen\tabRowHeight@MX\global\tabRowHeight@MX=10.51704pt
\newdimen\tabRowHeight@MY\global\tabRowHeight@MY=10.51704pt
\newdimen\tabRowHeight@MZ\global\tabRowHeight@MZ=10.51704pt
\newdimen\tabRowHeight@NA\global\tabRowHeight@NA=10.51704pt
\newdimen\tabRowHeight@NB\global\tabRowHeight@NB=10.51704pt
\newdimen\tabRowHeight@NC\global\tabRowHeight@NC=10.51704pt
\newdimen\tabRowHeight@ND\global\tabRowHeight@ND=10.51704pt
\newdimen\tabRowHeight@NE\global\tabRowHeight@NE=10.51704pt
\newdimen\tabRowHeight@NF\global\tabRowHeight@NF=10.51704pt
\newdimen\tabRowHeight@NG\global\tabRowHeight@NG=10.51704pt
\newdimen\tabRowHeight@NH\global\tabRowHeight@NH=10.51704pt
\newdimen\tabRowHeight@NI\global\tabRowHeight@NI=10.51704pt
\newdimen\tabRowHeight@NJ\global\tabRowHeight@NJ=10.51704pt
\newdimen\tabRowHeight@NK\global\tabRowHeight@NK=10.51704pt
\newdimen\tabRowHeight@NL\global\tabRowHeight@NL=10.51704pt
\newdimen\tabRowHeight@NM\global\tabRowHeight@NM=10.51704pt
\newdimen\tabRowHeight@NN\global\tabRowHeight@NN=10.51704pt
\newdimen\tabRowHeight@NO\global\tabRowHeight@NO=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.11}Peripheral : Peripheral : Interrupt Generator (INT\_GEN)}{85}{section.2.11}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.9}{\ignorespaces Input / Output Signals of INT\_GEN)\relax }}{85}{table.caption.149}\protected@file@percent }
\newlabel{tb:IOSIGNALS_INTGEN}{{2.9}{85}{Input / Output Signals of INT\_GEN)\relax }{table.caption.149}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.10}{\ignorespaces INT\_GEN Control Register IRQ\_EXT)\relax }}{85}{table.caption.150}\protected@file@percent }
\newlabel{tb:REG_IRQEXT}{{2.10}{85}{INT\_GEN Control Register IRQ\_EXT)\relax }{table.caption.150}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.11}{\ignorespaces INT\_GEN Control Register IRQ0)\relax }}{86}{table.caption.151}\protected@file@percent }
\newlabel{tb:REG_IRQ0}{{2.11}{86}{INT\_GEN Control Register IRQ0)\relax }{table.caption.151}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.12}{\ignorespaces INT\_GEN Control Register IRQ1)\relax }}{86}{table.caption.152}\protected@file@percent }
\newlabel{tb:REG_IRQ1}{{2.12}{86}{INT\_GEN Control Register IRQ1)\relax }{table.caption.152}{}}
\newdimen\tabRowHeight@NP\global\tabRowHeight@NP=10.51704pt
\newdimen\tabRowHeight@NQ\global\tabRowHeight@NQ=10.51704pt
\newdimen\tabRowHeight@NR\global\tabRowHeight@NR=10.51704pt
\newdimen\tabRowHeight@NS\global\tabRowHeight@NS=10.51704pt
\newdimen\tabRowHeight@NT\global\tabRowHeight@NT=10.51704pt
\newdimen\tabRowHeight@NU\global\tabRowHeight@NU=10.51704pt
\newdimen\tabRowHeight@NV\global\tabRowHeight@NV=10.51704pt
\newdimen\tabRowHeight@NW\global\tabRowHeight@NW=10.51704pt
\newdimen\tabRowHeight@NX\global\tabRowHeight@NX=10.51704pt
\newdimen\tabRowHeight@NY\global\tabRowHeight@NY=10.51704pt
\newdimen\tabRowHeight@NZ\global\tabRowHeight@NZ=10.51704pt
\newdimen\tabRowHeight@OA\global\tabRowHeight@OA=10.51704pt
\newdimen\tabRowHeight@OB\global\tabRowHeight@OB=10.51704pt
\newdimen\tabRowHeight@OC\global\tabRowHeight@OC=10.51704pt
\newdimen\tabRowHeight@OD\global\tabRowHeight@OD=10.51704pt
\newdimen\tabRowHeight@OE\global\tabRowHeight@OE=10.51704pt
\newdimen\tabRowHeight@OF\global\tabRowHeight@OF=10.51704pt
\newdimen\tabRowHeight@OG\global\tabRowHeight@OG=10.51704pt
\newdimen\tabRowHeight@OH\global\tabRowHeight@OH=10.51704pt
\newdimen\tabRowHeight@OI\global\tabRowHeight@OI=10.51704pt
\newdimen\tabRowHeight@OJ\global\tabRowHeight@OJ=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.12}Peripheral : UART}{87}{section.2.12}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.13}{\ignorespaces Input / Output Signals of UART\relax }}{87}{table.caption.153}\protected@file@percent }
\newlabel{tb:IOSIGNALS_UART}{{2.13}{87}{Input / Output Signals of UART\relax }{table.caption.153}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.14}{\ignorespaces UART\_TXD / UART\_RXD\relax }}{87}{table.caption.154}\protected@file@percent }
\newlabel{tb:REG_UART_TXDRXD}{{2.14}{87}{UART\_TXD / UART\_RXD\relax }{table.caption.154}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.15}{\ignorespaces UART\_CSR\relax }}{88}{table.caption.155}\protected@file@percent }
\newlabel{tb:REG_UART_CSR}{{2.15}{88}{UART\_CSR\relax }{table.caption.155}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.16}{\ignorespaces UART\_BG0\relax }}{88}{table.caption.156}\protected@file@percent }
\newlabel{tb:REG_UART_BG0}{{2.16}{88}{UART\_BG0\relax }{table.caption.156}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.17}{\ignorespaces UART\_BG1\relax }}{88}{table.caption.157}\protected@file@percent }
\newlabel{tb:REG_UART_BG1}{{2.17}{88}{UART\_BG1\relax }{table.caption.157}{}}
\newdimen\tabRowHeight@OK\global\tabRowHeight@OK=10.51704pt
\newdimen\tabRowHeight@OL\global\tabRowHeight@OL=10.51704pt
\newdimen\tabRowHeight@OM\global\tabRowHeight@OM=10.51704pt
\newdimen\tabRowHeight@ON\global\tabRowHeight@ON=10.51704pt
\newdimen\tabRowHeight@OO\global\tabRowHeight@OO=10.51704pt
\newdimen\tabRowHeight@OP\global\tabRowHeight@OP=10.51704pt
\newdimen\tabRowHeight@OQ\global\tabRowHeight@OQ=10.51704pt
\newdimen\tabRowHeight@OR\global\tabRowHeight@OR=10.51704pt
\newdimen\tabRowHeight@OS\global\tabRowHeight@OS=10.51704pt
\newdimen\tabRowHeight@OT\global\tabRowHeight@OT=10.51704pt
\newdimen\tabRowHeight@OU\global\tabRowHeight@OU=10.51704pt
\newdimen\tabRowHeight@OV\global\tabRowHeight@OV=10.51704pt
\newdimen\tabRowHeight@OW\global\tabRowHeight@OW=10.51704pt
\newdimen\tabRowHeight@OX\global\tabRowHeight@OX=10.51704pt
\newdimen\tabRowHeight@OY\global\tabRowHeight@OY=10.51704pt
\newdimen\tabRowHeight@OZ\global\tabRowHeight@OZ=10.51704pt
\newdimen\tabRowHeight@PA\global\tabRowHeight@PA=10.51704pt
\newdimen\tabRowHeight@PB\global\tabRowHeight@PB=10.51704pt
\newdimen\tabRowHeight@PC\global\tabRowHeight@PC=10.51704pt
\newdimen\tabRowHeight@PD\global\tabRowHeight@PD=10.51704pt
\newdimen\tabRowHeight@PE\global\tabRowHeight@PE=10.51704pt
\newdimen\tabRowHeight@PF\global\tabRowHeight@PF=10.51704pt
\newdimen\tabRowHeight@PG\global\tabRowHeight@PG=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.13}Peripheral : I2C}{89}{section.2.13}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.18}{\ignorespaces Input / Output Signals of I2C\relax }}{89}{table.caption.158}\protected@file@percent }
\newlabel{tb:IOSIGNALS_I2C}{{2.18}{89}{Input / Output Signals of I2C\relax }{table.caption.158}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.7}{\ignorespaces I/O Buffers for I2C\relax }}{89}{figure.caption.159}\protected@file@percent }
\newlabel{fig:I2C_BUFFER}{{2.7}{89}{I/O Buffers for I2C\relax }{figure.caption.159}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.19}{\ignorespaces I2C\_PRERL\relax }}{90}{table.caption.160}\protected@file@percent }
\newlabel{tb:REG_I2C_PRERL}{{2.19}{90}{I2C\_PRERL\relax }{table.caption.160}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.20}{\ignorespaces I2C\_PRERH\relax }}{90}{table.caption.161}\protected@file@percent }
\newlabel{tb:REG_I2C_PRERH}{{2.20}{90}{I2C\_PRERH\relax }{table.caption.161}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.21}{\ignorespaces I2C\_CTL\relax }}{90}{table.caption.162}\protected@file@percent }
\newlabel{tb:REG_I2C_CTL}{{2.21}{90}{I2C\_CTL\relax }{table.caption.162}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.22}{\ignorespaces I2C\_TXR\relax }}{90}{table.caption.163}\protected@file@percent }
\newlabel{tb:REG_I2C_TXR}{{2.22}{90}{I2C\_TXR\relax }{table.caption.163}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.23}{\ignorespaces I2C\_RXR\relax }}{90}{table.caption.164}\protected@file@percent }
\newlabel{tb:REG_I2C_RXR}{{2.23}{90}{I2C\_RXR\relax }{table.caption.164}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.24}{\ignorespaces I2C\_CR\relax }}{91}{table.caption.165}\protected@file@percent }
\newlabel{tb:REG_I2C_CR}{{2.24}{91}{I2C\_CR\relax }{table.caption.165}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.25}{\ignorespaces I2C\_SR\relax }}{91}{table.caption.166}\protected@file@percent }
\newlabel{tb:REG_I2C_SR}{{2.25}{91}{I2C\_SR\relax }{table.caption.166}{}}
\newdimen\tabRowHeight@PH\global\tabRowHeight@PH=10.51704pt
\newdimen\tabRowHeight@PI\global\tabRowHeight@PI=10.51704pt
\newdimen\tabRowHeight@PJ\global\tabRowHeight@PJ=10.51704pt
\newdimen\tabRowHeight@PK\global\tabRowHeight@PK=10.51704pt
\newdimen\tabRowHeight@PL\global\tabRowHeight@PL=10.51704pt
\newdimen\tabRowHeight@PM\global\tabRowHeight@PM=10.51704pt
\newdimen\tabRowHeight@PN\global\tabRowHeight@PN=10.51704pt
\newdimen\tabRowHeight@PO\global\tabRowHeight@PO=10.51704pt
\newdimen\tabRowHeight@PP\global\tabRowHeight@PP=10.51704pt
\newdimen\tabRowHeight@PQ\global\tabRowHeight@PQ=10.51704pt
\newdimen\tabRowHeight@PR\global\tabRowHeight@PR=10.51704pt
\newdimen\tabRowHeight@PS\global\tabRowHeight@PS=10.51704pt
\newdimen\tabRowHeight@PT\global\tabRowHeight@PT=10.51704pt
\newdimen\tabRowHeight@PU\global\tabRowHeight@PU=10.51704pt
\newdimen\tabRowHeight@PV\global\tabRowHeight@PV=10.51704pt
\newdimen\tabRowHeight@PW\global\tabRowHeight@PW=10.51704pt
\newdimen\tabRowHeight@PX\global\tabRowHeight@PX=10.51704pt
\newdimen\tabRowHeight@PY\global\tabRowHeight@PY=10.51704pt
\newdimen\tabRowHeight@PZ\global\tabRowHeight@PZ=10.51704pt
\newdimen\tabRowHeight@QA\global\tabRowHeight@QA=10.51704pt
\newdimen\tabRowHeight@QB\global\tabRowHeight@QB=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.14}Peripheral : SPI}{92}{section.2.14}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.26}{\ignorespaces Input / Output Signals of SPI\relax }}{92}{table.caption.167}\protected@file@percent }
\newlabel{tb:IOSIGNALS_SPI}{{2.26}{92}{Input / Output Signals of SPI\relax }{table.caption.167}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.27}{\ignorespaces I2C\_SPCR\relax }}{93}{table.caption.168}\protected@file@percent }
\newlabel{tb:REG_I2C_SPCR}{{2.27}{93}{I2C\_SPCR\relax }{table.caption.168}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.28}{\ignorespaces I2C\_SPSR\relax }}{93}{table.caption.169}\protected@file@percent }
\newlabel{tb:REG_I2C_SPSR}{{2.28}{93}{I2C\_SPSR\relax }{table.caption.169}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.29}{\ignorespaces I2C\_SPDR\relax }}{93}{table.caption.170}\protected@file@percent }
\newlabel{tb:REG_I2C_SPDR}{{2.29}{93}{I2C\_SPDR\relax }{table.caption.170}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.30}{\ignorespaces I2C\_SPER\relax }}{94}{table.caption.171}\protected@file@percent }
\newlabel{tb:REG_I2C_SPER}{{2.30}{94}{I2C\_SPER\relax }{table.caption.171}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.31}{\ignorespaces I2C\_SPCS\relax }}{94}{table.caption.172}\protected@file@percent }
\newlabel{tb:REG_I2C_SPCS}{{2.31}{94}{I2C\_SPCS\relax }{table.caption.172}{}}
\newdimen\tabRowHeight@QC\global\tabRowHeight@QC=10.51704pt
\newdimen\tabRowHeight@QD\global\tabRowHeight@QD=10.51704pt
\newdimen\tabRowHeight@QE\global\tabRowHeight@QE=10.51704pt
\newdimen\tabRowHeight@QF\global\tabRowHeight@QF=10.51704pt
\newdimen\tabRowHeight@QG\global\tabRowHeight@QG=10.51704pt
\newdimen\tabRowHeight@QH\global\tabRowHeight@QH=10.51704pt
\newdimen\tabRowHeight@QI\global\tabRowHeight@QI=10.51704pt
\newdimen\tabRowHeight@QJ\global\tabRowHeight@QJ=10.51704pt
\newdimen\tabRowHeight@QK\global\tabRowHeight@QK=10.51704pt
\newdimen\tabRowHeight@QL\global\tabRowHeight@QL=10.51704pt
\newdimen\tabRowHeight@QM\global\tabRowHeight@QM=10.51704pt
\newdimen\tabRowHeight@QN\global\tabRowHeight@QN=10.51704pt
\newdimen\tabRowHeight@QO\global\tabRowHeight@QO=10.51704pt
\newdimen\tabRowHeight@QP\global\tabRowHeight@QP=10.51704pt
\newdimen\tabRowHeight@QQ\global\tabRowHeight@QQ=10.51704pt
\newdimen\tabRowHeight@QR\global\tabRowHeight@QR=10.51704pt
\newdimen\tabRowHeight@QS\global\tabRowHeight@QS=10.51704pt
\newdimen\tabRowHeight@QT\global\tabRowHeight@QT=10.51704pt
\newdimen\tabRowHeight@QU\global\tabRowHeight@QU=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.15}Peripheral : GPIO}{95}{section.2.15}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.32}{\ignorespaces Input / Output Signals of GPIO(PORT)\relax }}{95}{table.caption.173}\protected@file@percent }
\newlabel{tb:IOSIGNALS_GPIO}{{2.32}{95}{Input / Output Signals of GPIO(PORT)\relax }{table.caption.173}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.33}{\ignorespaces PDR0\relax }}{95}{table.caption.174}\protected@file@percent }
\newlabel{tb:REG_GPIO_PDR0}{{2.33}{95}{PDR0\relax }{table.caption.174}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.34}{\ignorespaces PDR1\relax }}{96}{table.caption.175}\protected@file@percent }
\newlabel{tb:REG_GPIO_PDR1}{{2.34}{96}{PDR1\relax }{table.caption.175}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.35}{\ignorespaces PDR2\relax }}{96}{table.caption.176}\protected@file@percent }
\newlabel{tb:REG_GPIO_PDR2}{{2.35}{96}{PDR2\relax }{table.caption.176}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.36}{\ignorespaces PDD0\relax }}{96}{table.caption.177}\protected@file@percent }
\newlabel{tb:REG_GPIO_PDD0}{{2.36}{96}{PDD0\relax }{table.caption.177}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.37}{\ignorespaces PDD1\relax }}{96}{table.caption.178}\protected@file@percent }
\newlabel{tb:REG_GPIO_PDD1}{{2.37}{96}{PDD1\relax }{table.caption.178}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.38}{\ignorespaces PDD2\relax }}{96}{table.caption.179}\protected@file@percent }
\newlabel{tb:REG_GPIO_PDD2}{{2.38}{96}{PDD2\relax }{table.caption.179}{}}
\newdimen\tabRowHeight@QV\global\tabRowHeight@QV=10.51704pt
\newdimen\tabRowHeight@QW\global\tabRowHeight@QW=54.01704pt
\newdimen\tabRowHeight@QX\global\tabRowHeight@QX=25.01704pt
\newdimen\tabRowHeight@QY\global\tabRowHeight@QY=25.01704pt
\newdimen\tabRowHeight@QZ\global\tabRowHeight@QZ=170.01704pt
\newdimen\tabRowHeight@RA\global\tabRowHeight@RA=228.01704pt
\@writefile{toc}{\contentsline {section}{\numberline {2.16}Using Miscellaneous Features of mmRISC-1}{97}{section.2.16}\protected@file@percent }
\newlabel{sec:MISCELLANEOUS}{{2.16}{97}{Using Miscellaneous Features of mmRISC-1}{section.2.16}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.39}{\ignorespaces Operations of Halt-on-Reset in the SoC\relax }}{98}{table.caption.180}\protected@file@percent }
\newlabel{tb:HALTONRESETSOC}{{2.39}{98}{Operations of Halt-on-Reset in the SoC\relax }{table.caption.180}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}mmRISC-1 Simulations and Verifications}{101}{chapter.3}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newdimen\tabRowHeight@RB\global\tabRowHeight@RB=10.51704pt
\newdimen\tabRowHeight@RC\global\tabRowHeight@RC=10.51704pt
\newdimen\tabRowHeight@RD\global\tabRowHeight@RD=25.01704pt
\newdimen\tabRowHeight@RE\global\tabRowHeight@RE=10.51704pt
\newdimen\tabRowHeight@RF\global\tabRowHeight@RF=10.51704pt
\newdimen\tabRowHeight@RG\global\tabRowHeight@RG=10.51704pt
\newdimen\tabRowHeight@RH\global\tabRowHeight@RH=10.51704pt
\newdimen\tabRowHeight@RI\global\tabRowHeight@RI=10.51704pt
\newdimen\tabRowHeight@RJ\global\tabRowHeight@RJ=10.51704pt
\newdimen\tabRowHeight@RK\global\tabRowHeight@RK=10.51704pt
\newdimen\tabRowHeight@RL\global\tabRowHeight@RL=10.51704pt
\newdimen\tabRowHeight@RM\global\tabRowHeight@RM=10.51704pt
\newdimen\tabRowHeight@RN\global\tabRowHeight@RN=39.51704pt
\newdimen\tabRowHeight@RO\global\tabRowHeight@RO=25.01704pt
\newdimen\tabRowHeight@RP\global\tabRowHeight@RP=25.01704pt
\newdimen\tabRowHeight@RQ\global\tabRowHeight@RQ=68.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Development Environment and Tools}{102}{section.3.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {3.1}{\ignorespaces Development Environment and Tools\relax }}{102}{table.caption.181}\protected@file@percent }
\newlabel{tb:DEVTOOLS}{{3.1}{102}{Development Environment and Tools\relax }{table.caption.181}{}}
\@writefile{lot}{\contentsline {table}{\numberline {3.2}{\ignorespaces Development Tools on ARM macOS\relax }}{102}{table.caption.182}\protected@file@percent }
\newlabel{tb:ARMTOOLS}{{3.2}{102}{Development Tools on ARM macOS\relax }{table.caption.182}{}}
\newdimen\tabRowHeight@RR\global\tabRowHeight@RR=10.51704pt
\newdimen\tabRowHeight@RS\global\tabRowHeight@RS=10.51704pt
\newdimen\tabRowHeight@RT\global\tabRowHeight@RT=10.51704pt
\newdimen\tabRowHeight@RU\global\tabRowHeight@RU=10.51704pt
\newdimen\tabRowHeight@RV\global\tabRowHeight@RV=10.51704pt
\newdimen\tabRowHeight@RW\global\tabRowHeight@RW=10.51704pt
\newdimen\tabRowHeight@RX\global\tabRowHeight@RX=10.51704pt
\newdimen\tabRowHeight@RY\global\tabRowHeight@RY=25.01704pt
\newdimen\tabRowHeight@RZ\global\tabRowHeight@RZ=10.51704pt
\newdimen\tabRowHeight@SA\global\tabRowHeight@SA=10.51704pt
\newdimen\tabRowHeight@SB\global\tabRowHeight@SB=10.51704pt
\newdimen\tabRowHeight@SC\global\tabRowHeight@SC=10.51704pt
\newdimen\tabRowHeight@SD\global\tabRowHeight@SD=25.01704pt
\newdimen\tabRowHeight@SE\global\tabRowHeight@SE=25.01704pt
\newdimen\tabRowHeight@SF\global\tabRowHeight@SF=10.51704pt
\newdimen\tabRowHeight@SG\global\tabRowHeight@SG=10.51704pt
\newdimen\tabRowHeight@SH\global\tabRowHeight@SH=10.51704pt
\newdimen\tabRowHeight@SI\global\tabRowHeight@SI=10.51704pt
\newdimen\tabRowHeight@SJ\global\tabRowHeight@SJ=25.01704pt
\newdimen\tabRowHeight@SK\global\tabRowHeight@SK=10.51704pt
\newdimen\tabRowHeight@SL\global\tabRowHeight@SL=25.01704pt
\newdimen\tabRowHeight@SM\global\tabRowHeight@SM=10.51704pt
\newdimen\tabRowHeight@SN\global\tabRowHeight@SN=80.98296pt
\newdimen\tabRowHeight@SO\global\tabRowHeight@SO=25.01704pt
\newdimen\tabRowHeight@SP\global\tabRowHeight@SP=25.01704pt
\newdimen\tabRowHeight@SQ\global\tabRowHeight@SQ=10.51704pt
\newdimen\tabRowHeight@SR\global\tabRowHeight@SR=10.51704pt
\newdimen\tabRowHeight@SS\global\tabRowHeight@SS=54.01704pt
\newdimen\tabRowHeight@ST\global\tabRowHeight@ST=10.51704pt
\newdimen\tabRowHeight@SU\global\tabRowHeight@SU=10.51704pt
\newdimen\tabRowHeight@SV\global\tabRowHeight@SV=10.51704pt
\newdimen\tabRowHeight@SW\global\tabRowHeight@SW=10.51704pt
\newdimen\tabRowHeight@SX\global\tabRowHeight@SX=10.51704pt
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Github Repository Files}{103}{section.3.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {3.3}{\ignorespaces Major Files in GitHub Repository\relax }}{103}{table.caption.183}\protected@file@percent }
\newlabel{tb:GITHUBFILES}{{3.3}{103}{Major Files in GitHub Repository\relax }{table.caption.183}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}RTL Verification Methods}{104}{section.3.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.1}Vector Simulation}{104}{subsection.3.3.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces Questa Screen Shot\relax }}{105}{figure.caption.184}\protected@file@percent }
\newlabel{fig:QUESTAWINDOW}{{3.1}{105}{Questa Screen Shot\relax }{figure.caption.184}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.2}RISC-V Compliance Test "riscv-arch-test" \\ for ISA of I/C/M/Zicsr/Zifence/Privileged}{106}{subsection.3.3.2}\protected@file@percent }
\newlabel{list:RISCVARCHTEST}{{3.1}{106}{Output of "riscv-arch-test"}{lstlisting.3.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.1}{\ignorespaces Output of "riscv-arch-test"}}{106}{lstlisting.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.3}RISC-V Unit Test "riscv-tests" \\including Atomic and Floating Point ISA}{107}{subsection.3.3.3}\protected@file@percent }
\newlabel{list:RISCVTESTS}{{3.2}{107}{Output of "riscv-tests"}{lstlisting.3.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.2}{\ignorespaces Output of "riscv-tests"}}{107}{lstlisting.3.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3.4}Verification of Floating Point Operations}{108}{section.3.4}\protected@file@percent }
\newlabel{sec:VEFIFYFLOATINGPOINT}{{3.4}{108}{Verification of Floating Point Operations}{section.3.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.1}Preparation of Test Cases by using Berkeley TestFloat}{108}{subsection.3.4.1}\protected@file@percent }
\newdimen\tabRowHeight@SY\global\tabRowHeight@SY=25.01704pt
\newdimen\tabRowHeight@SZ\global\tabRowHeight@SZ=10.51704pt
\newdimen\tabRowHeight@TA\global\tabRowHeight@TA=10.51704pt
\newdimen\tabRowHeight@TB\global\tabRowHeight@TB=10.51704pt
\newdimen\tabRowHeight@TC\global\tabRowHeight@TC=39.51704pt
\newdimen\tabRowHeight@TD\global\tabRowHeight@TD=10.51704pt
\newdimen\tabRowHeight@TE\global\tabRowHeight@TE=10.51704pt
\newdimen\tabRowHeight@TF\global\tabRowHeight@TF=39.51704pt
\newdimen\tabRowHeight@TG\global\tabRowHeight@TG=10.51704pt
\newdimen\tabRowHeight@TH\global\tabRowHeight@TH=10.51704pt
\newdimen\tabRowHeight@TI\global\tabRowHeight@TI=10.51704pt
\@writefile{lot}{\contentsline {table}{\numberline {3.4}{\ignorespaces Scripts for Generating Floating Point Test Cases\relax }}{110}{table.caption.185}\protected@file@percent }
\newlabel{tb:TESTFLOATGEN}{{3.4}{110}{Scripts for Generating Floating Point Test Cases\relax }{table.caption.185}{}}
\newlabel{list:TESTCASE1}{{3.3}{110}{Example of Generated 1-Operand Test Case (testfloat\_F2S)}{lstlisting.3.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.3}{\ignorespaces Example of Generated 1-Operand Test Case (testfloat\_F2S)}}{110}{lstlisting.3.3}\protected@file@percent }
\newlabel{list:TESTCASE2}{{3.4}{110}{Example of Generated 2-Operand Test Case (testfloat\_A)}{lstlisting.3.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.4}{\ignorespaces Example of Generated 2-Operand Test Case (testfloat\_A)}}{110}{lstlisting.3.4}\protected@file@percent }
\newdimen\tabRowHeight@TJ\global\tabRowHeight@TJ=10.51704pt
\newdimen\tabRowHeight@TK\global\tabRowHeight@TK=10.51704pt
\newdimen\tabRowHeight@TL\global\tabRowHeight@TL=10.51704pt
\newdimen\tabRowHeight@TM\global\tabRowHeight@TM=10.51704pt
\newdimen\tabRowHeight@TN\global\tabRowHeight@TN=10.51704pt
\newdimen\tabRowHeight@TO\global\tabRowHeight@TO=10.51704pt
\newdimen\tabRowHeight@TP\global\tabRowHeight@TP=10.51704pt
\newdimen\tabRowHeight@TQ\global\tabRowHeight@TQ=10.51704pt
\newdimen\tabRowHeight@TR\global\tabRowHeight@TR=10.51704pt
\newdimen\tabRowHeight@TS\global\tabRowHeight@TS=10.51704pt
\newdimen\tabRowHeight@TT\global\tabRowHeight@TT=10.51704pt
\newdimen\tabRowHeight@TU\global\tabRowHeight@TU=10.51704pt
\newdimen\tabRowHeight@TV\global\tabRowHeight@TV=10.51704pt
\newdimen\tabRowHeight@TW\global\tabRowHeight@TW=10.51704pt
\newdimen\tabRowHeight@TX\global\tabRowHeight@TX=10.51704pt
\newdimen\tabRowHeight@TY\global\tabRowHeight@TY=10.51704pt
\newdimen\tabRowHeight@TZ\global\tabRowHeight@TZ=10.51704pt
\newdimen\tabRowHeight@UA\global\tabRowHeight@UA=10.51704pt
\newlabel{list:TESTCASE3}{{3.5}{111}{Example of Generated 3-Operand Test Case (testfloat\_N)}{lstlisting.3.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.5}{\ignorespaces Example of Generated 3-Operand Test Case (testfloat\_N)}}{111}{lstlisting.3.5}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {3.5}{\ignorespaces OPCODEs in Test Case File\relax }}{111}{table.caption.186}\protected@file@percent }
\newlabel{tb:TESTCASEOPCODE}{{3.5}{111}{OPCODEs in Test Case File\relax }{table.caption.186}{}}
\@writefile{lot}{\contentsline {table}{\numberline {3.6}{\ignorespaces Exception Flag in Test Case File\relax }}{112}{table.caption.187}\protected@file@percent }
\newlabel{tb:TESTCASEFLAG}{{3.6}{112}{Exception Flag in Test Case File\relax }{table.caption.187}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.2}Verification of all Test Cases by using FPGA system}{112}{subsection.3.4.2}\protected@file@percent }
\newlabel{list:TESTCASE1OUT}{{3.6}{112}{Example Result of 1-Operand Test Case (testfloat\_F2S)}{lstlisting.3.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.6}{\ignorespaces Example Result of 1-Operand Test Case (testfloat\_F2S)}}{112}{lstlisting.3.6}\protected@file@percent }
\newlabel{list:TESTCASE2OUT}{{3.7}{113}{Example Result of 2-Operand Test Case (testfloat\_A)}{lstlisting.3.7}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.7}{\ignorespaces Example Result of 2-Operand Test Case (testfloat\_A)}}{113}{lstlisting.3.7}\protected@file@percent }
\newlabel{list:TESTCASE3OUT}{{3.8}{113}{Example Result of 3-Operand Test Case (testfloat\_N)}{lstlisting.3.8}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.8}{\ignorespaces Example Result of 3-Operand Test Case (testfloat\_N)}}{113}{lstlisting.3.8}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {4}mmRISC-1 FPGA Implementation}{115}{chapter.4}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}FPGA Implementation}{116}{section.4.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.1}FPGA Configurations}{116}{subsection.4.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.2}Initialization of Instruction RAM}{116}{subsection.4.1.2}\protected@file@percent }
\newdimen\tabRowHeight@UB\global\tabRowHeight@UB=25.01704pt
\newdimen\tabRowHeight@UC\global\tabRowHeight@UC=39.51704pt
\newdimen\tabRowHeight@UD\global\tabRowHeight@UD=10.51704pt
\newdimen\tabRowHeight@UE\global\tabRowHeight@UE=54.01704pt
\newdimen\tabRowHeight@UF\global\tabRowHeight@UF=10.51704pt
\newdimen\tabRowHeight@UG\global\tabRowHeight@UG=10.51704pt
\newdimen\tabRowHeight@UH\global\tabRowHeight@UH=10.51704pt
\newdimen\tabRowHeight@UI\global\tabRowHeight@UI=10.51704pt
\newdimen\tabRowHeight@UJ\global\tabRowHeight@UJ=10.51704pt
\newdimen\tabRowHeight@UK\global\tabRowHeight@UK=10.51704pt
\newdimen\tabRowHeight@UL\global\tabRowHeight@UL=10.51704pt
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces Terasic DE10-Lite Board \& OpenOCD JTAG Adapter\relax }}{117}{figure.caption.188}\protected@file@percent }
\newlabel{fig:DE10LITE}{{4.1}{117}{Terasic DE10-Lite Board \& OpenOCD JTAG Adapter\relax }{figure.caption.188}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces Intel Quartus Prime Lite Edition\relax }}{117}{figure.caption.189}\protected@file@percent }
\newlabel{fig:QUESTAPRIME}{{4.2}{117}{Intel Quartus Prime Lite Edition\relax }{figure.caption.189}{}}
\newdimen\tabRowHeight@UM\global\tabRowHeight@UM=25.01704pt
\newdimen\tabRowHeight@UN\global\tabRowHeight@UN=39.51704pt
\newdimen\tabRowHeight@UO\global\tabRowHeight@UO=10.51704pt
\newdimen\tabRowHeight@UP\global\tabRowHeight@UP=54.01704pt
\newdimen\tabRowHeight@UQ\global\tabRowHeight@UQ=10.51704pt
\newdimen\tabRowHeight@UR\global\tabRowHeight@UR=10.51704pt
\newdimen\tabRowHeight@US\global\tabRowHeight@US=10.51704pt
\newdimen\tabRowHeight@UT\global\tabRowHeight@UT=10.51704pt
\newdimen\tabRowHeight@UU\global\tabRowHeight@UU=10.51704pt
\newdimen\tabRowHeight@UV\global\tabRowHeight@UV=10.51704pt
\newdimen\tabRowHeight@UW\global\tabRowHeight@UW=10.51704pt
\@writefile{lot}{\contentsline {table}{\numberline {4.1}{\ignorespaces FPGA Configuration Results of mmRISC-1 with 4-wire JTAG \relax }}{118}{table.caption.190}\protected@file@percent }
\newlabel{tb:FPGACONFIGJTAG}{{4.1}{118}{FPGA Configuration Results of mmRISC-1 with 4-wire JTAG \relax }{table.caption.190}{}}
\@writefile{lot}{\contentsline {table}{\numberline {4.2}{\ignorespaces FPGA Configuration Results of mmRISC-1 with 2-wire cJTAG \relax }}{118}{table.caption.191}\protected@file@percent }
\newlabel{tb:FPGACONFIGCJTAG}{{4.2}{118}{FPGA Configuration Results of mmRISC-1 with 2-wire cJTAG \relax }{table.caption.191}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.3}FPGA Pin Assignments}{118}{subsection.4.1.3}\protected@file@percent }
\newdimen\tabRowHeight@UX\global\tabRowHeight@UX=10.51704pt
\newdimen\tabRowHeight@UY\global\tabRowHeight@UY=10.51704pt
\newdimen\tabRowHeight@UZ\global\tabRowHeight@UZ=10.51704pt
\newdimen\tabRowHeight@VA\global\tabRowHeight@VA=10.51704pt
\newdimen\tabRowHeight@VB\global\tabRowHeight@VB=10.51704pt
\newdimen\tabRowHeight@VC\global\tabRowHeight@VC=10.51704pt
\newdimen\tabRowHeight@VD\global\tabRowHeight@VD=10.51704pt
\newdimen\tabRowHeight@VE\global\tabRowHeight@VE=10.51704pt
\newdimen\tabRowHeight@VF\global\tabRowHeight@VF=10.51704pt
\newdimen\tabRowHeight@VG\global\tabRowHeight@VG=25.01704pt
\newdimen\tabRowHeight@VH\global\tabRowHeight@VH=10.51704pt
\newdimen\tabRowHeight@VI\global\tabRowHeight@VI=25.01704pt
\newdimen\tabRowHeight@VJ\global\tabRowHeight@VJ=10.51704pt
\newdimen\tabRowHeight@VK\global\tabRowHeight@VK=10.51704pt
\newdimen\tabRowHeight@VL\global\tabRowHeight@VL=10.51704pt
\newdimen\tabRowHeight@VM\global\tabRowHeight@VM=10.51704pt
\newdimen\tabRowHeight@VN\global\tabRowHeight@VN=10.51704pt
\newdimen\tabRowHeight@VO\global\tabRowHeight@VO=10.51704pt
\@writefile{lot}{\contentsline {table}{\numberline {4.3}{\ignorespaces FPGA Pin Assignments\relax }}{119}{table.caption.192}\protected@file@percent }
\newlabel{tb:FPGAPIN}{{4.3}{119}{FPGA Pin Assignments\relax }{table.caption.192}{}}
\@writefile{lot}{\contentsline {table}{\numberline {4.4}{\ignorespaces FPGA Special Function Pins\relax }}{120}{table.caption.193}\protected@file@percent }
\newlabel{tb:FPGAPINSPECIAL}{{4.4}{120}{FPGA Special Function Pins\relax }{table.caption.193}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces Operation Positions to use special features\relax }}{120}{figure.caption.194}\protected@file@percent }
\newlabel{fig:SPECIALFEATURES}{{4.3}{120}{Operation Positions to use special features\relax }{figure.caption.194}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.4}TIPS: How to configure the FPGA on ARM based macOS environment}{120}{subsection.4.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.2}JTAG/cJTAG Debugger Interface for OpenOCD}{123}{section.4.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.1}USB to JTAG/cJTAG Interface for OpenOCD}{123}{subsection.4.2.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.4}{\ignorespaces Outline of OpenOCD JTAG/cJTAG Adapter (Left:Breadboard Type, Right:Print Board Type)\relax }}{123}{figure.caption.195}\protected@file@percent }
\newlabel{fig:USBJTAGOUTLINE}{{4.4}{123}{Outline of OpenOCD JTAG/cJTAG Adapter (Left:Breadboard Type, Right:Print Board Type)\relax }{figure.caption.195}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.2}Schematics of USB to JTAG/cJTAG Interface for OpenOCD}{123}{subsection.4.2.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.5}{\ignorespaces Fundamental Connection of OpenOCD JTAG Adapter\relax }}{124}{figure.caption.196}\protected@file@percent }
\newlabel{fig:USBJTAGFUNDAMENTAL}{{4.5}{124}{Fundamental Connection of OpenOCD JTAG Adapter\relax }{figure.caption.196}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.6}{\ignorespaces Detail Schematics of OpenOCD JTAG Adapter\relax }}{124}{figure.caption.197}\protected@file@percent }
\newlabel{fig:USBJTAGSCHEMATICS}{{4.6}{124}{Detail Schematics of OpenOCD JTAG Adapter\relax }{figure.caption.197}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.3}Connection between USB to JTAG/cJTAG Interface and target FPGA}{125}{subsection.4.2.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.7}{\ignorespaces Connection of OpenOCD JTAG Adapter and PC\relax }}{125}{figure.caption.198}\protected@file@percent }
\newlabel{fig:USBJTAGCONNECTIONPC}{{4.7}{125}{Connection of OpenOCD JTAG Adapter and PC\relax }{figure.caption.198}{}}
\newlabel{list:OPENOCDCONFIGPC}{{4.1}{125}{OpenOCD Configuration File for Figure \ref {fig:USBJTAGCONNECTIONPC}}{lstlisting.4.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.1}{\ignorespaces OpenOCD Configuration File for Figure \ref {fig:USBJTAGCONNECTIONPC}}}{125}{lstlisting.4.1}\protected@file@percent }
\newlabel{list:OPENOCDCONFIGOLIMEX}{{4.2}{125}{OpenOCD Configuration File for Olimex ARM-USB-OCD(H)}{lstlisting.4.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.2}{\ignorespaces OpenOCD Configuration File for Olimex ARM-USB-OCD(H)}}{125}{lstlisting.4.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.4}Supplemental Circuit required to use cJTAG}{126}{subsection.4.2.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.8}{\ignorespaces Supplement for cJTAG\relax }}{126}{figure.caption.199}\protected@file@percent }
\newlabel{fig:USBCJTAGSUPPLEMENT}{{4.8}{126}{Supplement for cJTAG\relax }{figure.caption.199}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.5}Raspberry Pi 4 Model B as a Development Environment}{126}{subsection.4.2.5}\protected@file@percent }
\newdimen\tabRowHeight@VP\global\tabRowHeight@VP=25.01704pt
\newdimen\tabRowHeight@VQ\global\tabRowHeight@VQ=10.51704pt
\newdimen\tabRowHeight@VR\global\tabRowHeight@VR=10.51704pt
\newdimen\tabRowHeight@VS\global\tabRowHeight@VS=10.51704pt
\newdimen\tabRowHeight@VT\global\tabRowHeight@VT=10.51704pt
\newdimen\tabRowHeight@VU\global\tabRowHeight@VU=10.51704pt
\newdimen\tabRowHeight@VV\global\tabRowHeight@VV=10.51704pt
\newdimen\tabRowHeight@VW\global\tabRowHeight@VW=10.51704pt
\newdimen\tabRowHeight@VX\global\tabRowHeight@VX=10.51704pt
\newdimen\tabRowHeight@VY\global\tabRowHeight@VY=10.51704pt
\newlabel{list:OPENOCDCONFIGRASPI}{{4.3}{127}{OpenOCD Configuration file for Raspberry Pi}{lstlisting.4.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.3}{\ignorespaces OpenOCD Configuration file for Raspberry Pi}}{127}{lstlisting.4.3}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {4.5}{\ignorespaces Assignments of GPIO of Raspberry Pi 4 Model B as an OpenOCD JTAG Debugger\relax }}{128}{table.caption.200}\protected@file@percent }
\newlabel{tb:OPENOCDGPIORASPI}{{4.5}{128}{Assignments of GPIO of Raspberry Pi 4 Model B as an OpenOCD JTAG Debugger\relax }{table.caption.200}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.9}{\ignorespaces Connection of OpenOCD JTAG Adapter and Raspberry Pi\relax }}{128}{figure.caption.201}\protected@file@percent }
\newlabel{fig:USBJTAGCONNECTIONRASPI}{{4.9}{128}{Connection of OpenOCD JTAG Adapter and Raspberry Pi\relax }{figure.caption.201}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}SamplePrograms}{129}{section.4.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.1}Integer Instructions: "mmRISC\_SampleCPU"}{129}{subsection.4.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.2}Floating Point Instructions: "mmRISC\_SampleFPU"}{129}{subsection.4.3.2}\protected@file@percent }
\newdimen\tabRowHeight@VZ\global\tabRowHeight@VZ=25.01704pt
\newdimen\tabRowHeight@WA\global\tabRowHeight@WA=25.01704pt
\newdimen\tabRowHeight@WB\global\tabRowHeight@WB=97.51704pt
\newdimen\tabRowHeight@WC\global\tabRowHeight@WC=97.51704pt
\newdimen\tabRowHeight@WD\global\tabRowHeight@WD=83.01704pt
\newdimen\tabRowHeight@WE\global\tabRowHeight@WE=83.01704pt
\@writefile{lof}{\contentsline {figure}{\numberline {4.10}{\ignorespaces Eclipse Windows\relax }}{130}{figure.caption.202}\protected@file@percent }
\newlabel{fig:ECLIPSEWINDOW}{{4.10}{130}{Eclipse Windows\relax }{figure.caption.202}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.3}Integer Instructions: "mmRISC\_Floating"}{130}{subsection.4.3.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.4}FreeRTOS Porting "mmRISC\_FreeRTOS"}{130}{subsection.4.3.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.5}Dhrystone benchmark "mmRISC\_Dhrystone"}{130}{subsection.4.3.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.6}Coremark benchmark "mmRISC\_Coremark"}{130}{subsection.4.3.6}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {4.6}{\ignorespaces Scores of Benchmarks of mmRISC-1 core\relax }}{131}{table.caption.203}\protected@file@percent }
\newlabel{tb:BENCHMARKS}{{4.6}{131}{Scores of Benchmarks of mmRISC-1 core\relax }{table.caption.203}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.7}A Retro Text Video Game "mmRISC\_StarTrek"}{131}{subsection.4.3.7}\protected@file@percent }
\newlabel{list:STARTREK}{{4.4}{131}{Star Trek Game}{lstlisting.4.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.4}{\ignorespaces Star Trek Game}}{131}{lstlisting.4.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.8}A Touch LCD Demo "mmRISC\_TouchLCD"}{132}{subsection.4.3.8}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.11}{\ignorespaces Demo Program "mmRISC\_TouchLCD"\relax }}{133}{figure.caption.204}\protected@file@percent }
\newlabel{fig:DEMOTOUCHLCD}{{4.11}{133}{Demo Program "mmRISC\_TouchLCD"\relax }{figure.caption.204}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.12}{\ignorespaces Adafruit 2.8" TFT Touch Shield for Arduino (Left: Product ID 1651 Resistive Touch Version; Right: Product ID 1947 Capacitive Touch Version)\relax }}{133}{figure.caption.205}\protected@file@percent }
\newlabel{fig:TOUCHLCD}{{4.12}{133}{Adafruit 2.8" TFT Touch Shield for Arduino (Left: Product ID 1651 Resistive Touch Version; Right: Product ID 1947 Capacitive Touch Version)\relax }{figure.caption.205}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.9}A Touch LCD Demo "mmRISC\_TicTacToe"}{134}{subsection.4.3.9}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.13}{\ignorespaces Startup Screen of TIc-Tac-Toe Game\relax }}{134}{figure.caption.206}\protected@file@percent }
\newlabel{fig:TICTACTOE1}{{4.13}{134}{Startup Screen of TIc-Tac-Toe Game\relax }{figure.caption.206}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.14}{\ignorespaces Ending Screen of TIc-Tac-Toe Game\relax }}{134}{figure.caption.206}\protected@file@percent }
\newlabel{fig:TICTACTOE2}{{4.14}{134}{Ending Screen of TIc-Tac-Toe Game\relax }{figure.caption.206}{}}
\newlabel{list:TICTACTOE}{{4.5}{134}{Tic-Tac-Toe on UART Terminal}{lstlisting.4.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.5}{\ignorespaces Tic-Tac-Toe on UART Terminal}}{134}{lstlisting.4.5}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Referenced Documents}{135}{chapter.5}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Referenced Documents}{136}{section.5.1}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{}{137}{chapter*.207}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\gdef \@abspage@last{150}
