4-Bit Carry Lookahead Adder>>
Continuing my RTL journey by moving beyond basic operators to implement explicit parallel carry logic. This design focuses on reducing propagation delay using $G$ and $P$ terms for optimized timing performance.
